
pravaah.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f688  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a94c  0800f868  0800f868  00010868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a1b4  0801a1b4  0001c200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a1b4  0801a1b4  0001b1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a1bc  0801a1bc  0001c200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a1bc  0801a1bc  0001b1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a1c0  0801a1c0  0001b1c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0801a1c4  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ed58  20000200  0801a3c4  0001c200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000ef58  0801a3c4  0001cf58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c200  2**0
                  CONTENTS, READONLY
 12 .debug_info   000191a9  00000000  00000000  0001c230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032bc  00000000  00000000  000353d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  00038698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f89  00000000  00000000  00039ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025989  00000000  00000000  0003aa71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a64c  00000000  00000000  000603fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8001  00000000  00000000  0007aa46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00162a47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006eb0  00000000  00000000  00162a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0016993c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f850 	.word	0x0800f850

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0800f850 	.word	0x0800f850

08000220 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 8000220:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 8000222:	2b01      	cmp	r3, #1
	IT       LS
 8000224:	bf98      	it	ls
	BXLS     lr
 8000226:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000228:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 800022c:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 800022e:	089b      	lsrs	r3, r3, #2

08000230 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 8000230:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 8000234:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000238:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 800023a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 800023e:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000240:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000242:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000244:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000246:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800024a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800024e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000250:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000254:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000258:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800025c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000260:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000262:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000266:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800026a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800026c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000270:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000274:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000278:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800027c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800027e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000280:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000282:	d1d5      	bne.n	8000230 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000284:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000288:	4770      	bx	lr

0800028a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800028a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800028c:	2b01      	cmp	r3, #1
	IT       LS
 800028e:	bf98      	it	ls
	BXLS     lr
 8000290:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000292:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000296:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000298:	089b      	lsrs	r3, r3, #2

0800029a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800029a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800029e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002a2:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002a4:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 80002a8:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 80002ac:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 80002b0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 80002b4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 80002b8:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80002bc:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80002c0:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 80002c2:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 80002c6:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 80002ca:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 80002ce:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 80002d2:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 80002d4:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 80002d6:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 80002d8:	d1df      	bne.n	800029a <arm_bitreversal_16_0>
	POP      {r4-r9}
 80002da:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80002de:	4770      	bx	lr

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_dmul>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000716:	bf1d      	ittte	ne
 8000718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800071c:	ea94 0f0c 	teqne	r4, ip
 8000720:	ea95 0f0c 	teqne	r5, ip
 8000724:	f000 f8de 	bleq	80008e4 <__aeabi_dmul+0x1dc>
 8000728:	442c      	add	r4, r5
 800072a:	ea81 0603 	eor.w	r6, r1, r3
 800072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800073a:	bf18      	it	ne
 800073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000748:	d038      	beq.n	80007bc <__aeabi_dmul+0xb4>
 800074a:	fba0 ce02 	umull	ip, lr, r0, r2
 800074e:	f04f 0500 	mov.w	r5, #0
 8000752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800075e:	f04f 0600 	mov.w	r6, #0
 8000762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000766:	f09c 0f00 	teq	ip, #0
 800076a:	bf18      	it	ne
 800076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800077c:	d204      	bcs.n	8000788 <__aeabi_dmul+0x80>
 800077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000782:	416d      	adcs	r5, r5
 8000784:	eb46 0606 	adc.w	r6, r6, r6
 8000788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007a0:	bf88      	it	hi
 80007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007a6:	d81e      	bhi.n	80007e6 <__aeabi_dmul+0xde>
 80007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007ac:	bf08      	it	eq
 80007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007b2:	f150 0000 	adcs.w	r0, r0, #0
 80007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007c0:	ea46 0101 	orr.w	r1, r6, r1
 80007c4:	ea40 0002 	orr.w	r0, r0, r2
 80007c8:	ea81 0103 	eor.w	r1, r1, r3
 80007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007d0:	bfc2      	ittt	gt
 80007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007da:	bd70      	popgt	{r4, r5, r6, pc}
 80007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007e0:	f04f 0e00 	mov.w	lr, #0
 80007e4:	3c01      	subs	r4, #1
 80007e6:	f300 80ab 	bgt.w	8000940 <__aeabi_dmul+0x238>
 80007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007ee:	bfde      	ittt	le
 80007f0:	2000      	movle	r0, #0
 80007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007f6:	bd70      	pople	{r4, r5, r6, pc}
 80007f8:	f1c4 0400 	rsb	r4, r4, #0
 80007fc:	3c20      	subs	r4, #32
 80007fe:	da35      	bge.n	800086c <__aeabi_dmul+0x164>
 8000800:	340c      	adds	r4, #12
 8000802:	dc1b      	bgt.n	800083c <__aeabi_dmul+0x134>
 8000804:	f104 0414 	add.w	r4, r4, #20
 8000808:	f1c4 0520 	rsb	r5, r4, #32
 800080c:	fa00 f305 	lsl.w	r3, r0, r5
 8000810:	fa20 f004 	lsr.w	r0, r0, r4
 8000814:	fa01 f205 	lsl.w	r2, r1, r5
 8000818:	ea40 0002 	orr.w	r0, r0, r2
 800081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000828:	fa21 f604 	lsr.w	r6, r1, r4
 800082c:	eb42 0106 	adc.w	r1, r2, r6
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 040c 	rsb	r4, r4, #12
 8000840:	f1c4 0520 	rsb	r5, r4, #32
 8000844:	fa00 f304 	lsl.w	r3, r0, r4
 8000848:	fa20 f005 	lsr.w	r0, r0, r5
 800084c:	fa01 f204 	lsl.w	r2, r1, r4
 8000850:	ea40 0002 	orr.w	r0, r0, r2
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800085c:	f141 0100 	adc.w	r1, r1, #0
 8000860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000864:	bf08      	it	eq
 8000866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f1c4 0520 	rsb	r5, r4, #32
 8000870:	fa00 f205 	lsl.w	r2, r0, r5
 8000874:	ea4e 0e02 	orr.w	lr, lr, r2
 8000878:	fa20 f304 	lsr.w	r3, r0, r4
 800087c:	fa01 f205 	lsl.w	r2, r1, r5
 8000880:	ea43 0302 	orr.w	r3, r3, r2
 8000884:	fa21 f004 	lsr.w	r0, r1, r4
 8000888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800088c:	fa21 f204 	lsr.w	r2, r1, r4
 8000890:	ea20 0002 	bic.w	r0, r0, r2
 8000894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800089c:	bf08      	it	eq
 800089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	f094 0f00 	teq	r4, #0
 80008a8:	d10f      	bne.n	80008ca <__aeabi_dmul+0x1c2>
 80008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008ae:	0040      	lsls	r0, r0, #1
 80008b0:	eb41 0101 	adc.w	r1, r1, r1
 80008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3c01      	subeq	r4, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1a6>
 80008be:	ea41 0106 	orr.w	r1, r1, r6
 80008c2:	f095 0f00 	teq	r5, #0
 80008c6:	bf18      	it	ne
 80008c8:	4770      	bxne	lr
 80008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008ce:	0052      	lsls	r2, r2, #1
 80008d0:	eb43 0303 	adc.w	r3, r3, r3
 80008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008d8:	bf08      	it	eq
 80008da:	3d01      	subeq	r5, #1
 80008dc:	d0f7      	beq.n	80008ce <__aeabi_dmul+0x1c6>
 80008de:	ea43 0306 	orr.w	r3, r3, r6
 80008e2:	4770      	bx	lr
 80008e4:	ea94 0f0c 	teq	r4, ip
 80008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ec:	bf18      	it	ne
 80008ee:	ea95 0f0c 	teqne	r5, ip
 80008f2:	d00c      	beq.n	800090e <__aeabi_dmul+0x206>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	d1d1      	bne.n	80008a4 <__aeabi_dmul+0x19c>
 8000900:	ea81 0103 	eor.w	r1, r1, r3
 8000904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000908:	f04f 0000 	mov.w	r0, #0
 800090c:	bd70      	pop	{r4, r5, r6, pc}
 800090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000912:	bf06      	itte	eq
 8000914:	4610      	moveq	r0, r2
 8000916:	4619      	moveq	r1, r3
 8000918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800091c:	d019      	beq.n	8000952 <__aeabi_dmul+0x24a>
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	d102      	bne.n	800092a <__aeabi_dmul+0x222>
 8000924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000928:	d113      	bne.n	8000952 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	d105      	bne.n	800093c <__aeabi_dmul+0x234>
 8000930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000934:	bf1c      	itt	ne
 8000936:	4610      	movne	r0, r2
 8000938:	4619      	movne	r1, r3
 800093a:	d10a      	bne.n	8000952 <__aeabi_dmul+0x24a>
 800093c:	ea81 0103 	eor.w	r1, r1, r3
 8000940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800094c:	f04f 0000 	mov.w	r0, #0
 8000950:	bd70      	pop	{r4, r5, r6, pc}
 8000952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800095a:	bd70      	pop	{r4, r5, r6, pc}

0800095c <__aeabi_ddiv>:
 800095c:	b570      	push	{r4, r5, r6, lr}
 800095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800096a:	bf1d      	ittte	ne
 800096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000970:	ea94 0f0c 	teqne	r4, ip
 8000974:	ea95 0f0c 	teqne	r5, ip
 8000978:	f000 f8a7 	bleq	8000aca <__aeabi_ddiv+0x16e>
 800097c:	eba4 0405 	sub.w	r4, r4, r5
 8000980:	ea81 0e03 	eor.w	lr, r1, r3
 8000984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800098c:	f000 8088 	beq.w	8000aa0 <__aeabi_ddiv+0x144>
 8000990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009b4:	429d      	cmp	r5, r3
 80009b6:	bf08      	it	eq
 80009b8:	4296      	cmpeq	r6, r2
 80009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009c2:	d202      	bcs.n	80009ca <__aeabi_ddiv+0x6e>
 80009c4:	085b      	lsrs	r3, r3, #1
 80009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ca:	1ab6      	subs	r6, r6, r2
 80009cc:	eb65 0503 	sbc.w	r5, r5, r3
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a08:	085b      	lsrs	r3, r3, #1
 8000a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a16:	bf22      	ittt	cs
 8000a18:	1ab6      	subcs	r6, r6, r2
 8000a1a:	4675      	movcs	r5, lr
 8000a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a2e:	bf22      	ittt	cs
 8000a30:	1ab6      	subcs	r6, r6, r2
 8000a32:	4675      	movcs	r5, lr
 8000a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a3c:	d018      	beq.n	8000a70 <__aeabi_ddiv+0x114>
 8000a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a5a:	d1c0      	bne.n	80009de <__aeabi_ddiv+0x82>
 8000a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a60:	d10b      	bne.n	8000a7a <__aeabi_ddiv+0x11e>
 8000a62:	ea41 0100 	orr.w	r1, r1, r0
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a6e:	e7b6      	b.n	80009de <__aeabi_ddiv+0x82>
 8000a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a74:	bf04      	itt	eq
 8000a76:	4301      	orreq	r1, r0
 8000a78:	2000      	moveq	r0, #0
 8000a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a7e:	bf88      	it	hi
 8000a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a84:	f63f aeaf 	bhi.w	80007e6 <__aeabi_dmul+0xde>
 8000a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a8c:	bf04      	itt	eq
 8000a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a96:	f150 0000 	adcs.w	r0, r0, #0
 8000a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a9e:	bd70      	pop	{r4, r5, r6, pc}
 8000aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000aac:	bfc2      	ittt	gt
 8000aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000abc:	f04f 0e00 	mov.w	lr, #0
 8000ac0:	3c01      	subs	r4, #1
 8000ac2:	e690      	b.n	80007e6 <__aeabi_dmul+0xde>
 8000ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ac8:	e68d      	b.n	80007e6 <__aeabi_dmul+0xde>
 8000aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ace:	ea94 0f0c 	teq	r4, ip
 8000ad2:	bf08      	it	eq
 8000ad4:	ea95 0f0c 	teqeq	r5, ip
 8000ad8:	f43f af3b 	beq.w	8000952 <__aeabi_dmul+0x24a>
 8000adc:	ea94 0f0c 	teq	r4, ip
 8000ae0:	d10a      	bne.n	8000af8 <__aeabi_ddiv+0x19c>
 8000ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ae6:	f47f af34 	bne.w	8000952 <__aeabi_dmul+0x24a>
 8000aea:	ea95 0f0c 	teq	r5, ip
 8000aee:	f47f af25 	bne.w	800093c <__aeabi_dmul+0x234>
 8000af2:	4610      	mov	r0, r2
 8000af4:	4619      	mov	r1, r3
 8000af6:	e72c      	b.n	8000952 <__aeabi_dmul+0x24a>
 8000af8:	ea95 0f0c 	teq	r5, ip
 8000afc:	d106      	bne.n	8000b0c <__aeabi_ddiv+0x1b0>
 8000afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b02:	f43f aefd 	beq.w	8000900 <__aeabi_dmul+0x1f8>
 8000b06:	4610      	mov	r0, r2
 8000b08:	4619      	mov	r1, r3
 8000b0a:	e722      	b.n	8000952 <__aeabi_dmul+0x24a>
 8000b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b16:	f47f aec5 	bne.w	80008a4 <__aeabi_dmul+0x19c>
 8000b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b1e:	f47f af0d 	bne.w	800093c <__aeabi_dmul+0x234>
 8000b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b26:	f47f aeeb 	bne.w	8000900 <__aeabi_dmul+0x1f8>
 8000b2a:	e712      	b.n	8000952 <__aeabi_dmul+0x24a>

08000b2c <__gedf2>:
 8000b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b30:	e006      	b.n	8000b40 <__cmpdf2+0x4>
 8000b32:	bf00      	nop

08000b34 <__ledf2>:
 8000b34:	f04f 0c01 	mov.w	ip, #1
 8000b38:	e002      	b.n	8000b40 <__cmpdf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__cmpdf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	bf18      	it	ne
 8000b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b56:	d01b      	beq.n	8000b90 <__cmpdf2+0x54>
 8000b58:	b001      	add	sp, #4
 8000b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b5e:	bf0c      	ite	eq
 8000b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b64:	ea91 0f03 	teqne	r1, r3
 8000b68:	bf02      	ittt	eq
 8000b6a:	ea90 0f02 	teqeq	r0, r2
 8000b6e:	2000      	moveq	r0, #0
 8000b70:	4770      	bxeq	lr
 8000b72:	f110 0f00 	cmn.w	r0, #0
 8000b76:	ea91 0f03 	teq	r1, r3
 8000b7a:	bf58      	it	pl
 8000b7c:	4299      	cmppl	r1, r3
 8000b7e:	bf08      	it	eq
 8000b80:	4290      	cmpeq	r0, r2
 8000b82:	bf2c      	ite	cs
 8000b84:	17d8      	asrcs	r0, r3, #31
 8000b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b8a:	f040 0001 	orr.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d102      	bne.n	8000ba0 <__cmpdf2+0x64>
 8000b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9e:	d107      	bne.n	8000bb0 <__cmpdf2+0x74>
 8000ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d1d6      	bne.n	8000b58 <__cmpdf2+0x1c>
 8000baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bae:	d0d3      	beq.n	8000b58 <__cmpdf2+0x1c>
 8000bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdrcmple>:
 8000bb8:	4684      	mov	ip, r0
 8000bba:	4610      	mov	r0, r2
 8000bbc:	4662      	mov	r2, ip
 8000bbe:	468c      	mov	ip, r1
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4663      	mov	r3, ip
 8000bc4:	e000      	b.n	8000bc8 <__aeabi_cdcmpeq>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdcmpeq>:
 8000bc8:	b501      	push	{r0, lr}
 8000bca:	f7ff ffb7 	bl	8000b3c <__cmpdf2>
 8000bce:	2800      	cmp	r0, #0
 8000bd0:	bf48      	it	mi
 8000bd2:	f110 0f00 	cmnmi.w	r0, #0
 8000bd6:	bd01      	pop	{r0, pc}

08000bd8 <__aeabi_dcmpeq>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff fff4 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000be0:	bf0c      	ite	eq
 8000be2:	2001      	moveq	r0, #1
 8000be4:	2000      	movne	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmplt>:
 8000bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf0:	f7ff ffea 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000bf4:	bf34      	ite	cc
 8000bf6:	2001      	movcc	r0, #1
 8000bf8:	2000      	movcs	r0, #0
 8000bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfe:	bf00      	nop

08000c00 <__aeabi_dcmple>:
 8000c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c04:	f7ff ffe0 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000c08:	bf94      	ite	ls
 8000c0a:	2001      	movls	r0, #1
 8000c0c:	2000      	movhi	r0, #0
 8000c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c12:	bf00      	nop

08000c14 <__aeabi_dcmpge>:
 8000c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c18:	f7ff ffce 	bl	8000bb8 <__aeabi_cdrcmple>
 8000c1c:	bf94      	ite	ls
 8000c1e:	2001      	movls	r0, #1
 8000c20:	2000      	movhi	r0, #0
 8000c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c26:	bf00      	nop

08000c28 <__aeabi_dcmpgt>:
 8000c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c2c:	f7ff ffc4 	bl	8000bb8 <__aeabi_cdrcmple>
 8000c30:	bf34      	ite	cc
 8000c32:	2001      	movcc	r0, #1
 8000c34:	2000      	movcs	r0, #0
 8000c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3a:	bf00      	nop

08000c3c <__aeabi_dcmpun>:
 8000c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x10>
 8000c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c4a:	d10a      	bne.n	8000c62 <__aeabi_dcmpun+0x26>
 8000c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x20>
 8000c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c5a:	d102      	bne.n	8000c62 <__aeabi_dcmpun+0x26>
 8000c5c:	f04f 0000 	mov.w	r0, #0
 8000c60:	4770      	bx	lr
 8000c62:	f04f 0001 	mov.w	r0, #1
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2iz>:
 8000c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c70:	d215      	bcs.n	8000c9e <__aeabi_d2iz+0x36>
 8000c72:	d511      	bpl.n	8000c98 <__aeabi_d2iz+0x30>
 8000c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c7c:	d912      	bls.n	8000ca4 <__aeabi_d2iz+0x3c>
 8000c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	4770      	bx	lr
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	4770      	bx	lr
 8000c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ca2:	d105      	bne.n	8000cb0 <__aeabi_d2iz+0x48>
 8000ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ca8:	bf08      	it	eq
 8000caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2uiz>:
 8000cb8:	004a      	lsls	r2, r1, #1
 8000cba:	d211      	bcs.n	8000ce0 <__aeabi_d2uiz+0x28>
 8000cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cc0:	d211      	bcs.n	8000ce6 <__aeabi_d2uiz+0x2e>
 8000cc2:	d50d      	bpl.n	8000ce0 <__aeabi_d2uiz+0x28>
 8000cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ccc:	d40e      	bmi.n	8000cec <__aeabi_d2uiz+0x34>
 8000cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cda:	fa23 f002 	lsr.w	r0, r3, r2
 8000cde:	4770      	bx	lr
 8000ce0:	f04f 0000 	mov.w	r0, #0
 8000ce4:	4770      	bx	lr
 8000ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cea:	d102      	bne.n	8000cf2 <__aeabi_d2uiz+0x3a>
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	4770      	bx	lr
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2f>:
 8000cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000d00:	bf24      	itt	cs
 8000d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000d0a:	d90d      	bls.n	8000d28 <__aeabi_d2f+0x30>
 8000d0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d2c:	d121      	bne.n	8000d72 <__aeabi_d2f+0x7a>
 8000d2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d32:	bfbc      	itt	lt
 8000d34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d38:	4770      	bxlt	lr
 8000d3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d42:	f1c2 0218 	rsb	r2, r2, #24
 8000d46:	f1c2 0c20 	rsb	ip, r2, #32
 8000d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d52:	bf18      	it	ne
 8000d54:	f040 0001 	orrne.w	r0, r0, #1
 8000d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d64:	ea40 000c 	orr.w	r0, r0, ip
 8000d68:	fa23 f302 	lsr.w	r3, r3, r2
 8000d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d70:	e7cc      	b.n	8000d0c <__aeabi_d2f+0x14>
 8000d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d76:	d107      	bne.n	8000d88 <__aeabi_d2f+0x90>
 8000d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d86:	4770      	bxne	lr
 8000d88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <__aeabi_uldivmod>:
 8000d98:	b953      	cbnz	r3, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9a:	b94a      	cbnz	r2, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	bf08      	it	eq
 8000da0:	2800      	cmpeq	r0, #0
 8000da2:	bf1c      	itt	ne
 8000da4:	f04f 31ff 	movne.w	r1, #4294967295
 8000da8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dac:	f000 b9be 	b.w	800112c <__aeabi_idiv0>
 8000db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db8:	f000 f83c 	bl	8000e34 <__udivmoddi4>
 8000dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc4:	b004      	add	sp, #16
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_d2lz>:
 8000dc8:	b538      	push	{r3, r4, r5, lr}
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2300      	movs	r3, #0
 8000dce:	4604      	mov	r4, r0
 8000dd0:	460d      	mov	r5, r1
 8000dd2:	f7ff ff0b 	bl	8000bec <__aeabi_dcmplt>
 8000dd6:	b928      	cbnz	r0, 8000de4 <__aeabi_d2lz+0x1c>
 8000dd8:	4620      	mov	r0, r4
 8000dda:	4629      	mov	r1, r5
 8000ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000de0:	f000 b80a 	b.w	8000df8 <__aeabi_d2ulz>
 8000de4:	4620      	mov	r0, r4
 8000de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dea:	f000 f805 	bl	8000df8 <__aeabi_d2ulz>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	bf00      	nop

08000df8 <__aeabi_d2ulz>:
 8000df8:	b5d0      	push	{r4, r6, r7, lr}
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__aeabi_d2ulz+0x34>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	4606      	mov	r6, r0
 8000e00:	460f      	mov	r7, r1
 8000e02:	f7ff fc81 	bl	8000708 <__aeabi_dmul>
 8000e06:	f7ff ff57 	bl	8000cb8 <__aeabi_d2uiz>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	f7ff fc02 	bl	8000614 <__aeabi_ui2d>
 8000e10:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <__aeabi_d2ulz+0x38>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f7ff fc78 	bl	8000708 <__aeabi_dmul>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	4639      	mov	r1, r7
 8000e20:	f7ff faba 	bl	8000398 <__aeabi_dsub>
 8000e24:	f7ff ff48 	bl	8000cb8 <__aeabi_d2uiz>
 8000e28:	4621      	mov	r1, r4
 8000e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e2c:	3df00000 	.word	0x3df00000
 8000e30:	41f00000 	.word	0x41f00000

08000e34 <__udivmoddi4>:
 8000e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e38:	9d08      	ldr	r5, [sp, #32]
 8000e3a:	468e      	mov	lr, r1
 8000e3c:	4604      	mov	r4, r0
 8000e3e:	4688      	mov	r8, r1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d14a      	bne.n	8000eda <__udivmoddi4+0xa6>
 8000e44:	428a      	cmp	r2, r1
 8000e46:	4617      	mov	r7, r2
 8000e48:	d962      	bls.n	8000f10 <__udivmoddi4+0xdc>
 8000e4a:	fab2 f682 	clz	r6, r2
 8000e4e:	b14e      	cbz	r6, 8000e64 <__udivmoddi4+0x30>
 8000e50:	f1c6 0320 	rsb	r3, r6, #32
 8000e54:	fa01 f806 	lsl.w	r8, r1, r6
 8000e58:	fa20 f303 	lsr.w	r3, r0, r3
 8000e5c:	40b7      	lsls	r7, r6
 8000e5e:	ea43 0808 	orr.w	r8, r3, r8
 8000e62:	40b4      	lsls	r4, r6
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	fa1f fc87 	uxth.w	ip, r7
 8000e6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e70:	0c23      	lsrs	r3, r4, #16
 8000e72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d909      	bls.n	8000e96 <__udivmoddi4+0x62>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e88:	f080 80ea 	bcs.w	8001060 <__udivmoddi4+0x22c>
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	f240 80e7 	bls.w	8001060 <__udivmoddi4+0x22c>
 8000e92:	3902      	subs	r1, #2
 8000e94:	443b      	add	r3, r7
 8000e96:	1a9a      	subs	r2, r3, r2
 8000e98:	b2a3      	uxth	r3, r4
 8000e9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ea2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ea6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000eaa:	459c      	cmp	ip, r3
 8000eac:	d909      	bls.n	8000ec2 <__udivmoddi4+0x8e>
 8000eae:	18fb      	adds	r3, r7, r3
 8000eb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb4:	f080 80d6 	bcs.w	8001064 <__udivmoddi4+0x230>
 8000eb8:	459c      	cmp	ip, r3
 8000eba:	f240 80d3 	bls.w	8001064 <__udivmoddi4+0x230>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ec6:	eba3 030c 	sub.w	r3, r3, ip
 8000eca:	2100      	movs	r1, #0
 8000ecc:	b11d      	cbz	r5, 8000ed6 <__udivmoddi4+0xa2>
 8000ece:	40f3      	lsrs	r3, r6
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d905      	bls.n	8000eea <__udivmoddi4+0xb6>
 8000ede:	b10d      	cbz	r5, 8000ee4 <__udivmoddi4+0xb0>
 8000ee0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e7f5      	b.n	8000ed6 <__udivmoddi4+0xa2>
 8000eea:	fab3 f183 	clz	r1, r3
 8000eee:	2900      	cmp	r1, #0
 8000ef0:	d146      	bne.n	8000f80 <__udivmoddi4+0x14c>
 8000ef2:	4573      	cmp	r3, lr
 8000ef4:	d302      	bcc.n	8000efc <__udivmoddi4+0xc8>
 8000ef6:	4282      	cmp	r2, r0
 8000ef8:	f200 8105 	bhi.w	8001106 <__udivmoddi4+0x2d2>
 8000efc:	1a84      	subs	r4, r0, r2
 8000efe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f02:	2001      	movs	r0, #1
 8000f04:	4690      	mov	r8, r2
 8000f06:	2d00      	cmp	r5, #0
 8000f08:	d0e5      	beq.n	8000ed6 <__udivmoddi4+0xa2>
 8000f0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f0e:	e7e2      	b.n	8000ed6 <__udivmoddi4+0xa2>
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	f000 8090 	beq.w	8001036 <__udivmoddi4+0x202>
 8000f16:	fab2 f682 	clz	r6, r2
 8000f1a:	2e00      	cmp	r6, #0
 8000f1c:	f040 80a4 	bne.w	8001068 <__udivmoddi4+0x234>
 8000f20:	1a8a      	subs	r2, r1, r2
 8000f22:	0c03      	lsrs	r3, r0, #16
 8000f24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f28:	b280      	uxth	r0, r0
 8000f2a:	b2bc      	uxth	r4, r7
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d907      	bls.n	8000f52 <__udivmoddi4+0x11e>
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f48:	d202      	bcs.n	8000f50 <__udivmoddi4+0x11c>
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	f200 80e0 	bhi.w	8001110 <__udivmoddi4+0x2dc>
 8000f50:	46c4      	mov	ip, r8
 8000f52:	1a9b      	subs	r3, r3, r2
 8000f54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f60:	fb02 f404 	mul.w	r4, r2, r4
 8000f64:	429c      	cmp	r4, r3
 8000f66:	d907      	bls.n	8000f78 <__udivmoddi4+0x144>
 8000f68:	18fb      	adds	r3, r7, r3
 8000f6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f6e:	d202      	bcs.n	8000f76 <__udivmoddi4+0x142>
 8000f70:	429c      	cmp	r4, r3
 8000f72:	f200 80ca 	bhi.w	800110a <__udivmoddi4+0x2d6>
 8000f76:	4602      	mov	r2, r0
 8000f78:	1b1b      	subs	r3, r3, r4
 8000f7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f7e:	e7a5      	b.n	8000ecc <__udivmoddi4+0x98>
 8000f80:	f1c1 0620 	rsb	r6, r1, #32
 8000f84:	408b      	lsls	r3, r1
 8000f86:	fa22 f706 	lsr.w	r7, r2, r6
 8000f8a:	431f      	orrs	r7, r3
 8000f8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f90:	fa20 f306 	lsr.w	r3, r0, r6
 8000f94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f9c:	4323      	orrs	r3, r4
 8000f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000fa2:	fa1f fc87 	uxth.w	ip, r7
 8000fa6:	fbbe f0f9 	udiv	r0, lr, r9
 8000faa:	0c1c      	lsrs	r4, r3, #16
 8000fac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fb8:	45a6      	cmp	lr, r4
 8000fba:	fa02 f201 	lsl.w	r2, r2, r1
 8000fbe:	d909      	bls.n	8000fd4 <__udivmoddi4+0x1a0>
 8000fc0:	193c      	adds	r4, r7, r4
 8000fc2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fc6:	f080 809c 	bcs.w	8001102 <__udivmoddi4+0x2ce>
 8000fca:	45a6      	cmp	lr, r4
 8000fcc:	f240 8099 	bls.w	8001102 <__udivmoddi4+0x2ce>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	443c      	add	r4, r7
 8000fd4:	eba4 040e 	sub.w	r4, r4, lr
 8000fd8:	fa1f fe83 	uxth.w	lr, r3
 8000fdc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fe0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fe4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fe8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fec:	45a4      	cmp	ip, r4
 8000fee:	d908      	bls.n	8001002 <__udivmoddi4+0x1ce>
 8000ff0:	193c      	adds	r4, r7, r4
 8000ff2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ff6:	f080 8082 	bcs.w	80010fe <__udivmoddi4+0x2ca>
 8000ffa:	45a4      	cmp	ip, r4
 8000ffc:	d97f      	bls.n	80010fe <__udivmoddi4+0x2ca>
 8000ffe:	3b02      	subs	r3, #2
 8001000:	443c      	add	r4, r7
 8001002:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001006:	eba4 040c 	sub.w	r4, r4, ip
 800100a:	fba0 ec02 	umull	lr, ip, r0, r2
 800100e:	4564      	cmp	r4, ip
 8001010:	4673      	mov	r3, lr
 8001012:	46e1      	mov	r9, ip
 8001014:	d362      	bcc.n	80010dc <__udivmoddi4+0x2a8>
 8001016:	d05f      	beq.n	80010d8 <__udivmoddi4+0x2a4>
 8001018:	b15d      	cbz	r5, 8001032 <__udivmoddi4+0x1fe>
 800101a:	ebb8 0203 	subs.w	r2, r8, r3
 800101e:	eb64 0409 	sbc.w	r4, r4, r9
 8001022:	fa04 f606 	lsl.w	r6, r4, r6
 8001026:	fa22 f301 	lsr.w	r3, r2, r1
 800102a:	431e      	orrs	r6, r3
 800102c:	40cc      	lsrs	r4, r1
 800102e:	e9c5 6400 	strd	r6, r4, [r5]
 8001032:	2100      	movs	r1, #0
 8001034:	e74f      	b.n	8000ed6 <__udivmoddi4+0xa2>
 8001036:	fbb1 fcf2 	udiv	ip, r1, r2
 800103a:	0c01      	lsrs	r1, r0, #16
 800103c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001040:	b280      	uxth	r0, r0
 8001042:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001046:	463b      	mov	r3, r7
 8001048:	4638      	mov	r0, r7
 800104a:	463c      	mov	r4, r7
 800104c:	46b8      	mov	r8, r7
 800104e:	46be      	mov	lr, r7
 8001050:	2620      	movs	r6, #32
 8001052:	fbb1 f1f7 	udiv	r1, r1, r7
 8001056:	eba2 0208 	sub.w	r2, r2, r8
 800105a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800105e:	e766      	b.n	8000f2e <__udivmoddi4+0xfa>
 8001060:	4601      	mov	r1, r0
 8001062:	e718      	b.n	8000e96 <__udivmoddi4+0x62>
 8001064:	4610      	mov	r0, r2
 8001066:	e72c      	b.n	8000ec2 <__udivmoddi4+0x8e>
 8001068:	f1c6 0220 	rsb	r2, r6, #32
 800106c:	fa2e f302 	lsr.w	r3, lr, r2
 8001070:	40b7      	lsls	r7, r6
 8001072:	40b1      	lsls	r1, r6
 8001074:	fa20 f202 	lsr.w	r2, r0, r2
 8001078:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800107c:	430a      	orrs	r2, r1
 800107e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001082:	b2bc      	uxth	r4, r7
 8001084:	fb0e 3318 	mls	r3, lr, r8, r3
 8001088:	0c11      	lsrs	r1, r2, #16
 800108a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800108e:	fb08 f904 	mul.w	r9, r8, r4
 8001092:	40b0      	lsls	r0, r6
 8001094:	4589      	cmp	r9, r1
 8001096:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800109a:	b280      	uxth	r0, r0
 800109c:	d93e      	bls.n	800111c <__udivmoddi4+0x2e8>
 800109e:	1879      	adds	r1, r7, r1
 80010a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80010a4:	d201      	bcs.n	80010aa <__udivmoddi4+0x276>
 80010a6:	4589      	cmp	r9, r1
 80010a8:	d81f      	bhi.n	80010ea <__udivmoddi4+0x2b6>
 80010aa:	eba1 0109 	sub.w	r1, r1, r9
 80010ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b2:	fb09 f804 	mul.w	r8, r9, r4
 80010b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80010ba:	b292      	uxth	r2, r2
 80010bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010c0:	4542      	cmp	r2, r8
 80010c2:	d229      	bcs.n	8001118 <__udivmoddi4+0x2e4>
 80010c4:	18ba      	adds	r2, r7, r2
 80010c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010ca:	d2c4      	bcs.n	8001056 <__udivmoddi4+0x222>
 80010cc:	4542      	cmp	r2, r8
 80010ce:	d2c2      	bcs.n	8001056 <__udivmoddi4+0x222>
 80010d0:	f1a9 0102 	sub.w	r1, r9, #2
 80010d4:	443a      	add	r2, r7
 80010d6:	e7be      	b.n	8001056 <__udivmoddi4+0x222>
 80010d8:	45f0      	cmp	r8, lr
 80010da:	d29d      	bcs.n	8001018 <__udivmoddi4+0x1e4>
 80010dc:	ebbe 0302 	subs.w	r3, lr, r2
 80010e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010e4:	3801      	subs	r0, #1
 80010e6:	46e1      	mov	r9, ip
 80010e8:	e796      	b.n	8001018 <__udivmoddi4+0x1e4>
 80010ea:	eba7 0909 	sub.w	r9, r7, r9
 80010ee:	4449      	add	r1, r9
 80010f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010f8:	fb09 f804 	mul.w	r8, r9, r4
 80010fc:	e7db      	b.n	80010b6 <__udivmoddi4+0x282>
 80010fe:	4673      	mov	r3, lr
 8001100:	e77f      	b.n	8001002 <__udivmoddi4+0x1ce>
 8001102:	4650      	mov	r0, sl
 8001104:	e766      	b.n	8000fd4 <__udivmoddi4+0x1a0>
 8001106:	4608      	mov	r0, r1
 8001108:	e6fd      	b.n	8000f06 <__udivmoddi4+0xd2>
 800110a:	443b      	add	r3, r7
 800110c:	3a02      	subs	r2, #2
 800110e:	e733      	b.n	8000f78 <__udivmoddi4+0x144>
 8001110:	f1ac 0c02 	sub.w	ip, ip, #2
 8001114:	443b      	add	r3, r7
 8001116:	e71c      	b.n	8000f52 <__udivmoddi4+0x11e>
 8001118:	4649      	mov	r1, r9
 800111a:	e79c      	b.n	8001056 <__udivmoddi4+0x222>
 800111c:	eba1 0109 	sub.w	r1, r1, r9
 8001120:	46c4      	mov	ip, r8
 8001122:	fbb1 f9fe 	udiv	r9, r1, lr
 8001126:	fb09 f804 	mul.w	r8, r9, r4
 800112a:	e7c4      	b.n	80010b6 <__udivmoddi4+0x282>

0800112c <__aeabi_idiv0>:
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <_write>:

uint8_t INIT_CMD[] = { 'I','N','I','T', 0x01, 0x00, 0x00, 0x00, 0x00 };
uint8_t GNFD_CMD[] = { 'G','N','F','D', 0x01, 0x00, 0x00, 0x00, 0x04 };
uint8_t START_CMD[] = { 'S','T','R','T', 0x01, 0x00, 0x00, 0x00, 0x01 };

int _write(int file, char *ptr, int len) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	b29a      	uxth	r2, r3
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	68b9      	ldr	r1, [r7, #8]
 8001146:	4804      	ldr	r0, [pc, #16]	@ (8001158 <_write+0x28>)
 8001148:	f007 f968 	bl	800841c <HAL_UART_Transmit>
    return len;
 800114c:	687b      	ldr	r3, [r7, #4]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000310 	.word	0x20000310

0800115c <readPacket>:
static float fd_to_velocity_mps(float fd_hz) {
    return (C_MPS / (2.0f * FTX_HZ)) * fd_hz;
}

/* V-LD1 Helper Functions (from vld1.c) */
HAL_StatusTypeDef readPacket(char* hdr, uint8_t* payload, uint32_t* outLen) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
    uint8_t lenb[4];
    __HAL_UART_CLEAR_IT(&huart6, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_FEF | UART_CLEAR_PEF);
 8001168:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <readPacket+0x90>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	220f      	movs	r2, #15
 800116e:	621a      	str	r2, [r3, #32]
    if (HAL_UART_Receive(&huart6, (uint8_t*)hdr, 4, 300) != HAL_OK) return HAL_TIMEOUT;
 8001170:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001174:	2204      	movs	r2, #4
 8001176:	68f9      	ldr	r1, [r7, #12]
 8001178:	481c      	ldr	r0, [pc, #112]	@ (80011ec <readPacket+0x90>)
 800117a:	f007 f9d8 	bl	800852e <HAL_UART_Receive>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <readPacket+0x2c>
 8001184:	2303      	movs	r3, #3
 8001186:	e02c      	b.n	80011e2 <readPacket+0x86>
    if (HAL_UART_Receive(&huart6, lenb, 4, 100) != HAL_OK) return HAL_TIMEOUT;
 8001188:	f107 0110 	add.w	r1, r7, #16
 800118c:	2364      	movs	r3, #100	@ 0x64
 800118e:	2204      	movs	r2, #4
 8001190:	4816      	ldr	r0, [pc, #88]	@ (80011ec <readPacket+0x90>)
 8001192:	f007 f9cc 	bl	800852e <HAL_UART_Receive>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <readPacket+0x44>
 800119c:	2303      	movs	r3, #3
 800119e:	e020      	b.n	80011e2 <readPacket+0x86>
    uint32_t len = (uint32_t)lenb[0] | (lenb[1] << 8) | (lenb[2] << 16) | (lenb[3] << 24);
 80011a0:	7c3b      	ldrb	r3, [r7, #16]
 80011a2:	461a      	mov	r2, r3
 80011a4:	7c7b      	ldrb	r3, [r7, #17]
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	431a      	orrs	r2, r3
 80011aa:	7cbb      	ldrb	r3, [r7, #18]
 80011ac:	041b      	lsls	r3, r3, #16
 80011ae:	431a      	orrs	r2, r3
 80011b0:	7cfb      	ldrb	r3, [r7, #19]
 80011b2:	061b      	lsls	r3, r3, #24
 80011b4:	4313      	orrs	r3, r2
 80011b6:	617b      	str	r3, [r7, #20]
    *outLen = len;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	601a      	str	r2, [r3, #0]
    if (len > 256 || len == 0) return HAL_ERROR;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011c4:	d802      	bhi.n	80011cc <readPacket+0x70>
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d101      	bne.n	80011d0 <readPacket+0x74>
 80011cc:	2301      	movs	r3, #1
 80011ce:	e008      	b.n	80011e2 <readPacket+0x86>
    return HAL_UART_Receive(&huart6, payload, len, 300);
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80011d8:	68b9      	ldr	r1, [r7, #8]
 80011da:	4804      	ldr	r0, [pc, #16]	@ (80011ec <readPacket+0x90>)
 80011dc:	f007 f9a7 	bl	800852e <HAL_UART_Receive>
 80011e0:	4603      	mov	r3, r0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000420 	.word	0x20000420

080011f0 <relayFSM>:

void relayFSM() {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80011f6:	f003 ff65 	bl	80050c4 <HAL_GetTick>
 80011fa:	6078      	str	r0, [r7, #4]
    bool trigger = HAL_GPIO_ReadPin(TRIGGER_PORT, TRIGGER_PIN) == GPIO_PIN_SET;
 80011fc:	2108      	movs	r1, #8
 80011fe:	482c      	ldr	r0, [pc, #176]	@ (80012b0 <relayFSM+0xc0>)
 8001200:	f005 fb3c 	bl	800687c <HAL_GPIO_ReadPin>
 8001204:	4603      	mov	r3, r0
 8001206:	2b01      	cmp	r3, #1
 8001208:	bf0c      	ite	eq
 800120a:	2301      	moveq	r3, #1
 800120c:	2300      	movne	r3, #0
 800120e:	70fb      	strb	r3, [r7, #3]
    if (trigger) {
 8001210:	78fb      	ldrb	r3, [r7, #3]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d015      	beq.n	8001242 <relayFSM+0x52>
        lastSignalTime = now;
 8001216:	4a27      	ldr	r2, [pc, #156]	@ (80012b4 <relayFSM+0xc4>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6013      	str	r3, [r2, #0]
        if (!cooldownActive) {
 800121c:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <relayFSM+0xc8>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	f083 0301 	eor.w	r3, r3, #1
 8001224:	b2db      	uxtb	r3, r3
 8001226:	2b00      	cmp	r3, #0
 8001228:	d00b      	beq.n	8001242 <relayFSM+0x52>
            HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001230:	4822      	ldr	r0, [pc, #136]	@ (80012bc <relayFSM+0xcc>)
 8001232:	f005 fb3b 	bl	80068ac <HAL_GPIO_WritePin>
            cooldownActive = true; cooldownStart = now;
 8001236:	4b20      	ldr	r3, [pc, #128]	@ (80012b8 <relayFSM+0xc8>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	4a20      	ldr	r2, [pc, #128]	@ (80012c0 <relayFSM+0xd0>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6013      	str	r3, [r2, #0]
        }
    }
    if (!cooldownActive && (now - lastSignalTime >= SIGNAL_TIMEOUT_MS)) {
 8001242:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <relayFSM+0xc8>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	f083 0301 	eor.w	r3, r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	2b00      	cmp	r3, #0
 800124e:	d012      	beq.n	8001276 <relayFSM+0x86>
 8001250:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <relayFSM+0xc4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	4a1a      	ldr	r2, [pc, #104]	@ (80012c4 <relayFSM+0xd4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d90b      	bls.n	8001276 <relayFSM+0x86>
        HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_SET);
 800125e:	2201      	movs	r2, #1
 8001260:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001264:	4815      	ldr	r0, [pc, #84]	@ (80012bc <relayFSM+0xcc>)
 8001266:	f005 fb21 	bl	80068ac <HAL_GPIO_WritePin>
        cooldownActive = true; cooldownStart = now;
 800126a:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <relayFSM+0xc8>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	4a13      	ldr	r2, [pc, #76]	@ (80012c0 <relayFSM+0xd0>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6013      	str	r3, [r2, #0]
    }
    if (cooldownActive && (now - cooldownStart >= RELAY_COOLDOWN_MS)) {
 8001276:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <relayFSM+0xc8>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d013      	beq.n	80012a6 <relayFSM+0xb6>
 800127e:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <relayFSM+0xd0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800128a:	4293      	cmp	r3, r2
 800128c:	d90b      	bls.n	80012a6 <relayFSM+0xb6>
        HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001294:	4809      	ldr	r0, [pc, #36]	@ (80012bc <relayFSM+0xcc>)
 8001296:	f005 fb09 	bl	80068ac <HAL_GPIO_WritePin>
        cooldownActive = false; lastSignalTime = now;
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <relayFSM+0xc8>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	4a04      	ldr	r2, [pc, #16]	@ (80012b4 <relayFSM+0xc4>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
    }
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40020400 	.word	0x40020400
 80012b4:	2000edf4 	.word	0x2000edf4
 80012b8:	2000edfc 	.word	0x2000edfc
 80012bc:	40020000 	.word	0x40020000
 80012c0:	2000edf8 	.word	0x2000edf8
 80012c4:	0001d4bf 	.word	0x0001d4bf

080012c8 <kmc1_init_hann_window>:
}

/* ===== KMC1 FFT helpers ===== */

static void kmc1_init_hann_window(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
    // Hann window length = SAMPLES_PER_BATCH (3200)
    // w[n] = 0.5*(1 - cos(2*pi*n/(N-1)))
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	e023      	b.n	800131c <kmc1_init_hann_window+0x54>
    {
        kmc_win[n] = 0.5f * (1.0f - cosf((2.0f * (float)M_PI * (float)n) / (float)(SAMPLES_PER_BATCH - 1)));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012de:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001338 <kmc1_init_hann_window+0x70>
 80012e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800133c <kmc1_init_hann_window+0x74>
 80012ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012ee:	eeb0 0a47 	vmov.f32	s0, s14
 80012f2:	f00d f933 	bl	800e55c <cosf>
 80012f6:	eef0 7a40 	vmov.f32	s15, s0
 80012fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001302:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800130a:	4a0d      	ldr	r2, [pc, #52]	@ (8001340 <kmc1_init_hann_window+0x78>)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3301      	adds	r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 8001322:	d3d7      	bcc.n	80012d4 <kmc1_init_hann_window+0xc>
    }

    COS_CORR = cosf(CORRECTION_ANGLE_DEG * (float)M_PI / 180.0f);
 8001324:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <kmc1_init_hann_window+0x7c>)
 8001326:	4a08      	ldr	r2, [pc, #32]	@ (8001348 <kmc1_init_hann_window+0x80>)
 8001328:	601a      	str	r2, [r3, #0]

    // bin_to_vel_factor = (Fs/NFFT) * (lambda/2)
    // lambda = c/f0
    BIN_TO_VEL = (FS_HZ_F / (float)KMC_NFFT) * ((3.0e8f / RADAR_F0_HZ) * 0.5f);
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <kmc1_init_hann_window+0x84>)
 800132c:	4a08      	ldr	r2, [pc, #32]	@ (8001350 <kmc1_init_hann_window+0x88>)
 800132e:	601a      	str	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40c90fdb 	.word	0x40c90fdb
 800133c:	4547f000 	.word	0x4547f000
 8001340:	200089e8 	.word	0x200089e8
 8001344:	2000bbec 	.word	0x2000bbec
 8001348:	3ed8616b 	.word	0x3ed8616b
 800134c:	2000bbe8 	.word	0x2000bbe8
 8001350:	3b9f2bc6 	.word	0x3b9f2bc6

08001354 <kmc_process_one_batch_python>:

static float kmc_process_one_batch_python(const uint16_t *iq_u16,
                                          float *out_snr_db,
                                          float *out_width_mps)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b0b0      	sub	sp, #192	@ 0xc0
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
    // ---- 0) DC remove (detrend) on 3200 samples ----
    float meanI = 0.0f, meanQ = 0.0f;
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001368:	f04f 0300 	mov.w	r3, #0
 800136c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001376:	e025      	b.n	80013c4 <kmc_process_one_batch_python+0x70>
    {
        meanI += (float)iq_u16[2*n + 0];
 8001378:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800138c:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8001390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001394:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
        meanQ += (float)iq_u16[2*n + 1];
 8001398:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	3302      	adds	r3, #2
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ae:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80013b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b6:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 80013ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80013be:	3301      	adds	r3, #1
 80013c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80013c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80013c8:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 80013cc:	d3d4      	bcc.n	8001378 <kmc_process_one_batch_python+0x24>
    }
    meanI /= (float)SAMPLES_PER_BATCH;
 80013ce:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 80013d2:	eddf 6ad6 	vldr	s13, [pc, #856]	@ 800172c <kmc_process_one_batch_python+0x3d8>
 80013d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013da:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
    meanQ /= (float)SAMPLES_PER_BATCH;
 80013de:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80013e2:	eddf 6ad2 	vldr	s13, [pc, #840]	@ 800172c <kmc_process_one_batch_python+0x3d8>
 80013e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ea:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8

    // ---- 1) Window + pack into FFT buffer (zero-pad to 4096) ----
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80013f4:	e048      	b.n	8001488 <kmc_process_one_batch_python+0x134>
    {
        float I = ((float)iq_u16[2*n + 0] - meanI) * kmc_win[n];
 80013f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4413      	add	r3, r2
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	ee07 3a90 	vmov	s15, r3
 8001406:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800140a:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 800140e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001412:	4ac7      	ldr	r2, [pc, #796]	@ (8001730 <kmc_process_one_batch_python+0x3dc>)
 8001414:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	edd3 7a00 	vldr	s15, [r3]
 8001420:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001424:	edc7 7a06 	vstr	s15, [r7, #24]
        float Q = ((float)iq_u16[2*n + 1] - meanQ) * kmc_win[n];
 8001428:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	3302      	adds	r3, #2
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4413      	add	r3, r2
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800143e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001442:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001446:	4aba      	ldr	r2, [pc, #744]	@ (8001730 <kmc_process_one_batch_python+0x3dc>)
 8001448:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001458:	edc7 7a05 	vstr	s15, [r7, #20]
        kmc_fft_buf[2*n + 0] = I;
 800145c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	4ab4      	ldr	r2, [pc, #720]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	4413      	add	r3, r2
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	601a      	str	r2, [r3, #0]
        kmc_fft_buf[2*n + 1] = Q;
 800146c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	3301      	adds	r3, #1
 8001474:	4aaf      	ldr	r2, [pc, #700]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	601a      	str	r2, [r3, #0]
    for (uint32_t n = 0; n < SAMPLES_PER_BATCH; n++)
 800147e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001482:	3301      	adds	r3, #1
 8001484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001488:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800148c:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 8001490:	d3b1      	bcc.n	80013f6 <kmc_process_one_batch_python+0xa2>
    }
    for (uint32_t n = SAMPLES_PER_BATCH; n < KMC_NFFT; n++)
 8001492:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8001496:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800149a:	e017      	b.n	80014cc <kmc_process_one_batch_python+0x178>
    {
        kmc_fft_buf[2*n + 0] = 0.0f;
 800149c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4aa4      	ldr	r2, [pc, #656]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
        kmc_fft_buf[2*n + 1] = 0.0f;
 80014ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	3301      	adds	r3, #1
 80014b6:	4a9f      	ldr	r2, [pc, #636]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
    for (uint32_t n = SAMPLES_PER_BATCH; n < KMC_NFFT; n++)
 80014c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014c6:	3301      	adds	r3, #1
 80014c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80014cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014d4:	d3e2      	bcc.n	800149c <kmc_process_one_batch_python+0x148>
    }

    // ---- 2) FFT (complex) ----
    arm_cfft_f32(&arm_cfft_sR_f32_len4096, kmc_fft_buf, 0, 1);
 80014d6:	2301      	movs	r3, #1
 80014d8:	2200      	movs	r2, #0
 80014da:	4996      	ldr	r1, [pc, #600]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 80014dc:	4896      	ldr	r0, [pc, #600]	@ (8001738 <kmc_process_one_batch_python+0x3e4>)
 80014de:	f002 fcde 	bl	8003e9e <arm_cfft_f32>

    // ---- 3) Power spectrum stats: mean power + peak power ----
    // Python: mag_sq = abs(spectrum)^2
    // noise_floor_db = 10log10(mean(mag_sq)+1e-9)
    // peak_db = max(10log10(mag_sq+1e-9))
    const float eps = 1e-9f;
 80014e2:	4b96      	ldr	r3, [pc, #600]	@ (800173c <kmc_process_one_batch_python+0x3e8>)
 80014e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    float sumP = 0.0f;
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    float pmax = 0.0f;
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    for (uint32_t k = 0; k < KMC_NFFT; k++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80014fe:	e035      	b.n	800156c <kmc_process_one_batch_python+0x218>
    {
        float re = kmc_fft_buf[2*k + 0];
 8001500:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4a8b      	ldr	r2, [pc, #556]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4413      	add	r3, r2
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
        float im = kmc_fft_buf[2*k + 1];
 8001510:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	3301      	adds	r3, #1
 8001518:	4a86      	ldr	r2, [pc, #536]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	623b      	str	r3, [r7, #32]
        float p  = re*re + im*im;
 8001522:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001526:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800152a:	edd7 7a08 	vldr	s15, [r7, #32]
 800152e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001536:	edc7 7a07 	vstr	s15, [r7, #28]
        sumP += p;
 800153a:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 800153e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001546:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
        if (p > pmax) pmax = p;
 800154a:	ed97 7a07 	vldr	s14, [r7, #28]
 800154e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001552:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155a:	dd02      	ble.n	8001562 <kmc_process_one_batch_python+0x20e>
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    for (uint32_t k = 0; k < KMC_NFFT; k++)
 8001562:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001566:	3301      	adds	r3, #1
 8001568:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800156c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001574:	d3c4      	bcc.n	8001500 <kmc_process_one_batch_python+0x1ac>
    }

    float meanP = sumP / (float)KMC_NFFT;
 8001576:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 800157a:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8001740 <kmc_process_one_batch_python+0x3ec>
 800157e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001582:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    float noise_db = 10.0f * log10f(meanP + eps);
 8001586:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800158a:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001592:	eeb0 0a67 	vmov.f32	s0, s15
 8001596:	f00c ff3d 	bl	800e414 <log10f>
 800159a:	eef0 7a40 	vmov.f32	s15, s0
 800159e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80015a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015a6:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float peak_db  = 10.0f * log10f(pmax  + eps);
 80015aa:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80015ae:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ba:	f00c ff2b 	bl	800e414 <log10f>
 80015be:	eef0 7a40 	vmov.f32	s15, s0
 80015c2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80015c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ca:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float snr_db   = peak_db - noise_db;
 80015ce:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 80015d2:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80015d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015da:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    if (out_snr_db) *out_snr_db = snr_db;
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d002      	beq.n	80015ea <kmc_process_one_batch_python+0x296>
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80015e8:	601a      	str	r2, [r3, #0]

    // ---- 4) SNR gate ----
    if (snr_db < MIN_SNR_DB || !isfinite(snr_db))
 80015ea:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80015ee:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80015f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fa:	d40a      	bmi.n	8001612 <kmc_process_one_batch_python+0x2be>
 80015fc:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001600:	eef0 7ae7 	vabs.f32	s15, s15
 8001604:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 800174c <kmc_process_one_batch_python+0x3f8>
 8001608:	eef4 7a47 	vcmp.f32	s15, s14
 800160c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001610:	d909      	bls.n	8001626 <kmc_process_one_batch_python+0x2d2>
    {
        if (out_width_mps) *out_width_mps = 0.0f;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <kmc_process_one_batch_python+0x2cc>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
        return 0.0f;
 8001620:	f04f 0300 	mov.w	r3, #0
 8001624:	e176      	b.n	8001914 <kmc_process_one_batch_python+0x5c0>
    }

    // ---- 5) Threshold: noise + 0.20 * dynamic_range (which = snr) ----
    float thresh_db  = noise_db + (THRESH_FRAC_OF_SNR * snr_db);
 8001626:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800162a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800162e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001632:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001636:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163a:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float thresh_lin = powf(10.0f, thresh_db / 10.0f);
 800163e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001642:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001646:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800164a:	eef0 0a47 	vmov.f32	s1, s14
 800164e:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001652:	f00c ff0d 	bl	800e470 <powf>
 8001656:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    // Python:
    // if RECEDING: bins i = N/2..N-1, idx_shifted = i - N (negative)
    // vel = idx_shifted * BIN_TO_VEL
    // skip abs(vel) < clutter
    // if spectrum_db[i] > threshold_db => include (equivalent to p > thresh_lin)
    float num = 0.0f, den = 0.0f;
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001662:	f04f 0300 	mov.w	r3, #0
 8001666:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

#if RIVER_RECEDING
    uint32_t start_bin = KMC_NFFT / 2;
 800166a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800166e:	66bb      	str	r3, [r7, #104]	@ 0x68
    uint32_t end_bin   = KMC_NFFT;
 8001670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001674:	667b      	str	r3, [r7, #100]	@ 0x64
#else
    uint32_t start_bin = 1;
    uint32_t end_bin   = KMC_NFFT / 2;
#endif

    for (uint32_t i = start_bin; i < end_bin; i++)
 8001676:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001678:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800167c:	e06e      	b.n	800175c <kmc_process_one_batch_python+0x408>
    {
#if RIVER_RECEDING
        int32_t idx_shifted = (int32_t)i - (int32_t)KMC_NFFT;
 800167e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001682:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8001686:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
        int32_t idx_shifted = (int32_t)i;
#endif
        float vel = (float)idx_shifted * BIN_TO_VEL;
 8001688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800168a:	ee07 3a90 	vmov	s15, r3
 800168e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001692:	4b2c      	ldr	r3, [pc, #176]	@ (8001744 <kmc_process_one_batch_python+0x3f0>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800169c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

        if (fabsf(vel) < CLUTTER_THRESH_MPS) continue;
 80016a0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016a4:	eef0 7ae7 	vabs.f32	s15, s15
 80016a8:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001748 <kmc_process_one_batch_python+0x3f4>
 80016ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b4:	d44c      	bmi.n	8001750 <kmc_process_one_batch_python+0x3fc>

        float re = kmc_fft_buf[2*i + 0];
 80016b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	633b      	str	r3, [r7, #48]	@ 0x30
        float im = kmc_fft_buf[2*i + 1];
 80016c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	3301      	adds	r3, #1
 80016ce:	4a19      	ldr	r2, [pc, #100]	@ (8001734 <kmc_process_one_batch_python+0x3e0>)
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        float p  = re*re + im*im;
 80016d8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80016dc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80016e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80016e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80016e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ec:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        if (p > thresh_lin)
 80016f0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80016f4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80016f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001700:	dd27      	ble.n	8001752 <kmc_process_one_batch_python+0x3fe>
        {
            num += vel * p;
 8001702:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001706:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800170a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800170e:	ed97 7a27 	vldr	s14, [r7, #156]	@ 0x9c
 8001712:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001716:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            den += p;
 800171a:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800171e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001726:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
 800172a:	e012      	b.n	8001752 <kmc_process_one_batch_python+0x3fe>
 800172c:	45480000 	.word	0x45480000
 8001730:	200089e8 	.word	0x200089e8
 8001734:	200009e8 	.word	0x200009e8
 8001738:	0801998c 	.word	0x0801998c
 800173c:	3089705f 	.word	0x3089705f
 8001740:	45800000 	.word	0x45800000
 8001744:	2000bbe8 	.word	0x2000bbe8
 8001748:	3e19999a 	.word	0x3e19999a
 800174c:	7f7fffff 	.word	0x7f7fffff
        if (fabsf(vel) < CLUTTER_THRESH_MPS) continue;
 8001750:	bf00      	nop
    for (uint32_t i = start_bin; i < end_bin; i++)
 8001752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001756:	3301      	adds	r3, #1
 8001758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800175c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001760:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001762:	429a      	cmp	r2, r3
 8001764:	d38b      	bcc.n	800167e <kmc_process_one_batch_python+0x32a>
        }
    }

    if (den <= 0.0f || !isfinite(den))
 8001766:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800176a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	d90a      	bls.n	800178a <kmc_process_one_batch_python+0x436>
 8001774:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8001778:	eef0 7ae7 	vabs.f32	s15, s15
 800177c:	ed1f 7a0d 	vldr	s14, [pc, #-52]	@ 800174c <kmc_process_one_batch_python+0x3f8>
 8001780:	eef4 7a47 	vcmp.f32	s15, s14
 8001784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001788:	d909      	bls.n	800179e <kmc_process_one_batch_python+0x44a>
    {
        if (out_width_mps) *out_width_mps = 0.0f;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <kmc_process_one_batch_python+0x444>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
        return 0.0f;
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	e0ba      	b.n	8001914 <kmc_process_one_batch_python+0x5c0>
    }

    float centroid_radial = num / den;         // m/s (radial)
 800179e:	edd7 6a27 	vldr	s13, [r7, #156]	@ 0x9c
 80017a2:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80017a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017aa:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float centroid_corr   = centroid_radial / COS_CORR;
 80017ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001924 <kmc_process_one_batch_python+0x5d0>)
 80017b0:	ed93 7a00 	vldr	s14, [r3]
 80017b4:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80017b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017bc:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

    // ---- 7) Spectral width (weighted stddev around centroid_radial) ----
    float var_num = 0.0f;
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    for (uint32_t i = start_bin; i < end_bin; i++)
 80017c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80017ce:	e05e      	b.n	800188e <kmc_process_one_batch_python+0x53a>
    {
#if RIVER_RECEDING
        int32_t idx_shifted = (int32_t)i - (int32_t)KMC_NFFT;
 80017d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017d4:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 80017d8:	653b      	str	r3, [r7, #80]	@ 0x50
#else
        int32_t idx_shifted = (int32_t)i;
#endif
        float vel = (float)idx_shifted * BIN_TO_VEL;
 80017da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e4:	4b50      	ldr	r3, [pc, #320]	@ (8001928 <kmc_process_one_batch_python+0x5d4>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ee:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

        if (fabsf(vel) < CLUTTER_THRESH_MPS) continue;
 80017f2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80017f6:	eef0 7ae7 	vabs.f32	s15, s15
 80017fa:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800192c <kmc_process_one_batch_python+0x5d8>
 80017fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d43c      	bmi.n	8001882 <kmc_process_one_batch_python+0x52e>

        float re = kmc_fft_buf[2*i + 0];
 8001808:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	4a48      	ldr	r2, [pc, #288]	@ (8001930 <kmc_process_one_batch_python+0x5dc>)
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	64bb      	str	r3, [r7, #72]	@ 0x48
        float im = kmc_fft_buf[2*i + 1];
 8001818:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	3301      	adds	r3, #1
 8001820:	4a43      	ldr	r2, [pc, #268]	@ (8001930 <kmc_process_one_batch_python+0x5dc>)
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	647b      	str	r3, [r7, #68]	@ 0x44
        float p  = re*re + im*im;
 800182a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800182e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001832:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001836:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800183a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        if (p > thresh_lin)
 8001842:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001846:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800184a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001852:	dd17      	ble.n	8001884 <kmc_process_one_batch_python+0x530>
        {
            float d = (vel - centroid_radial);
 8001854:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001858:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800185c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001860:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            var_num += p * (d * d);
 8001864:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001868:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800186c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001874:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8001878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
 8001880:	e000      	b.n	8001884 <kmc_process_one_batch_python+0x530>
        if (fabsf(vel) < CLUTTER_THRESH_MPS) continue;
 8001882:	bf00      	nop
    for (uint32_t i = start_bin; i < end_bin; i++)
 8001884:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001888:	3301      	adds	r3, #1
 800188a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800188e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001892:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001894:	429a      	cmp	r2, r3
 8001896:	d39b      	bcc.n	80017d0 <kmc_process_one_batch_python+0x47c>
        }
    }

    float variance = var_num / den;
 8001898:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 800189c:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80018a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a4:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float width = (variance > 0.0f) ? sqrtf(variance) : 0.0f; // radial width
 80018a8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80018ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b4:	dd06      	ble.n	80018c4 <kmc_process_one_batch_python+0x570>
 80018b6:	ed97 0a16 	vldr	s0, [r7, #88]	@ 0x58
 80018ba:	f00c fe31 	bl	800e520 <sqrtf>
 80018be:	eef0 7a40 	vmov.f32	s15, s0
 80018c2:	e001      	b.n	80018c8 <kmc_process_one_batch_python+0x574>
 80018c4:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8001934 <kmc_process_one_batch_python+0x5e0>
 80018c8:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    if (out_width_mps) *out_width_mps = width / COS_CORR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d009      	beq.n	80018e6 <kmc_process_one_batch_python+0x592>
 80018d2:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <kmc_process_one_batch_python+0x5d0>)
 80018d4:	ed93 7a00 	vldr	s14, [r3]
 80018d8:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80018dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	edc3 7a00 	vstr	s15, [r3]

    // Python returns abs(centroid_corrected)
    float v_out = fabsf(centroid_corr);
 80018e6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80018ea:	eef0 7ae7 	vabs.f32	s15, s15
 80018ee:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    if (!isfinite(v_out)) v_out = 0.0f;
 80018f2:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80018f6:	eef0 7ae7 	vabs.f32	s15, s15
 80018fa:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001938 <kmc_process_one_batch_python+0x5e4>
 80018fe:	eef4 7a47 	vcmp.f32	s15, s14
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	d903      	bls.n	8001910 <kmc_process_one_batch_python+0x5bc>
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    return v_out;
 8001910:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eeb0 0a67 	vmov.f32	s0, s15
 800191c:	37c0      	adds	r7, #192	@ 0xc0
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	2000bbec 	.word	0x2000bbec
 8001928:	2000bbe8 	.word	0x2000bbe8
 800192c:	3e19999a 	.word	0x3e19999a
 8001930:	200009e8 	.word	0x200009e8
 8001934:	00000000 	.word	0x00000000
 8001938:	7f7fffff 	.word	0x7f7fffff

0800193c <vld1_read_distance_once_fast>:

    return -1;
}

static int vld1_read_distance_once_fast(float *out_m)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b0cc      	sub	sp, #304	@ 0x130
 8001940:	af00      	add	r7, sp, #0
 8001942:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001946:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800194a:	6018      	str	r0, [r3, #0]
    // Clear errors + flush RX (critical)
    __HAL_UART_CLEAR_IT(&huart6, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_FEF | UART_CLEAR_PEF);
 800194c:	4b45      	ldr	r3, [pc, #276]	@ (8001a64 <vld1_read_distance_once_fast+0x128>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	220f      	movs	r2, #15
 8001952:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(&huart6, UART_RXDATA_FLUSH_REQUEST);
 8001954:	4b43      	ldr	r3, [pc, #268]	@ (8001a64 <vld1_read_distance_once_fast+0x128>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699a      	ldr	r2, [r3, #24]
 800195a:	4b42      	ldr	r3, [pc, #264]	@ (8001a64 <vld1_read_distance_once_fast+0x128>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0208 	orr.w	r2, r2, #8
 8001962:	619a      	str	r2, [r3, #24]

    // 1) ACQI
    uint8_t ACQI_CMD[] = { 'A','C','Q','I', 0x01, 0x00, 0x00, 0x00, 0x00 };
 8001964:	4a40      	ldr	r2, [pc, #256]	@ (8001a68 <vld1_read_distance_once_fast+0x12c>)
 8001966:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800196a:	ca07      	ldmia	r2, {r0, r1, r2}
 800196c:	c303      	stmia	r3!, {r0, r1}
 800196e:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit(&huart6, ACQI_CMD, sizeof(ACQI_CMD), 50) != HAL_OK) return -2;
 8001970:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001974:	2332      	movs	r3, #50	@ 0x32
 8001976:	2209      	movs	r2, #9
 8001978:	483a      	ldr	r0, [pc, #232]	@ (8001a64 <vld1_read_distance_once_fast+0x128>)
 800197a:	f006 fd4f 	bl	800841c <HAL_UART_Transmit>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <vld1_read_distance_once_fast+0x4e>
 8001984:	f06f 0301 	mvn.w	r3, #1
 8001988:	e067      	b.n	8001a5a <vld1_read_distance_once_fast+0x11e>

    // 2) IMPORTANT: read & discard ONE packet (usually ACQI RESP)
    {
        char dh[4]; uint8_t dp[256]; uint32_t dl = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        (void)readPacket(dh, dp, &dl);
 8001990:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001994:	f107 010c 	add.w	r1, r7, #12
 8001998:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fbdd 	bl	800115c <readPacket>
    }

    // Give sensor time to prepare PDAT (your working code uses ~100ms)
    HAL_Delay(100);
 80019a2:	2064      	movs	r0, #100	@ 0x64
 80019a4:	f003 fb9a 	bl	80050dc <HAL_Delay>

    // 3) GNFD (request distance)
    if (HAL_UART_Transmit(&huart6, GNFD_CMD, sizeof(GNFD_CMD), 50) != HAL_OK) return -2;
 80019a8:	2332      	movs	r3, #50	@ 0x32
 80019aa:	2209      	movs	r2, #9
 80019ac:	492f      	ldr	r1, [pc, #188]	@ (8001a6c <vld1_read_distance_once_fast+0x130>)
 80019ae:	482d      	ldr	r0, [pc, #180]	@ (8001a64 <vld1_read_distance_once_fast+0x128>)
 80019b0:	f006 fd34 	bl	800841c <HAL_UART_Transmit>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d002      	beq.n	80019c0 <vld1_read_distance_once_fast+0x84>
 80019ba:	f06f 0301 	mvn.w	r3, #1
 80019be:	e04c      	b.n	8001a5a <vld1_read_distance_once_fast+0x11e>

    // 4) Read up to a few packets until PDAT arrives
    for (int tries = 0; tries < 3; tries++)
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80019c6:	e042      	b.n	8001a4e <vld1_read_distance_once_fast+0x112>
    {
        char hdr[5] = {0};
 80019c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	711a      	strb	r2, [r3, #4]
        uint8_t payload[256];
        uint32_t pLen = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        if (readPacket(hdr, payload, &pLen) != HAL_OK) return -1;
 80019d8:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 80019dc:	f107 010c 	add.w	r1, r7, #12
 80019e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fbb9 	bl	800115c <readPacket>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <vld1_read_distance_once_fast+0xba>
 80019f0:	f04f 33ff 	mov.w	r3, #4294967295
 80019f4:	e031      	b.n	8001a5a <vld1_read_distance_once_fast+0x11e>

        if (strncmp(hdr, "PDAT", 4) == 0)
 80019f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019fa:	2204      	movs	r2, #4
 80019fc:	491c      	ldr	r1, [pc, #112]	@ (8001a70 <vld1_read_distance_once_fast+0x134>)
 80019fe:	4618      	mov	r0, r3
 8001a00:	f009 f9c8 	bl	800ad94 <strncmp>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d113      	bne.n	8001a32 <vld1_read_distance_once_fast+0xf6>
        {
            if (pLen < 4) return -1;
 8001a0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a0e:	2b03      	cmp	r3, #3
 8001a10:	d802      	bhi.n	8001a18 <vld1_read_distance_once_fast+0xdc>
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	e020      	b.n	8001a5a <vld1_read_distance_once_fast+0x11e>
            memcpy(out_m, payload, 4);
 8001a18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a1c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	601a      	str	r2, [r3, #0]
            return 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e013      	b.n	8001a5a <vld1_read_distance_once_fast+0x11e>
        }

        // Sometimes: RESP then PDAT (so loop again)
        if (strncmp(hdr, "RESP", 4) == 0)
 8001a32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a36:	2204      	movs	r2, #4
 8001a38:	490e      	ldr	r1, [pc, #56]	@ (8001a74 <vld1_read_distance_once_fast+0x138>)
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f009 f9aa 	bl	800ad94 <strncmp>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
    for (int tries = 0; tries < 3; tries++)
 8001a44:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a48:	3301      	adds	r3, #1
 8001a4a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	ddb8      	ble.n	80019c8 <vld1_read_distance_once_fast+0x8c>
        }

        // Anything else: keep looping a couple times
    }

    return -1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000420 	.word	0x20000420
 8001a68:	0800f878 	.word	0x0800f878
 8001a6c:	20000014 	.word	0x20000014
 8001a70:	0800f868 	.word	0x0800f868
 8001a74:	0800f870 	.word	0x0800f870

08001a78 <uart3_send_vld1_pkt>:



static void uart3_send_vld1_pkt(uint32_t cycle_seq, uint32_t idx, float dist_m, uint8_t ok)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b0ac      	sub	sp, #176	@ 0xb0
 8001a7c:	af06      	add	r7, sp, #24
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a86:	4613      	mov	r3, r2
 8001a88:	70fb      	strb	r3, [r7, #3]
    // JSON: {"T":"VLD","S":%lu,"i":%lu,"d":%.3f,"ok":%d}
    char json_buf[128];
    int json_len = snprintf(json_buf, sizeof(json_buf),
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7fe fde4 	bl	8000658 <__aeabi_f2d>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	78f9      	ldrb	r1, [r7, #3]
 8001a96:	f107 0014 	add.w	r0, r7, #20
 8001a9a:	9104      	str	r1, [sp, #16]
 8001a9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad8 <uart3_send_vld1_pkt+0x60>)
 8001aa8:	2180      	movs	r1, #128	@ 0x80
 8001aaa:	f009 f83b 	bl	800ab24 <sniprintf>
 8001aae:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
        "{\"T\":\"VLD\",\"S\":%lu,\"i\":%lu,\"d\":%.3f,\"ok\":%d}\n",
        (unsigned long)cycle_seq, (unsigned long)idx, dist_m, ok);

    if (json_len > 0)
 8001ab2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	dd09      	ble.n	8001ace <uart3_send_vld1_pkt+0x56>
    {
        HAL_UART_Transmit(&huart3, (uint8_t*)json_buf, (uint16_t)json_len, HAL_MAX_DELAY);
 8001aba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f107 0114 	add.w	r1, r7, #20
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	4804      	ldr	r0, [pc, #16]	@ (8001adc <uart3_send_vld1_pkt+0x64>)
 8001aca:	f006 fca7 	bl	800841c <HAL_UART_Transmit>
    }
}
 8001ace:	bf00      	nop
 8001ad0:	3798      	adds	r7, #152	@ 0x98
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	0800f884 	.word	0x0800f884
 8001adc:	20000398 	.word	0x20000398

08001ae0 <vld1_drain_packets>:
        HAL_Delay(25);       // small chunk
    }
}

static void vld1_drain_packets(uint32_t max_ms)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b0c6      	sub	sp, #280	@ 0x118
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001aea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001aee:	6018      	str	r0, [r3, #0]
    uint32_t t0 = HAL_GetTick();
 8001af0:	f003 fae8 	bl	80050c4 <HAL_GetTick>
 8001af4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
    while ((uint32_t)(HAL_GetTick() - t0) < max_ms)
 8001af8:	e010      	b.n	8001b1c <vld1_drain_packets+0x3c>
    {
        char hdr[4];
        uint8_t pl[256];
        uint32_t len = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        // Try to read a packet quickly; if none, stop draining.
        if (readPacket(hdr, pl, &len) != HAL_OK) break;
 8001b00:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8001b04:	f107 010c 	add.w	r1, r7, #12
 8001b08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fb25 	bl	800115c <readPacket>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <vld1_drain_packets+0x3c>
 8001b18:	bf00      	nop
    }
}
 8001b1a:	e00c      	b.n	8001b36 <vld1_drain_packets+0x56>
    while ((uint32_t)(HAL_GetTick() - t0) < max_ms)
 8001b1c:	f003 fad2 	bl	80050c4 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001b2c:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d8e1      	bhi.n	8001afa <vld1_drain_packets+0x1a>
}
 8001b36:	bf00      	nop
 8001b38:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b44:	b0fb      	sub	sp, #492	@ 0x1ec
 8001b46:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b48:	f000 fdca 	bl	80026e0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b4c:	f003 fa68 	bl	8005020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b50:	f000 faa4 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b54:	f000 fcb2 	bl	80024bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b58:	f000 fc7e 	bl	8002458 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001b5c:	f000 fbea 	bl	8002334 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001b60:	f000 fc4a 	bl	80023f8 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8001b64:	f000 fc16 	bl	8002394 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8001b68:	f000 fb66 	bl	8002238 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001b6c:	f000 fbb0 	bl	80022d0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b70:	f000 fb02 	bl	8002178 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  // Give system time to stabilize after power-on (Relay switch-on can be noisy or slow)
  HAL_Delay(3000);
 8001b74:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001b78:	f003 fab0 	bl	80050dc <HAL_Delay>

  printf("KMC1 + V-LD1 System Started\r\n");
 8001b7c:	48bc      	ldr	r0, [pc, #752]	@ (8001e70 <main+0x330>)
 8001b7e:	f008 ffc9 	bl	800ab14 <puts>
  kmc1_init_hann_window();
 8001b82:	f7ff fba1 	bl	80012c8 <kmc1_init_hann_window>

  /* Initialise V-LD1 Radar */
  // ---- VLD1 Sensor init ----
  __HAL_UART_CLEAR_IT(&huart6, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_FEF | UART_CLEAR_PEF);
 8001b86:	4bbb      	ldr	r3, [pc, #748]	@ (8001e74 <main+0x334>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	220f      	movs	r2, #15
 8001b8c:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(&huart6, UART_RXDATA_FLUSH_REQUEST);
 8001b8e:	4bb9      	ldr	r3, [pc, #740]	@ (8001e74 <main+0x334>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	699a      	ldr	r2, [r3, #24]
 8001b94:	4bb7      	ldr	r3, [pc, #732]	@ (8001e74 <main+0x334>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f042 0208 	orr.w	r2, r2, #8
 8001b9c:	619a      	str	r2, [r3, #24]

  HAL_UART_Transmit(&huart6, INIT_CMD, sizeof(INIT_CMD), 100);
 8001b9e:	2364      	movs	r3, #100	@ 0x64
 8001ba0:	2209      	movs	r2, #9
 8001ba2:	49b5      	ldr	r1, [pc, #724]	@ (8001e78 <main+0x338>)
 8001ba4:	48b3      	ldr	r0, [pc, #716]	@ (8001e74 <main+0x334>)
 8001ba6:	f006 fc39 	bl	800841c <HAL_UART_Transmit>
  HAL_Delay(120);
 8001baa:	2078      	movs	r0, #120	@ 0x78
 8001bac:	f003 fa96 	bl	80050dc <HAL_Delay>

  HAL_UART_Transmit(&huart6, START_CMD, sizeof(START_CMD), 100);
 8001bb0:	2364      	movs	r3, #100	@ 0x64
 8001bb2:	2209      	movs	r2, #9
 8001bb4:	49b1      	ldr	r1, [pc, #708]	@ (8001e7c <main+0x33c>)
 8001bb6:	48af      	ldr	r0, [pc, #700]	@ (8001e74 <main+0x334>)
 8001bb8:	f006 fc30 	bl	800841c <HAL_UART_Transmit>
  HAL_Delay(120);
 8001bbc:	2078      	movs	r0, #120	@ 0x78
 8001bbe:	f003 fa8d 	bl	80050dc <HAL_Delay>

  // Consume any START/RESP packets so the stream is aligned before first ACQI/GNFD
  vld1_drain_packets(300);
 8001bc2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001bc6:	f7ff ff8b 	bl	8001ae0 <vld1_drain_packets>

  cos_tilt = cosf(65.0f * (float)M_PI / 180.0f);
 8001bca:	4bad      	ldr	r3, [pc, #692]	@ (8001e80 <main+0x340>)
 8001bcc:	4aad      	ldr	r2, [pc, #692]	@ (8001e84 <main+0x344>)
 8001bce:	601a      	str	r2, [r3, #0]

  /* Relay initial state */
  lastSignalTime = HAL_GetTick();
 8001bd0:	f003 fa78 	bl	80050c4 <HAL_GetTick>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	4aac      	ldr	r2, [pc, #688]	@ (8001e88 <main+0x348>)
 8001bd8:	6013      	str	r3, [r2, #0]
  HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001be0:	48aa      	ldr	r0, [pc, #680]	@ (8001e8c <main+0x34c>)
 8001be2:	f004 fe63 	bl	80068ac <HAL_GPIO_WritePin>

  printf("--- Phase 1: VLD1 Capture (10 samples) ---\r\n");
 8001be6:	48aa      	ldr	r0, [pc, #680]	@ (8001e90 <main+0x350>)
 8001be8:	f008 ff94 	bl	800ab14 <puts>

  int vld_ok_count = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
  int vld_attempts = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

  while (vld_ok_count < 10 && vld_attempts < 80)
 8001bf8:	e04b      	b.n	8001c92 <main+0x152>
  {
      vld_attempts++;
 8001bfa:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001bfe:	3301      	adds	r3, #1
 8001c00:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
      relayFSM();
 8001c04:	f7ff faf4 	bl	80011f0 <relayFSM>

      float dist_m = 0.0f;
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
      int res = vld1_read_distance_once_fast(&dist_m);
 8001c10:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fe91 	bl	800193c <vld1_read_distance_once_fast>
 8001c1a:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

      if (res == 0 && isfinite(dist_m))
 8001c1e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d132      	bne.n	8001c8c <main+0x14c>
 8001c26:	edd7 7a5f 	vldr	s15, [r7, #380]	@ 0x17c
 8001c2a:	eef0 7ae7 	vabs.f32	s15, s15
 8001c2e:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001e94 <main+0x354>
 8001c32:	eef4 7a47 	vcmp.f32	s15, s14
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	bf8c      	ite	hi
 8001c3c:	2301      	movhi	r3, #1
 8001c3e:	2300      	movls	r3, #0
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	f083 0301 	eor.w	r3, r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d01f      	beq.n	8001c8c <main+0x14c>
      {
          vld_ok_count++;
 8001c4c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001c50:	3301      	adds	r3, #1
 8001c52:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4

          // Print (goes to _write UART)
          printf("VLD Sample %d: %.3f m\r\n", vld_ok_count, dist_m);
 8001c56:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fcfc 	bl	8000658 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	f8d7 11c4 	ldr.w	r1, [r7, #452]	@ 0x1c4
 8001c68:	488b      	ldr	r0, [pc, #556]	@ (8001e98 <main+0x358>)
 8001c6a:	f008 feeb 	bl	800aa44 <iprintf>

          // Send to UART3 JSON (goes to Quectel / logger)
          uart3_send_vld1_pkt(0, vld_ok_count, dist_m, 1);
 8001c6e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001c72:	edd7 7a5f 	vldr	s15, [r7, #380]	@ 0x17c
 8001c76:	2201      	movs	r2, #1
 8001c78:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f7ff fefa 	bl	8001a78 <uart3_send_vld1_pkt>

          // small spacing between successful reads
          HAL_Delay(120);
 8001c84:	2078      	movs	r0, #120	@ 0x78
 8001c86:	f003 fa29 	bl	80050dc <HAL_Delay>
 8001c8a:	e002      	b.n	8001c92 <main+0x152>
      }
      else
      {
          // Small backoff so we dont spam sensor and desync again
          HAL_Delay(80);
 8001c8c:	2050      	movs	r0, #80	@ 0x50
 8001c8e:	f003 fa25 	bl	80050dc <HAL_Delay>
  while (vld_ok_count < 10 && vld_attempts < 80)
 8001c92:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001c96:	2b09      	cmp	r3, #9
 8001c98:	dc03      	bgt.n	8001ca2 <main+0x162>
 8001c9a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001c9e:	2b4f      	cmp	r3, #79	@ 0x4f
 8001ca0:	ddab      	ble.n	8001bfa <main+0xba>
      }
  }

  if (vld_ok_count < 10)
 8001ca2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001ca6:	2b09      	cmp	r3, #9
 8001ca8:	dc07      	bgt.n	8001cba <main+0x17a>
  {
      printf("Warning: VLD1 capture incomplete (%d/10), attempts=%d\r\n", vld_ok_count, vld_attempts);
 8001caa:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8001cae:	f8d7 11c4 	ldr.w	r1, [r7, #452]	@ 0x1c4
 8001cb2:	487a      	ldr	r0, [pc, #488]	@ (8001e9c <main+0x35c>)
 8001cb4:	f008 fec6 	bl	800aa44 <iprintf>
 8001cb8:	e002      	b.n	8001cc0 <main+0x180>
  }
  else
  {
      printf("VLD1 Capture Complete.\r\n");
 8001cba:	4879      	ldr	r0, [pc, #484]	@ (8001ea0 <main+0x360>)
 8001cbc:	f008 ff2a 	bl	800ab14 <puts>
  while (1)
  {
      static uint32_t seq = 0;

      float vel_list[AGG_WINDOW_SEC];
      float snr_sum = 0.0f;
 8001cc0:	f04f 0300 	mov.w	r3, #0
 8001cc4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
      float wid_sum = 0.0f;
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
      uint32_t valid = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4

      // =========================================================
      //  PHASE 2: KMC1 Infinite Loop
      // =========================================================
      for (uint32_t s = 0; s < AGG_WINDOW_SEC; s++)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001cdc:	e104      	b.n	8001ee8 <main+0x3a8>
      {
          uint32_t t0 = HAL_GetTick();
 8001cde:	f003 f9f1 	bl	80050c4 <HAL_GetTick>
 8001ce2:	f8c7 0190 	str.w	r0, [r7, #400]	@ 0x190
          uint32_t slot_deadline = t0 + KMC_PERIOD_MS;
 8001ce6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001cea:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001cee:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

          relayFSM();
 8001cf2:	f7ff fa7d 	bl	80011f0 <relayFSM>

          // ---- CAPTURE 1 second ----
          full_ready = 0;
 8001cf6:	4b6b      	ldr	r3, [pc, #428]	@ (8001ea4 <main+0x364>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]

          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	2180      	movs	r1, #128	@ 0x80
 8001d00:	4869      	ldr	r0, [pc, #420]	@ (8001ea8 <main+0x368>)
 8001d02:	f004 fdd3 	bl	80068ac <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8001d06:	2200      	movs	r2, #0
 8001d08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d0c:	4866      	ldr	r0, [pc, #408]	@ (8001ea8 <main+0x368>)
 8001d0e:	f004 fdcd 	bl	80068ac <HAL_GPIO_WritePin>

          HAL_TIM_Base_Start(&htim2);
 8001d12:	4866      	ldr	r0, [pc, #408]	@ (8001eac <main+0x36c>)
 8001d14:	f006 f804 	bl	8007d20 <HAL_TIM_Base_Start>
          HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma, DMA_LEN);
 8001d18:	f44f 52c8 	mov.w	r2, #6400	@ 0x1900
 8001d1c:	4964      	ldr	r1, [pc, #400]	@ (8001eb0 <main+0x370>)
 8001d1e:	4865      	ldr	r0, [pc, #404]	@ (8001eb4 <main+0x374>)
 8001d20:	f003 fa44 	bl	80051ac <HAL_ADC_Start_DMA>
          while (!full_ready) { }
 8001d24:	bf00      	nop
 8001d26:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea4 <main+0x364>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0fa      	beq.n	8001d26 <main+0x1e6>

          HAL_ADC_Stop_DMA(&hadc1);
 8001d30:	4860      	ldr	r0, [pc, #384]	@ (8001eb4 <main+0x374>)
 8001d32:	f003 fb39 	bl	80053a8 <HAL_ADC_Stop_DMA>
          HAL_TIM_Base_Stop(&htim2);
 8001d36:	485d      	ldr	r0, [pc, #372]	@ (8001eac <main+0x36c>)
 8001d38:	f006 f862 	bl	8007e00 <HAL_TIM_Base_Stop>

          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2180      	movs	r1, #128	@ 0x80
 8001d40:	4859      	ldr	r0, [pc, #356]	@ (8001ea8 <main+0x368>)
 8001d42:	f004 fdb3 	bl	80068ac <HAL_GPIO_WritePin>

          // ---- PROCESS ----
          float snr_db = 0.0f, width_mps = 0.0f;
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
          float vel_mps = kmc_process_one_batch_python(adc_dma, &snr_db, &width_mps);
 8001d56:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 8001d5a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4853      	ldr	r0, [pc, #332]	@ (8001eb0 <main+0x370>)
 8001d62:	f7ff faf7 	bl	8001354 <kmc_process_one_batch_python>
 8001d66:	ed87 0a62 	vstr	s0, [r7, #392]	@ 0x188

          if (vel_mps > 0.0f && isfinite(vel_mps))
 8001d6a:	edd7 7a62 	vldr	s15, [r7, #392]	@ 0x188
 8001d6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d76:	dd30      	ble.n	8001dda <main+0x29a>
 8001d78:	edd7 7a62 	vldr	s15, [r7, #392]	@ 0x188
 8001d7c:	eef0 7ae7 	vabs.f32	s15, s15
 8001d80:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001e94 <main+0x354>
 8001d84:	eef4 7a47 	vcmp.f32	s15, s14
 8001d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8c:	bf8c      	ite	hi
 8001d8e:	2301      	movhi	r3, #1
 8001d90:	2300      	movls	r3, #0
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	f083 0301 	eor.w	r3, r3, #1
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d01d      	beq.n	8001dda <main+0x29a>
          {
              vel_list[valid++] = vel_mps;
 8001d9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8001da8:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8001dac:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001db8:	601a      	str	r2, [r3, #0]
              snr_sum += snr_db;
 8001dba:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8001dbe:	ed97 7a6f 	vldr	s14, [r7, #444]	@ 0x1bc
 8001dc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc6:	edc7 7a6f 	vstr	s15, [r7, #444]	@ 0x1bc
              wid_sum += width_mps;
 8001dca:	edd7 7a5d 	vldr	s15, [r7, #372]	@ 0x174
 8001dce:	ed97 7a6e 	vldr	s14, [r7, #440]	@ 0x1b8
 8001dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd6:	edc7 7a6e 	vstr	s15, [r7, #440]	@ 0x1b8
          }

          // ---- SEND KMC frame (JSON) ----
          seq++;
 8001dda:	4b37      	ldr	r3, [pc, #220]	@ (8001eb8 <main+0x378>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	3301      	adds	r3, #1
 8001de0:	4a35      	ldr	r2, [pc, #212]	@ (8001eb8 <main+0x378>)
 8001de2:	6013      	str	r3, [r2, #0]
          uint32_t t_ms = HAL_GetTick();
 8001de4:	f003 f96e 	bl	80050c4 <HAL_GetTick>
 8001de8:	f8c7 0184 	str.w	r0, [r7, #388]	@ 0x184

          char json_buf[128];
          int json_len = snprintf(json_buf, sizeof(json_buf),
 8001dec:	4b32      	ldr	r3, [pc, #200]	@ (8001eb8 <main+0x378>)
 8001dee:	681e      	ldr	r6, [r3, #0]
 8001df0:	f8d7 0188 	ldr.w	r0, [r7, #392]	@ 0x188
 8001df4:	f7fe fc30 	bl	8000658 <__aeabi_f2d>
 8001df8:	4604      	mov	r4, r0
 8001dfa:	460d      	mov	r5, r1
 8001dfc:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fc29 	bl	8000658 <__aeabi_f2d>
 8001e06:	4680      	mov	r8, r0
 8001e08:	4689      	mov	r9, r1
 8001e0a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fc22 	bl	8000658 <__aeabi_f2d>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	1d38      	adds	r0, r7, #4
 8001e1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e1e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8001e22:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001e26:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	4633      	mov	r3, r6
 8001e2e:	4a23      	ldr	r2, [pc, #140]	@ (8001ebc <main+0x37c>)
 8001e30:	2180      	movs	r1, #128	@ 0x80
 8001e32:	f008 fe77 	bl	800ab24 <sniprintf>
 8001e36:	f8c7 0180 	str.w	r0, [r7, #384]	@ 0x180
              "{\"T\":\"KMC\",\"S\":%lu,\"tm\":%lu,\"v\":%.4f,\"s\":%.2f,\"w\":%.4f}\n",
              (unsigned long)seq, (unsigned long)t_ms, vel_mps, snr_db, width_mps);

          if (json_len > 0)
 8001e3a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	dd45      	ble.n	8001ece <main+0x38e>
          {
              HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001e42:	2201      	movs	r2, #1
 8001e44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e48:	4817      	ldr	r0, [pc, #92]	@ (8001ea8 <main+0x368>)
 8001e4a:	f004 fd2f 	bl	80068ac <HAL_GPIO_WritePin>
              HAL_UART_Transmit(&huart3, (uint8_t*)json_buf, (uint16_t)json_len, HAL_MAX_DELAY);
 8001e4e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	1d39      	adds	r1, r7, #4
 8001e56:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5a:	4819      	ldr	r0, [pc, #100]	@ (8001ec0 <main+0x380>)
 8001e5c:	f006 fade 	bl	800841c <HAL_UART_Transmit>
              HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8001e60:	2200      	movs	r2, #0
 8001e62:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e66:	4810      	ldr	r0, [pc, #64]	@ (8001ea8 <main+0x368>)
 8001e68:	f004 fd20 	bl	80068ac <HAL_GPIO_WritePin>
          }

          // ---- NO VLD1 HERE anymore ----

          // ---- wait out rest of the second ----
          while ((int32_t)(HAL_GetTick() - slot_deadline) < 0)
 8001e6c:	e02f      	b.n	8001ece <main+0x38e>
 8001e6e:	bf00      	nop
 8001e70:	0800f8b4 	.word	0x0800f8b4
 8001e74:	20000420 	.word	0x20000420
 8001e78:	20000008 	.word	0x20000008
 8001e7c:	20000020 	.word	0x20000020
 8001e80:	20000004 	.word	0x20000004
 8001e84:	3ed8616b 	.word	0x3ed8616b
 8001e88:	2000edf4 	.word	0x2000edf4
 8001e8c:	40020000 	.word	0x40020000
 8001e90:	0800f8d4 	.word	0x0800f8d4
 8001e94:	7f7fffff 	.word	0x7f7fffff
 8001e98:	0800f900 	.word	0x0800f900
 8001e9c:	0800f918 	.word	0x0800f918
 8001ea0:	0800f950 	.word	0x0800f950
 8001ea4:	2000edf1 	.word	0x2000edf1
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	200002c4 	.word	0x200002c4
 8001eb0:	2000bbf0 	.word	0x2000bbf0
 8001eb4:	2000021c 	.word	0x2000021c
 8001eb8:	2000ee00 	.word	0x2000ee00
 8001ebc:	0800f968 	.word	0x0800f968
 8001ec0:	20000398 	.word	0x20000398
          {
              relayFSM();
 8001ec4:	f7ff f994 	bl	80011f0 <relayFSM>
              HAL_Delay(5);
 8001ec8:	2005      	movs	r0, #5
 8001eca:	f003 f907 	bl	80050dc <HAL_Delay>
          while ((int32_t)(HAL_GetTick() - slot_deadline) < 0)
 8001ece:	f003 f8f9 	bl	80050c4 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	dbf2      	blt.n	8001ec4 <main+0x384>
      for (uint32_t s = 0; s < AGG_WINDOW_SEC; s++)
 8001ede:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001ee8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001eec:	2b3b      	cmp	r3, #59	@ 0x3b
 8001eee:	f67f aef6 	bls.w	8001cde <main+0x19e>
          }
      }

      // -------- KMC minute summary --------
      float minute_median = 0.0f;
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
      float minute_avg_snr = 0.0f;
 8001efa:	f04f 0300 	mov.w	r3, #0
 8001efe:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
      float minute_avg_width = 0.0f;
 8001f02:	f04f 0300 	mov.w	r3, #0
 8001f06:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

      if (valid > 0)
 8001f0a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 80a3 	beq.w	800205a <main+0x51a>
      {
          for (uint32_t i = 1; i < valid; i++)
 8001f14:	2301      	movs	r3, #1
 8001f16:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001f1a:	e04e      	b.n	8001fba <main+0x47a>
          {
              float key = vel_list[i];
 8001f1c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001f20:	f5a3 72a2 	sub.w	r2, r3, #324	@ 0x144
 8001f24:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
              int32_t j = (int32_t)i - 1;
 8001f32:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f36:	3b01      	subs	r3, #1
 8001f38:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
              while (j >= 0 && vel_list[j] > key)
 8001f3c:	e017      	b.n	8001f6e <main+0x42e>
              {
                  vel_list[j + 1] = vel_list[j];
 8001f3e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001f42:	3301      	adds	r3, #1
 8001f44:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8001f48:	f5a2 71a2 	sub.w	r1, r2, #324	@ 0x144
 8001f4c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001f50:	0092      	lsls	r2, r2, #2
 8001f52:	440a      	add	r2, r1
 8001f54:	6812      	ldr	r2, [r2, #0]
 8001f56:	f507 71e4 	add.w	r1, r7, #456	@ 0x1c8
 8001f5a:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	601a      	str	r2, [r3, #0]
                  j--;
 8001f64:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
              while (j >= 0 && vel_list[j] > key)
 8001f6e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	db10      	blt.n	8001f98 <main+0x458>
 8001f76:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001f7a:	f5a3 72a2 	sub.w	r2, r3, #324	@ 0x144
 8001f7e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ed97 7a65 	vldr	s14, [r7, #404]	@ 0x194
 8001f8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	d4d2      	bmi.n	8001f3e <main+0x3fe>
              }
              vel_list[j + 1] = key;
 8001f98:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8001fa2:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001fae:	601a      	str	r2, [r3, #0]
          for (uint32_t i = 1; i < valid; i++)
 8001fb0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001fba:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001fbe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d3aa      	bcc.n	8001f1c <main+0x3dc>
          }

          if (valid & 1U) minute_median = vel_list[valid / 2U];
 8001fc6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00c      	beq.n	8001fec <main+0x4ac>
 8001fd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8001fdc:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001fea:	e01e      	b.n	800202a <main+0x4ea>
          else            minute_median = 0.5f * (vel_list[valid/2U - 1U] + vel_list[valid/2U]);
 8001fec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8001ff8:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	ed93 7a00 	vldr	s14, [r3]
 8002004:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002008:	085b      	lsrs	r3, r3, #1
 800200a:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 800200e:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	edd3 7a00 	vldr	s15, [r3]
 800201a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002022:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002026:	edc7 7a6b 	vstr	s15, [r7, #428]	@ 0x1ac

          minute_avg_snr   = snr_sum / (float)valid;
 800202a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800202e:	ee07 3a90 	vmov	s15, r3
 8002032:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002036:	edd7 6a6f 	vldr	s13, [r7, #444]	@ 0x1bc
 800203a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800203e:	edc7 7a6a 	vstr	s15, [r7, #424]	@ 0x1a8
          minute_avg_width = wid_sum / (float)valid;
 8002042:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800204e:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8002052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002056:	edc7 7a69 	vstr	s15, [r7, #420]	@ 0x1a4
      }

      printf("Minute summary: valid=%lu, median=%.4f m/s, avgSNR=%.2f dB, avgWidth=%.4f m/s\r\n",
 800205a:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800205e:	f7fe fafb 	bl	8000658 <__aeabi_f2d>
 8002062:	4680      	mov	r8, r0
 8002064:	4689      	mov	r9, r1
 8002066:	f8d7 01a8 	ldr.w	r0, [r7, #424]	@ 0x1a8
 800206a:	f7fe faf5 	bl	8000658 <__aeabi_f2d>
 800206e:	4604      	mov	r4, r0
 8002070:	460d      	mov	r5, r1
 8002072:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8002076:	f7fe faef 	bl	8000658 <__aeabi_f2d>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002082:	e9cd 4500 	strd	r4, r5, [sp]
 8002086:	4642      	mov	r2, r8
 8002088:	464b      	mov	r3, r9
 800208a:	f8d7 11b4 	ldr.w	r1, [r7, #436]	@ 0x1b4
 800208e:	4802      	ldr	r0, [pc, #8]	@ (8002098 <main+0x558>)
 8002090:	f008 fcd8 	bl	800aa44 <iprintf>
  {
 8002094:	e614      	b.n	8001cc0 <main+0x180>
 8002096:	bf00      	nop
 8002098:	0800f9a4 	.word	0x0800f9a4

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b094      	sub	sp, #80	@ 0x50
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 0320 	add.w	r3, r7, #32
 80020a6:	2230      	movs	r2, #48	@ 0x30
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f008 fe6a 	bl	800ad84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80020c0:	f004 fd62 	bl	8006b88 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002170 <SystemClock_Config+0xd4>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	4a29      	ldr	r2, [pc, #164]	@ (8002170 <SystemClock_Config+0xd4>)
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d0:	4b27      	ldr	r3, [pc, #156]	@ (8002170 <SystemClock_Config+0xd4>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020dc:	4b25      	ldr	r3, [pc, #148]	@ (8002174 <SystemClock_Config+0xd8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a24      	ldr	r2, [pc, #144]	@ (8002174 <SystemClock_Config+0xd8>)
 80020e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	4b22      	ldr	r3, [pc, #136]	@ (8002174 <SystemClock_Config+0xd8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  /* SWITCHING TO HSI for standalone reliability */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020f4:	2302      	movs	r3, #2
 80020f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020f8:	2301      	movs	r3, #1
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020fc:	2310      	movs	r3, #16
 80020fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002100:	2302      	movs	r3, #2
 8002102:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002104:	2300      	movs	r3, #0
 8002106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;  // HSI=16MHz, /8 = 2MHz PLL input
 8002108:	2308      	movs	r3, #8
 800210a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800210c:	23d8      	movs	r3, #216	@ 0xd8
 800210e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002110:	2302      	movs	r3, #2
 8002112:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002114:	2309      	movs	r3, #9
 8002116:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002118:	f107 0320 	add.w	r3, r7, #32
 800211c:	4618      	mov	r0, r3
 800211e:	f004 fd93 	bl	8006c48 <HAL_RCC_OscConfig>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002128:	f000 fb06 	bl	8002738 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800212c:	f004 fd3c 	bl	8006ba8 <HAL_PWREx_EnableOverDrive>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002136:	f000 faff 	bl	8002738 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800213a:	230f      	movs	r3, #15
 800213c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800213e:	2302      	movs	r3, #2
 8002140:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002146:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800214a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800214c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002150:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002152:	f107 030c 	add.w	r3, r7, #12
 8002156:	2107      	movs	r1, #7
 8002158:	4618      	mov	r0, r3
 800215a:	f005 f819 	bl	8007190 <HAL_RCC_ClockConfig>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002164:	f000 fae8 	bl	8002738 <Error_Handler>
  }
}
 8002168:	bf00      	nop
 800216a:	3750      	adds	r7, #80	@ 0x50
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40023800 	.word	0x40023800
 8002174:	40007000 	.word	0x40007000

08002178 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800217e:	463b      	mov	r3, r7
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800218a:	4b29      	ldr	r3, [pc, #164]	@ (8002230 <MX_ADC1_Init+0xb8>)
 800218c:	4a29      	ldr	r2, [pc, #164]	@ (8002234 <MX_ADC1_Init+0xbc>)
 800218e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002190:	4b27      	ldr	r3, [pc, #156]	@ (8002230 <MX_ADC1_Init+0xb8>)
 8002192:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002196:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002198:	4b25      	ldr	r3, [pc, #148]	@ (8002230 <MX_ADC1_Init+0xb8>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800219e:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021a4:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80021b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80021ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021bc:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 80021c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021ca:	2202      	movs	r2, #2
 80021cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80021ce:	4b18      	ldr	r3, [pc, #96]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80021d6:	4b16      	ldr	r3, [pc, #88]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021d8:	2200      	movs	r2, #0
 80021da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021dc:	4814      	ldr	r0, [pc, #80]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021de:	f002 ffa1 	bl	8005124 <HAL_ADC_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80021e8:	f000 faa6 	bl	8002738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021f0:	2301      	movs	r3, #1
 80021f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80021f4:	2306      	movs	r3, #6
 80021f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021f8:	463b      	mov	r3, r7
 80021fa:	4619      	mov	r1, r3
 80021fc:	480c      	ldr	r0, [pc, #48]	@ (8002230 <MX_ADC1_Init+0xb8>)
 80021fe:	f003 f937 	bl	8005470 <HAL_ADC_ConfigChannel>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002208:	f000 fa96 	bl	8002738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800220c:	2301      	movs	r3, #1
 800220e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002210:	2302      	movs	r3, #2
 8002212:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002214:	463b      	mov	r3, r7
 8002216:	4619      	mov	r1, r3
 8002218:	4805      	ldr	r0, [pc, #20]	@ (8002230 <MX_ADC1_Init+0xb8>)
 800221a:	f003 f929 	bl	8005470 <HAL_ADC_ConfigChannel>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002224:	f000 fa88 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002228:	bf00      	nop
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	2000021c 	.word	0x2000021c
 8002234:	40012000 	.word	0x40012000

08002238 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800223e:	f107 0310 	add.w	r3, r7, #16
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800224c:	1d3b      	adds	r3, r7, #4
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002256:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <MX_TIM2_Init+0x94>)
 8002258:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800225c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 249;
 800225e:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <MX_TIM2_Init+0x94>)
 8002260:	22f9      	movs	r2, #249	@ 0xf9
 8002262:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002264:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <MX_TIM2_Init+0x94>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 134;
 800226a:	4b18      	ldr	r3, [pc, #96]	@ (80022cc <MX_TIM2_Init+0x94>)
 800226c:	2286      	movs	r2, #134	@ 0x86
 800226e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002270:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <MX_TIM2_Init+0x94>)
 8002272:	2200      	movs	r2, #0
 8002274:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002276:	4b15      	ldr	r3, [pc, #84]	@ (80022cc <MX_TIM2_Init+0x94>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800227c:	4813      	ldr	r0, [pc, #76]	@ (80022cc <MX_TIM2_Init+0x94>)
 800227e:	f005 fcf7 	bl	8007c70 <HAL_TIM_Base_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002288:	f000 fa56 	bl	8002738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800228c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002290:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002292:	f107 0310 	add.w	r3, r7, #16
 8002296:	4619      	mov	r1, r3
 8002298:	480c      	ldr	r0, [pc, #48]	@ (80022cc <MX_TIM2_Init+0x94>)
 800229a:	f005 fdd9 	bl	8007e50 <HAL_TIM_ConfigClockSource>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80022a4:	f000 fa48 	bl	8002738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022a8:	2320      	movs	r3, #32
 80022aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	@ (80022cc <MX_TIM2_Init+0x94>)
 80022b6:	f005 ffd5 	bl	8008264 <HAL_TIMEx_MasterConfigSynchronization>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80022c0:	f000 fa3a 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	3720      	adds	r7, #32
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	200002c4 	.word	0x200002c4

080022d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80022d4:	4b15      	ldr	r3, [pc, #84]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022d6:	4a16      	ldr	r2, [pc, #88]	@ (8002330 <MX_USART2_UART_Init+0x60>)
 80022d8:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 80022da:	4b14      	ldr	r3, [pc, #80]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022e0:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80022e2:	4b12      	ldr	r3, [pc, #72]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022e8:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_EVEN;
 80022f0:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f6:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 80022f8:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 80022fa:	220c      	movs	r2, #12
 80022fc:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fe:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002304:	4b09      	ldr	r3, [pc, #36]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800230a:	4b08      	ldr	r3, [pc, #32]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002316:	4805      	ldr	r0, [pc, #20]	@ (800232c <MX_USART2_UART_Init+0x5c>)
 8002318:	f006 f832 	bl	8008380 <HAL_UART_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8002322:	f000 fa09 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000310 	.word	0x20000310
 8002330:	40004400 	.word	0x40004400

08002334 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002338:	4b14      	ldr	r3, [pc, #80]	@ (800238c <MX_USART3_UART_Init+0x58>)
 800233a:	4a15      	ldr	r2, [pc, #84]	@ (8002390 <MX_USART3_UART_Init+0x5c>)
 800233c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 460800;
 800233e:	4b13      	ldr	r3, [pc, #76]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002340:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8002344:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002346:	4b11      	ldr	r3, [pc, #68]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800234c:	4b0f      	ldr	r3, [pc, #60]	@ (800238c <MX_USART3_UART_Init+0x58>)
 800234e:	2200      	movs	r2, #0
 8002350:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002352:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <MX_USART3_UART_Init+0x58>)
 800235a:	220c      	movs	r2, #12
 800235c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800235e:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002360:	2200      	movs	r2, #0
 8002362:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002364:	4b09      	ldr	r3, [pc, #36]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002366:	2200      	movs	r2, #0
 8002368:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800236a:	4b08      	ldr	r3, [pc, #32]	@ (800238c <MX_USART3_UART_Init+0x58>)
 800236c:	2200      	movs	r2, #0
 800236e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002370:	4b06      	ldr	r3, [pc, #24]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002372:	2200      	movs	r2, #0
 8002374:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002376:	4805      	ldr	r0, [pc, #20]	@ (800238c <MX_USART3_UART_Init+0x58>)
 8002378:	f006 f802 	bl	8008380 <HAL_UART_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002382:	f000 f9d9 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000398 	.word	0x20000398
 8002390:	40004800 	.word	0x40004800

08002394 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8002398:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 800239a:	4a16      	ldr	r2, [pc, #88]	@ (80023f4 <MX_USART6_UART_Init+0x60>)
 800239c:	601a      	str	r2, [r3, #0]
	  huart6.Init.BaudRate = 115200;
 800239e:	4b14      	ldr	r3, [pc, #80]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023a4:	605a      	str	r2, [r3, #4]
	  huart6.Init.WordLength = UART_WORDLENGTH_9B;
 80023a6:	4b12      	ldr	r3, [pc, #72]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023ac:	609a      	str	r2, [r3, #8]
	  huart6.Init.StopBits = UART_STOPBITS_1;
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	60da      	str	r2, [r3, #12]
	  huart6.Init.Parity = UART_PARITY_EVEN;
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ba:	611a      	str	r2, [r3, #16]
	  huart6.Init.Mode = UART_MODE_TX_RX;
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023be:	220c      	movs	r2, #12
 80023c0:	615a      	str	r2, [r3, #20]
	  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
	  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	61da      	str	r2, [r3, #28]
	  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	621a      	str	r2, [r3, #32]
	  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023da:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <MX_USART6_UART_Init+0x5c>)
 80023dc:	f005 ffd0 	bl	8008380 <HAL_UART_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_USART6_UART_Init+0x56>
  {
    Error_Handler();
 80023e6:	f000 f9a7 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000420 	.word	0x20000420
 80023f4:	40011400 	.word	0x40011400

080023f8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80023fc:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80023fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002402:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002404:	4b13      	ldr	r3, [pc, #76]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002406:	2206      	movs	r2, #6
 8002408:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800240a:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800240c:	2202      	movs	r2, #2
 800240e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002410:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002412:	2200      	movs	r2, #0
 8002414:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002418:	2202      	movs	r2, #2
 800241a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800241c:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800241e:	2201      	movs	r2, #1
 8002420:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002422:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002424:	2200      	movs	r2, #0
 8002426:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002428:	4b0a      	ldr	r3, [pc, #40]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800242a:	2200      	movs	r2, #0
 800242c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800242e:	4b09      	ldr	r3, [pc, #36]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002430:	2201      	movs	r2, #1
 8002432:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002434:	4b07      	ldr	r3, [pc, #28]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002436:	2201      	movs	r2, #1
 8002438:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800243a:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800243c:	2200      	movs	r2, #0
 800243e:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002440:	4804      	ldr	r0, [pc, #16]	@ (8002454 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002442:	f004 fa66 	bl	8006912 <HAL_PCD_Init>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 800244c:	f000 f974 	bl	8002738 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000508 	.word	0x20000508

08002458 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();   // for ADC
 800245e:	4b16      	ldr	r3, [pc, #88]	@ (80024b8 <MX_DMA_Init+0x60>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	4a15      	ldr	r2, [pc, #84]	@ (80024b8 <MX_DMA_Init+0x60>)
 8002464:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002468:	6313      	str	r3, [r2, #48]	@ 0x30
 800246a:	4b13      	ldr	r3, [pc, #76]	@ (80024b8 <MX_DMA_Init+0x60>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();   //  ADD THIS for USART3 TX
 8002476:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <MX_DMA_Init+0x60>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a0f      	ldr	r2, [pc, #60]	@ (80024b8 <MX_DMA_Init+0x60>)
 800247c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <MX_DMA_Init+0x60>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */

  /* ADC DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	2038      	movs	r0, #56	@ 0x38
 8002494:	f003 fb9d 	bl	8005bd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002498:	2038      	movs	r0, #56	@ 0x38
 800249a:	f003 fbb6 	bl	8005c0a <HAL_NVIC_EnableIRQ>

  /*  ADD THIS: USART3 TX uses DMA1_Stream3 */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2101      	movs	r1, #1
 80024a2:	200e      	movs	r0, #14
 80024a4:	f003 fb95 	bl	8005bd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80024a8:	200e      	movs	r0, #14
 80024aa:	f003 fbae 	bl	8005c0a <HAL_NVIC_EnableIRQ>
}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800

080024bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b08c      	sub	sp, #48	@ 0x30
 80024c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c2:	f107 031c 	add.w	r3, r7, #28
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]
 80024cc:	609a      	str	r2, [r3, #8]
 80024ce:	60da      	str	r2, [r3, #12]
 80024d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	4b47      	ldr	r3, [pc, #284]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a46      	ldr	r2, [pc, #280]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024d8:	f043 0304 	orr.w	r3, r3, #4
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b44      	ldr	r3, [pc, #272]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0304 	and.w	r3, r3, #4
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ea:	4b41      	ldr	r3, [pc, #260]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	4a40      	ldr	r2, [pc, #256]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f6:	4b3e      	ldr	r3, [pc, #248]	@ (80025f0 <MX_GPIO_Init+0x134>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002502:	4b3b      	ldr	r3, [pc, #236]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	4a3a      	ldr	r2, [pc, #232]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6313      	str	r3, [r2, #48]	@ 0x30
 800250e:	4b38      	ldr	r3, [pc, #224]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800251a:	4b35      	ldr	r3, [pc, #212]	@ (80025f0 <MX_GPIO_Init+0x134>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	4a34      	ldr	r2, [pc, #208]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002520:	f043 0302 	orr.w	r3, r3, #2
 8002524:	6313      	str	r3, [r2, #48]	@ 0x30
 8002526:	4b32      	ldr	r3, [pc, #200]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002532:	4b2f      	ldr	r3, [pc, #188]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	4a2e      	ldr	r2, [pc, #184]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002538:	f043 0308 	orr.w	r3, r3, #8
 800253c:	6313      	str	r3, [r2, #48]	@ 0x30
 800253e:	4b2c      	ldr	r3, [pc, #176]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	60bb      	str	r3, [r7, #8]
 8002548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254a:	4b29      	ldr	r3, [pc, #164]	@ (80025f0 <MX_GPIO_Init+0x134>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a28      	ldr	r2, [pc, #160]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b26      	ldr	r3, [pc, #152]	@ (80025f0 <MX_GPIO_Init+0x134>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002562:	2200      	movs	r2, #0
 8002564:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8002568:	4822      	ldr	r0, [pc, #136]	@ (80025f4 <MX_GPIO_Init+0x138>)
 800256a:	f004 f99f 	bl	80068ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800256e:	2200      	movs	r2, #0
 8002570:	2140      	movs	r1, #64	@ 0x40
 8002572:	4821      	ldr	r0, [pc, #132]	@ (80025f8 <MX_GPIO_Init+0x13c>)
 8002574:	f004 f99a 	bl	80068ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002578:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800257e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002582:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002588:	f107 031c 	add.w	r3, r7, #28
 800258c:	4619      	mov	r1, r3
 800258e:	481b      	ldr	r0, [pc, #108]	@ (80025fc <MX_GPIO_Init+0x140>)
 8002590:	f003 ffd8 	bl	8006544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002594:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8002598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259a:	2301      	movs	r3, #1
 800259c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a2:	2300      	movs	r3, #0
 80025a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a6:	f107 031c 	add.w	r3, r7, #28
 80025aa:	4619      	mov	r1, r3
 80025ac:	4811      	ldr	r0, [pc, #68]	@ (80025f4 <MX_GPIO_Init+0x138>)
 80025ae:	f003 ffc9 	bl	8006544 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80025b2:	2340      	movs	r3, #64	@ 0x40
 80025b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 031c 	add.w	r3, r7, #28
 80025c6:	4619      	mov	r1, r3
 80025c8:	480b      	ldr	r0, [pc, #44]	@ (80025f8 <MX_GPIO_Init+0x13c>)
 80025ca:	f003 ffbb 	bl	8006544 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80025ce:	2380      	movs	r3, #128	@ 0x80
 80025d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d2:	2300      	movs	r3, #0
 80025d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025da:	f107 031c 	add.w	r3, r7, #28
 80025de:	4619      	mov	r1, r3
 80025e0:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <MX_GPIO_Init+0x13c>)
 80025e2:	f003 ffaf 	bl	8006544 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025e6:	bf00      	nop
 80025e8:	3730      	adds	r7, #48	@ 0x30
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020400 	.word	0x40020400
 80025f8:	40021800 	.word	0x40021800
 80025fc:	40020800 	.word	0x40020800

08002600 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) half_ready = 1;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a05      	ldr	r2, [pc, #20]	@ (8002624 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d102      	bne.n	8002618 <HAL_ADC_ConvHalfCpltCallback+0x18>
 8002612:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8002614:	2201      	movs	r2, #1
 8002616:	701a      	strb	r2, [r3, #0]
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	40012000 	.word	0x40012000
 8002628:	2000edf0 	.word	0x2000edf0

0800262c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) full_ready = 1;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <HAL_ADC_ConvCpltCallback+0x24>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d102      	bne.n	8002644 <HAL_ADC_ConvCpltCallback+0x18>
 800263e:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <HAL_ADC_ConvCpltCallback+0x28>)
 8002640:	2201      	movs	r2, #1
 8002642:	701a      	strb	r2, [r3, #0]
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	40012000 	.word	0x40012000
 8002654:	2000edf1 	.word	0x2000edf1

08002658 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a07      	ldr	r2, [pc, #28]	@ (8002684 <HAL_UART_TxCpltCallback+0x2c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d107      	bne.n	800267a <HAL_UART_TxCpltCallback+0x22>
    {
        uart3_tx_done = 1;
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <HAL_UART_TxCpltCallback+0x30>)
 800266c:	2201      	movs	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]

        // LED indicates TX completed
        HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8002670:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002674:	4805      	ldr	r0, [pc, #20]	@ (800268c <HAL_UART_TxCpltCallback+0x34>)
 8002676:	f004 f932 	bl	80068de <HAL_GPIO_TogglePin>
    }
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40004800 	.word	0x40004800
 8002688:	20000000 	.word	0x20000000
 800268c:	40020400 	.word	0x40020400

08002690 <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <HAL_UART_ErrorCallback+0x44>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d113      	bne.n	80026ca <HAL_UART_ErrorCallback+0x3a>
    {
        // Fast blink LD3 to show UART error happened
        for (int i = 0; i < 5; i++) {
 80026a2:	2300      	movs	r3, #0
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	e00a      	b.n	80026be <HAL_UART_ErrorCallback+0x2e>
            HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80026a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026ac:	480a      	ldr	r0, [pc, #40]	@ (80026d8 <HAL_UART_ErrorCallback+0x48>)
 80026ae:	f004 f916 	bl	80068de <HAL_GPIO_TogglePin>
            HAL_Delay(50);
 80026b2:	2032      	movs	r0, #50	@ 0x32
 80026b4:	f002 fd12 	bl	80050dc <HAL_Delay>
        for (int i = 0; i < 5; i++) {
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	3301      	adds	r3, #1
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	ddf1      	ble.n	80026a8 <HAL_UART_ErrorCallback+0x18>
        }
        uart3_tx_done = 1; // allow retry
 80026c4:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <HAL_UART_ErrorCallback+0x4c>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	701a      	strb	r2, [r3, #0]
    }
}
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40004800 	.word	0x40004800
 80026d8:	40020400 	.word	0x40020400
 80026dc:	20000000 	.word	0x20000000

080026e0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80026e6:	463b      	mov	r3, r7
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80026f2:	f003 faa5 	bl	8005c40 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80026f6:	2301      	movs	r3, #1
 80026f8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002702:	231f      	movs	r3, #31
 8002704:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002706:	2387      	movs	r3, #135	@ 0x87
 8002708:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800270a:	2300      	movs	r3, #0
 800270c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800270e:	2300      	movs	r3, #0
 8002710:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002712:	2301      	movs	r3, #1
 8002714:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002716:	2301      	movs	r3, #1
 8002718:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800271a:	2300      	movs	r3, #0
 800271c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800271e:	2300      	movs	r3, #0
 8002720:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002722:	463b      	mov	r3, r7
 8002724:	4618      	mov	r0, r3
 8002726:	f003 fac3 	bl	8005cb0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800272a:	2004      	movs	r0, #4
 800272c:	f003 faa0 	bl	8005c70 <HAL_MPU_Enable>

}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800273c:	b672      	cpsid	i
}
 800273e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002740:	bf00      	nop
 8002742:	e7fd      	b.n	8002740 <Error_Handler+0x8>

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800274a:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <HAL_MspInit+0x44>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	4a0e      	ldr	r2, [pc, #56]	@ (8002788 <HAL_MspInit+0x44>)
 8002750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002754:	6413      	str	r3, [r2, #64]	@ 0x40
 8002756:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <HAL_MspInit+0x44>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_MspInit+0x44>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002766:	4a08      	ldr	r2, [pc, #32]	@ (8002788 <HAL_MspInit+0x44>)
 8002768:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800276c:	6453      	str	r3, [r2, #68]	@ 0x44
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_MspInit+0x44>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002772:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40023800 	.word	0x40023800

0800278c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	@ 0x28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002794:	f107 0314 	add.w	r3, r7, #20
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002860 <HAL_ADC_MspInit+0xd4>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d154      	bne.n	8002858 <HAL_ADC_MspInit+0xcc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c6:	4b27      	ldr	r3, [pc, #156]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a26      	ldr	r2, [pc, #152]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b24      	ldr	r3, [pc, #144]	@ (8002864 <HAL_ADC_MspInit+0xd8>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027de:	2303      	movs	r3, #3
 80027e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027e2:	2303      	movs	r3, #3
 80027e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ea:	f107 0314 	add.w	r3, r7, #20
 80027ee:	4619      	mov	r1, r3
 80027f0:	481d      	ldr	r0, [pc, #116]	@ (8002868 <HAL_ADC_MspInit+0xdc>)
 80027f2:	f003 fea7 	bl	8006544 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80027f6:	4b1d      	ldr	r3, [pc, #116]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 80027f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002870 <HAL_ADC_MspInit+0xe4>)
 80027fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 80027fe:	2200      	movs	r2, #0
 8002800:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002802:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002804:	2200      	movs	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002808:	4b18      	ldr	r3, [pc, #96]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 800280a:	2200      	movs	r2, #0
 800280c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800280e:	4b17      	ldr	r3, [pc, #92]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002814:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002816:	4b15      	ldr	r3, [pc, #84]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002818:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800281c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800281e:	4b13      	ldr	r3, [pc, #76]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002820:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002824:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002828:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800282c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800282e:	4b0f      	ldr	r3, [pc, #60]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002830:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002834:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002836:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002838:	2200      	movs	r2, #0
 800283a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800283c:	480b      	ldr	r0, [pc, #44]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 800283e:	f003 fa77 	bl	8005d30 <HAL_DMA_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8002848:	f7ff ff76 	bl	8002738 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a07      	ldr	r2, [pc, #28]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002850:	639a      	str	r2, [r3, #56]	@ 0x38
 8002852:	4a06      	ldr	r2, [pc, #24]	@ (800286c <HAL_ADC_MspInit+0xe0>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002858:	bf00      	nop
 800285a:	3728      	adds	r7, #40	@ 0x28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40012000 	.word	0x40012000
 8002864:	40023800 	.word	0x40023800
 8002868:	40020000 	.word	0x40020000
 800286c:	20000264 	.word	0x20000264
 8002870:	40026410 	.word	0x40026410

08002874 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002884:	d10b      	bne.n	800289e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002886:	4b09      	ldr	r3, [pc, #36]	@ (80028ac <HAL_TIM_Base_MspInit+0x38>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288a:	4a08      	ldr	r2, [pc, #32]	@ (80028ac <HAL_TIM_Base_MspInit+0x38>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	6413      	str	r3, [r2, #64]	@ 0x40
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_TIM_Base_MspInit+0x38>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800289e:	bf00      	nop
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800

080028b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b0ae      	sub	sp, #184	@ 0xb8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	60da      	str	r2, [r3, #12]
 80028c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028cc:	2280      	movs	r2, #128	@ 0x80
 80028ce:	2100      	movs	r1, #0
 80028d0:	4618      	mov	r0, r3
 80028d2:	f008 fa57 	bl	800ad84 <memset>
  if(huart->Instance==USART2)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a7f      	ldr	r2, [pc, #508]	@ (8002ad8 <HAL_UART_MspInit+0x228>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d13b      	bne.n	8002958 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028e0:	2380      	movs	r3, #128	@ 0x80
 80028e2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028e4:	2300      	movs	r3, #0
 80028e6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028ec:	4618      	mov	r0, r3
 80028ee:	f004 fe75 	bl	80075dc <HAL_RCCEx_PeriphCLKConfig>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028f8:	f7ff ff1e 	bl	8002738 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028fc:	4b77      	ldr	r3, [pc, #476]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 80028fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002900:	4a76      	ldr	r2, [pc, #472]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002906:	6413      	str	r3, [r2, #64]	@ 0x40
 8002908:	4b74      	ldr	r3, [pc, #464]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002910:	623b      	str	r3, [r7, #32]
 8002912:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002914:	4b71      	ldr	r3, [pc, #452]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002918:	4a70      	ldr	r2, [pc, #448]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002920:	4b6e      	ldr	r3, [pc, #440]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	61fb      	str	r3, [r7, #28]
 800292a:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800292c:	230c      	movs	r3, #12
 800292e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002932:	2302      	movs	r3, #2
 8002934:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800293e:	2303      	movs	r3, #3
 8002940:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002944:	2307      	movs	r3, #7
 8002946:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800294a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800294e:	4619      	mov	r1, r3
 8002950:	4863      	ldr	r0, [pc, #396]	@ (8002ae0 <HAL_UART_MspInit+0x230>)
 8002952:	f003 fdf7 	bl	8006544 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002956:	e0bb      	b.n	8002ad0 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART3)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a61      	ldr	r2, [pc, #388]	@ (8002ae4 <HAL_UART_MspInit+0x234>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d16c      	bne.n	8002a3c <HAL_UART_MspInit+0x18c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002962:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002966:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002968:	2300      	movs	r3, #0
 800296a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800296c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002970:	4618      	mov	r0, r3
 8002972:	f004 fe33 	bl	80075dc <HAL_RCCEx_PeriphCLKConfig>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800297c:	f7ff fedc 	bl	8002738 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002980:	4b56      	ldr	r3, [pc, #344]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	4a55      	ldr	r2, [pc, #340]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002986:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800298a:	6413      	str	r3, [r2, #64]	@ 0x40
 800298c:	4b53      	ldr	r3, [pc, #332]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002998:	4b50      	ldr	r3, [pc, #320]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 800299a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299c:	4a4f      	ldr	r2, [pc, #316]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 800299e:	f043 0308 	orr.w	r3, r3, #8
 80029a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a4:	4b4d      	ldr	r3, [pc, #308]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 80029a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	617b      	str	r3, [r7, #20]
 80029ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c4:	2303      	movs	r3, #3
 80029c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029ca:	2307      	movs	r3, #7
 80029cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029d4:	4619      	mov	r1, r3
 80029d6:	4844      	ldr	r0, [pc, #272]	@ (8002ae8 <HAL_UART_MspInit+0x238>)
 80029d8:	f003 fdb4 	bl	8006544 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80029dc:	4b43      	ldr	r3, [pc, #268]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 80029de:	4a44      	ldr	r2, [pc, #272]	@ (8002af0 <HAL_UART_MspInit+0x240>)
 80029e0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80029e2:	4b42      	ldr	r3, [pc, #264]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 80029e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029e8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029ea:	4b40      	ldr	r3, [pc, #256]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 80029ec:	2240      	movs	r2, #64	@ 0x40
 80029ee:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029f0:	4b3e      	ldr	r3, [pc, #248]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029f6:	4b3d      	ldr	r3, [pc, #244]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 80029f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029fc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029fe:	4b3b      	ldr	r3, [pc, #236]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a04:	4b39      	ldr	r3, [pc, #228]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002a0a:	4b38      	ldr	r3, [pc, #224]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a10:	4b36      	ldr	r3, [pc, #216]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a16:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a18:	4b34      	ldr	r3, [pc, #208]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002a1e:	4833      	ldr	r0, [pc, #204]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a20:	f003 f986 	bl	8005d30 <HAL_DMA_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8002a2a:	f7ff fe85 	bl	8002738 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a2e      	ldr	r2, [pc, #184]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a32:	671a      	str	r2, [r3, #112]	@ 0x70
 8002a34:	4a2d      	ldr	r2, [pc, #180]	@ (8002aec <HAL_UART_MspInit+0x23c>)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a3a:	e049      	b.n	8002ad0 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART6)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a2c      	ldr	r2, [pc, #176]	@ (8002af4 <HAL_UART_MspInit+0x244>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d144      	bne.n	8002ad0 <HAL_UART_MspInit+0x220>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a46:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a54:	4618      	mov	r0, r3
 8002a56:	f004 fdc1 	bl	80075dc <HAL_RCCEx_PeriphCLKConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <HAL_UART_MspInit+0x1b4>
      Error_Handler();
 8002a60:	f7ff fe6a 	bl	8002738 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a64:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	4a1c      	ldr	r2, [pc, #112]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a6a:	f043 0320 	orr.w	r3, r3, #32
 8002a6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a70:	4b1a      	ldr	r3, [pc, #104]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a74:	f003 0320 	and.w	r3, r3, #32
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a7c:	4b17      	ldr	r3, [pc, #92]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a80:	4a16      	ldr	r2, [pc, #88]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a86:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a88:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <HAL_UART_MspInit+0x22c>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002a94:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8002a98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002aae:	2308      	movs	r3, #8
 8002ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ab4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002ab8:	4619      	mov	r1, r3
 8002aba:	480f      	ldr	r0, [pc, #60]	@ (8002af8 <HAL_UART_MspInit+0x248>)
 8002abc:	f003 fd42 	bl	8006544 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	2047      	movs	r0, #71	@ 0x47
 8002ac6:	f003 f884 	bl	8005bd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002aca:	2047      	movs	r0, #71	@ 0x47
 8002acc:	f003 f89d 	bl	8005c0a <HAL_NVIC_EnableIRQ>
}
 8002ad0:	bf00      	nop
 8002ad2:	37b8      	adds	r7, #184	@ 0xb8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40004400 	.word	0x40004400
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	40020000 	.word	0x40020000
 8002ae4:	40004800 	.word	0x40004800
 8002ae8:	40020c00 	.word	0x40020c00
 8002aec:	200004a8 	.word	0x200004a8
 8002af0:	40026058 	.word	0x40026058
 8002af4:	40011400 	.word	0x40011400
 8002af8:	40021800 	.word	0x40021800

08002afc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b0aa      	sub	sp, #168	@ 0xa8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b04:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	2280      	movs	r2, #128	@ 0x80
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f008 f931 	bl	800ad84 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b2a:	d159      	bne.n	8002be0 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002b2c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b30:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f004 fd4d 	bl	80075dc <HAL_RCCEx_PeriphCLKConfig>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002b48:	f7ff fdf6 	bl	8002738 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4c:	4b26      	ldr	r3, [pc, #152]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	4a25      	ldr	r2, [pc, #148]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002b52:	f043 0301 	orr.w	r3, r3, #1
 8002b56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b58:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002b64:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b7e:	230a      	movs	r3, #10
 8002b80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b84:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4818      	ldr	r0, [pc, #96]	@ (8002bec <HAL_PCD_MspInit+0xf0>)
 8002b8c:	f003 fcda 	bl	8006544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002b90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002ba4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4810      	ldr	r0, [pc, #64]	@ (8002bec <HAL_PCD_MspInit+0xf0>)
 8002bac:	f003 fcca 	bl	8006544 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bba:	6353      	str	r3, [r2, #52]	@ 0x34
 8002bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	4b07      	ldr	r3, [pc, #28]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bcc:	4a06      	ldr	r2, [pc, #24]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bd2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bd4:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <HAL_PCD_MspInit+0xec>)
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bdc:	60bb      	str	r3, [r7, #8]
 8002bde:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002be0:	bf00      	nop
 8002be2:	37a8      	adds	r7, #168	@ 0xa8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40020000 	.word	0x40020000

08002bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bf4:	bf00      	nop
 8002bf6:	e7fd      	b.n	8002bf4 <NMI_Handler+0x4>

08002bf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bfc:	bf00      	nop
 8002bfe:	e7fd      	b.n	8002bfc <HardFault_Handler+0x4>

08002c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <MemManage_Handler+0x4>

08002c08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c0c:	bf00      	nop
 8002c0e:	e7fd      	b.n	8002c0c <BusFault_Handler+0x4>

08002c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <UsageFault_Handler+0x4>

08002c18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c26:	b480      	push	{r7}
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c46:	f002 fa29 	bl	800509c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002c54:	4802      	ldr	r0, [pc, #8]	@ (8002c60 <DMA1_Stream3_IRQHandler+0x10>)
 8002c56:	f003 fa0b 	bl	8006070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200004a8 	.word	0x200004a8

08002c64 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c68:	4802      	ldr	r0, [pc, #8]	@ (8002c74 <DMA2_Stream0_IRQHandler+0x10>)
 8002c6a:	f003 fa01 	bl	8006070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000264 	.word	0x20000264

08002c78 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002c7c:	4802      	ldr	r0, [pc, #8]	@ (8002c88 <USART6_IRQHandler+0x10>)
 8002c7e:	f005 fd1f 	bl	80086c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000420 	.word	0x20000420

08002c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_kill>:

int _kill(int pid, int sig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ca6:	f008 f8d1 	bl	800ae4c <__errno>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2216      	movs	r2, #22
 8002cae:	601a      	str	r2, [r3, #0]
  return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <_exit>:

void _exit (int status)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffe7 	bl	8002c9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cce:	bf00      	nop
 8002cd0:	e7fd      	b.n	8002cce <_exit+0x12>

08002cd2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	e00a      	b.n	8002cfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ce4:	f3af 8000 	nop.w
 8002ce8:	4601      	mov	r1, r0
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	60ba      	str	r2, [r7, #8]
 8002cf0:	b2ca      	uxtb	r2, r1
 8002cf2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	dbf0      	blt.n	8002ce4 <_read+0x12>
  }

  return len;
 8002d02:	687b      	ldr	r3, [r7, #4]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <_close>:
  }
  return len;
}

int _close(int file)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d34:	605a      	str	r2, [r3, #4]
  return 0;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <_isatty>:

int _isatty(int file)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d4c:	2301      	movs	r3, #1
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b085      	sub	sp, #20
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <_sbrk+0x5c>)
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <_sbrk+0x60>)
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d88:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <_sbrk+0x64>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d90:	4b11      	ldr	r3, [pc, #68]	@ (8002dd8 <_sbrk+0x64>)
 8002d92:	4a12      	ldr	r2, [pc, #72]	@ (8002ddc <_sbrk+0x68>)
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d96:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <_sbrk+0x64>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d207      	bcs.n	8002db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da4:	f008 f852 	bl	800ae4c <__errno>
 8002da8:	4603      	mov	r3, r0
 8002daa:	220c      	movs	r2, #12
 8002dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	e009      	b.n	8002dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db4:	4b08      	ldr	r3, [pc, #32]	@ (8002dd8 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dba:	4b07      	ldr	r3, [pc, #28]	@ (8002dd8 <_sbrk+0x64>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4a05      	ldr	r2, [pc, #20]	@ (8002dd8 <_sbrk+0x64>)
 8002dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20040000 	.word	0x20040000
 8002dd4:	00000400 	.word	0x00000400
 8002dd8:	2000ee04 	.word	0x2000ee04
 8002ddc:	2000ef58 	.word	0x2000ef58

08002de0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <SystemInit+0x20>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dea:	4a05      	ldr	r2, [pc, #20]	@ (8002e00 <SystemInit+0x20>)
 8002dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002e08:	f7ff ffea 	bl	8002de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e0c:	480c      	ldr	r0, [pc, #48]	@ (8002e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e0e:	490d      	ldr	r1, [pc, #52]	@ (8002e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e10:	4a0d      	ldr	r2, [pc, #52]	@ (8002e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e14:	e002      	b.n	8002e1c <LoopCopyDataInit>

08002e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e1a:	3304      	adds	r3, #4

08002e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e20:	d3f9      	bcc.n	8002e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e22:	4a0a      	ldr	r2, [pc, #40]	@ (8002e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e24:	4c0a      	ldr	r4, [pc, #40]	@ (8002e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e28:	e001      	b.n	8002e2e <LoopFillZerobss>

08002e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e2c:	3204      	adds	r2, #4

08002e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e30:	d3fb      	bcc.n	8002e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e32:	f008 f811 	bl	800ae58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e36:	f7fe fe83 	bl	8001b40 <main>
  bx  lr    
 8002e3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e3c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e44:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002e48:	0801a1c4 	.word	0x0801a1c4
  ldr r2, =_sbss
 8002e4c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002e50:	2000ef58 	.word	0x2000ef58

08002e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e54:	e7fe      	b.n	8002e54 <ADC_IRQHandler>

08002e56 <arm_cfft_radix8by2_f32>:
* \endcode
*
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b0a0      	sub	sp, #128	@ 0x80
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
 8002e5e:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	66bb      	str	r3, [r7, #104]	@ 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 8002e66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	677b      	str	r3, [r7, #116]	@ 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	673b      	str	r3, [r7, #112]	@ 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	667b      	str	r3, [r7, #100]	@ 0x64
    pCol2 = p2;
 8002e7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e7c:	663b      	str	r3, [r7, #96]	@ 0x60

    //    Define new length
    L >>= 1;
 8002e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	66bb      	str	r3, [r7, #104]	@ 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 8002e84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pMid2 = p2 + L;
 8002e8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002e94:	4413      	add	r3, r2
 8002e96:	67bb      	str	r3, [r7, #120]	@ 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- )
 8002e98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e9a:	089b      	lsrs	r3, r3, #2
 8002e9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e9e:	e1b6      	b.n	800320e <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
        t1[1] = p1[1];
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        t1[2] = p1[2];
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	643b      	str	r3, [r7, #64]	@ 0x40
        t1[3] = p1[3];
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	647b      	str	r3, [r7, #68]	@ 0x44

        t2[0] = p2[0];
 8002eb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
        t2[1] = p2[1];
 8002ebe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        t2[2] = p2[2];
 8002ec4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	633b      	str	r3, [r7, #48]	@ 0x30
        t2[3] = p2[3];
 8002eca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	637b      	str	r3, [r7, #52]	@ 0x34

        t3[0] = pMid1[0];
 8002ed0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 8002ed6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 8002edc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 8002ee2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24

        t4[0] = pMid2[0];
 8002ee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 8002eee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 8002ef4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 8002efa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 8002f00:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002f04:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	1d1a      	adds	r2, r3, #4
 8002f0c:	603a      	str	r2, [r7, #0]
 8002f0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f12:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 8002f16:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002f1a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	1d1a      	adds	r2, r3, #4
 8002f22:	603a      	str	r2, [r7, #0]
 8002f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f28:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 8002f2c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002f30:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	1d1a      	adds	r2, r3, #4
 8002f38:	603a      	str	r2, [r7, #0]
 8002f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f3e:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 8002f42:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002f46:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	1d1a      	adds	r2, r3, #4
 8002f4e:	603a      	str	r2, [r7, #0]
 8002f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f54:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 8002f58:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002f5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f64:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        t2[1] = t1[1] - t2[1];
 8002f68:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002f6c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f74:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        t2[2] = t1[2] - t2[2];
 8002f78:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002f7c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f84:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 8002f88:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002f8c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f94:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

        *pMid1++ = t3[0] + t4[0];
 8002f98:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fa0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fa2:	1d1a      	adds	r2, r3, #4
 8002fa4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 8002fae:	ed97 7a07 	vldr	s14, [r7, #28]
 8002fb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fb8:	1d1a      	adds	r2, r3, #4
 8002fba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc0:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 8002fc4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fce:	1d1a      	adds	r2, r3, #4
 8002fd0:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd6:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 8002fda:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002fde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fe2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fe4:	1d1a      	adds	r2, r3, #4
 8002fe6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fec:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 8002ff0:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ff4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ffc:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 8003000:	ed97 7a03 	vldr	s14, [r7, #12]
 8003004:	edd7 7a07 	vldr	s15, [r7, #28]
 8003008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800300c:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 8003010:	ed97 7a04 	vldr	s14, [r7, #16]
 8003014:	edd7 7a08 	vldr	s15, [r7, #32]
 8003018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800301c:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8003020:	ed97 7a05 	vldr	s14, [r7, #20]
 8003024:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800302c:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 8003030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003032:	1d1a      	adds	r2, r3, #4
 8003034:	673a      	str	r2, [r7, #112]	@ 0x70
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	65fb      	str	r3, [r7, #92]	@ 0x5c
        twI = *tw++;
 800303a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800303c:	1d1a      	adds	r2, r3, #4
 800303e:	673a      	str	r2, [r7, #112]	@ 0x70
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	65bb      	str	r3, [r7, #88]	@ 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 8003044:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003048:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800304c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003050:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        m1 = t2[1] * twI;
 8003054:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003058:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800305c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003060:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        m2 = t2[1] * twR;
 8003064:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003068:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800306c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003070:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        m3 = t2[0] * twI;
 8003074:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003078:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800307c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003080:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 8003084:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003086:	1d1a      	adds	r2, r3, #4
 8003088:	677a      	str	r2, [r7, #116]	@ 0x74
 800308a:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800308e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003092:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003096:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 800309a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800309c:	1d1a      	adds	r2, r3, #4
 800309e:	677a      	str	r2, [r7, #116]	@ 0x74
 80030a0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80030a4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80030a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ac:	edc3 7a00 	vstr	s15, [r3]

        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 80030b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80030b4:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80030b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030bc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        m1 = t4[1] * twR;
 80030c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80030c4:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80030c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030cc:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        m2 = t4[1] * twI;
 80030d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80030d4:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80030d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030dc:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        m3 = t4[0] * twR;
 80030e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80030e4:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80030e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ec:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        *pMid2++ = m0 - m1;
 80030f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030f2:	1d1a      	adds	r2, r3, #4
 80030f4:	67ba      	str	r2, [r7, #120]	@ 0x78
 80030f6:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80030fa:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80030fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003102:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8003106:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003108:	1d1a      	adds	r2, r3, #4
 800310a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800310c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003110:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003118:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 800311c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800311e:	1d1a      	adds	r2, r3, #4
 8003120:	673a      	str	r2, [r7, #112]	@ 0x70
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	65fb      	str	r3, [r7, #92]	@ 0x5c
        twI = *tw++;
 8003126:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003128:	1d1a      	adds	r2, r3, #4
 800312a:	673a      	str	r2, [r7, #112]	@ 0x70
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	65bb      	str	r3, [r7, #88]	@ 0x58

        m0 = t2[2] * twR;
 8003130:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003134:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8003138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        m1 = t2[3] * twI;
 8003140:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003144:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        m2 = t2[3] * twR;
 8003150:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003154:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8003158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        m3 = t2[2] * twI;
 8003160:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003164:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        *p2++ = m0 + m1;
 8003170:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003172:	1d1a      	adds	r2, r3, #4
 8003174:	677a      	str	r2, [r7, #116]	@ 0x74
 8003176:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800317a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800317e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003182:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 8003186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003188:	1d1a      	adds	r2, r3, #4
 800318a:	677a      	str	r2, [r7, #116]	@ 0x74
 800318c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003190:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003194:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003198:	edc3 7a00 	vstr	s15, [r3]

        m0 = t4[2] * twI;
 800319c:	edd7 7a04 	vldr	s15, [r7, #16]
 80031a0:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80031a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a8:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        m1 = t4[3] * twR;
 80031ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80031b0:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80031b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        m2 = t4[3] * twI;
 80031bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80031c0:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80031c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        m3 = t4[2] * twR;
 80031cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80031d0:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80031d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031d8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        *pMid2++ = m0 - m1;
 80031dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031de:	1d1a      	adds	r2, r3, #4
 80031e0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80031e2:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80031e6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80031ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ee:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 80031f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031f4:	1d1a      	adds	r2, r3, #4
 80031f6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80031f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80031fc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003200:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003204:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- )
 8003208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800320a:	3b01      	subs	r3, #1
 800320c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800320e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003210:	2b00      	cmp	r3, #0
 8003212:	f47f ae45 	bne.w	8002ea0 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8003216:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003218:	b299      	uxth	r1, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	2302      	movs	r3, #2
 8003220:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003222:	f000 fef7 	bl	8004014 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8003226:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003228:	b299      	uxth	r1, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	2302      	movs	r3, #2
 8003230:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003232:	f000 feef 	bl	8004014 <arm_radix8_butterfly_f32>
}
 8003236:	bf00      	nop
 8003238:	3780      	adds	r7, #128	@ 0x80
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b0ac      	sub	sp, #176	@ 0xb0
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	085b      	lsrs	r3, r3, #1
 800324e:	b29b      	uxth	r3, r3
 8003250:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 8003254:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	4413      	add	r3, r2
 800325e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float32_t * p3 = p2 + L;
 8003262:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800326c:	4413      	add	r3, r2
 800326e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float32_t * p4 = p3 + L;
 8003272:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800327c:	4413      	add	r3, r2
 800327e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pCol2 = p2;
 8003286:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800328a:	67bb      	str	r3, [r7, #120]	@ 0x78
    pCol3 = p3;
 800328c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003290:	677b      	str	r3, [r7, #116]	@ 0x74
    pCol4 = p4;
 8003292:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003296:	673b      	str	r3, [r7, #112]	@ 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 8003298:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800329c:	3b04      	subs	r3, #4
 800329e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    pEnd2 = p3 - 1;
 80032a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a6:	3b04      	subs	r3, #4
 80032a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    pEnd3 = p4 - 1;
 80032ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032b0:	3b04      	subs	r3, #4
 80032b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    pEnd4 = pEnd3 + L;
 80032b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80032c0:	4413      	add	r3, r2
 80032c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032d2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    L >>= 1;
 80032de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032e2:	085b      	lsrs	r3, r3, #1
 80032e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 80032e8:	2302      	movs	r3, #2
 80032ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    twMod3 = 4;
 80032ec:	2304      	movs	r3, #4
 80032ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    twMod4 = 6;
 80032f0:	2306      	movs	r3, #6
 80032f2:	667b      	str	r3, [r7, #100]	@ 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	ed93 7a00 	vldr	s14, [r3]
 80032fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032fe:	edd3 7a00 	vldr	s15, [r3]
 8003302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003306:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	ed93 7a00 	vldr	s14, [r3]
 8003310:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003314:	edd3 7a00 	vldr	s15, [r3]
 8003318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800331c:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	3304      	adds	r3, #4
 8003324:	ed93 7a00 	vldr	s14, [r3]
 8003328:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800332c:	3304      	adds	r3, #4
 800332e:	edd3 7a00 	vldr	s15, [r3]
 8003332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003336:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	3304      	adds	r3, #4
 800333e:	ed93 7a00 	vldr	s14, [r3]
 8003342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003346:	3304      	adds	r3, #4
 8003348:	edd3 7a00 	vldr	s15, [r3]
 800334c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003350:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8003354:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003358:	3304      	adds	r3, #4
 800335a:	ed93 7a00 	vldr	s14, [r3]
 800335e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003362:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003366:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800336a:	3304      	adds	r3, #4
 800336c:	edd3 7a00 	vldr	s15, [r3]
 8003370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003374:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8003378:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800337c:	edd3 7a00 	vldr	s15, [r3]
 8003380:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003384:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003388:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800338c:	edd3 7a00 	vldr	s15, [r3]
 8003390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003394:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8003398:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800339c:	edd3 7a00 	vldr	s15, [r3]
 80033a0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80033a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033ac:	edd3 7a00 	vldr	s15, [r3]
 80033b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033b4:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80033b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033bc:	3304      	adds	r3, #4
 80033be:	edd3 7a00 	vldr	s15, [r3]
 80033c2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80033c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033ce:	3304      	adds	r3, #4
 80033d0:	edd3 7a00 	vldr	s15, [r3]
 80033d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033d8:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80033dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033e0:	3304      	adds	r3, #4
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80033ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033f2:	3304      	adds	r3, #4
 80033f4:	edd3 7a00 	vldr	s15, [r3]
 80033f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033fc:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003400:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003404:	ed93 7a00 	vldr	s14, [r3]
 8003408:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800340c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003414:	edd3 7a00 	vldr	s15, [r3]
 8003418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341c:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003420:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003424:	ed93 7a00 	vldr	s14, [r3]
 8003428:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800342c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003430:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003434:	edd3 7a00 	vldr	s15, [r3]
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	1d1a      	adds	r2, r3, #4
 800343c:	603a      	str	r2, [r7, #0]
 800343e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003442:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8003446:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800344a:	3304      	adds	r3, #4
 800344c:	ed93 7a00 	vldr	s14, [r3]
 8003450:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003454:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003458:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800345c:	3304      	adds	r3, #4
 800345e:	edd3 7a00 	vldr	s15, [r3]
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	1d1a      	adds	r2, r3, #4
 8003466:	603a      	str	r2, [r7, #0]
 8003468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800346c:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8003470:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003474:	1d1a      	adds	r2, r3, #4
 8003476:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800347a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800347c:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 800347e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003482:	1d1a      	adds	r2, r3, #4
 8003484:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800348a:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 800348c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003490:	1d1a      	adds	r2, r3, #4
 8003492:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 800349a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800349e:	1d1a      	adds	r2, r3, #4
 80034a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034a4:	6a3a      	ldr	r2, [r7, #32]
 80034a6:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80034a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034ac:	1d1a      	adds	r2, r3, #4
 80034ae:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 80034b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034ba:	1d1a      	adds	r2, r3, #4
 80034bc:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80034c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80034cc:	4413      	add	r3, r2
 80034ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tw3 += twMod3;
 80034d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80034da:	4413      	add	r3, r2
 80034dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    tw4 += twMod4;
 80034e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80034e8:	4413      	add	r3, r2
 80034ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 80034ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034f2:	3b02      	subs	r3, #2
 80034f4:	085b      	lsrs	r3, r3, #1
 80034f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034fa:	e31c      	b.n	8003b36 <arm_cfft_radix8by4_f32+0x8f8>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	ed93 7a00 	vldr	s14, [r3]
 8003502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003506:	edd3 7a00 	vldr	s15, [r3]
 800350a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350e:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        p1sp3_0 = p1[0] - p3[0];
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	ed93 7a00 	vldr	s14, [r3]
 8003518:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800351c:	edd3 7a00 	vldr	s15, [r3]
 8003520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003524:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
        p1ap3_1 = p1[1] + p3[1];
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	3304      	adds	r3, #4
 800352c:	ed93 7a00 	vldr	s14, [r3]
 8003530:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003534:	3304      	adds	r3, #4
 8003536:	edd3 7a00 	vldr	s15, [r3]
 800353a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800353e:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
        p1sp3_1 = p1[1] - p3[1];
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	3304      	adds	r3, #4
 8003546:	ed93 7a00 	vldr	s14, [r3]
 800354a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800354e:	3304      	adds	r3, #4
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003558:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 800355c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003560:	3304      	adds	r3, #4
 8003562:	ed93 7a00 	vldr	s14, [r3]
 8003566:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800356a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800356e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003572:	3304      	adds	r3, #4
 8003574:	edd3 7a00 	vldr	s15, [r3]
 8003578:	ee77 7a67 	vsub.f32	s15, s14, s15
 800357c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 8003580:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800358c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003590:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003594:	edd3 7a00 	vldr	s15, [r3]
 8003598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800359c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 80035a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035a4:	edd3 7a00 	vldr	s15, [r3]
 80035a8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80035ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035b4:	edd3 7a00 	vldr	s15, [r3]
 80035b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035bc:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 80035c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035c4:	3304      	adds	r3, #4
 80035c6:	edd3 7a00 	vldr	s15, [r3]
 80035ca:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80035ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035d6:	3304      	adds	r3, #4
 80035d8:	edd3 7a00 	vldr	s15, [r3]
 80035dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e0:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 80035e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035e8:	3304      	adds	r3, #4
 80035ea:	edd3 7a00 	vldr	s15, [r3]
 80035ee:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80035f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035fa:	3304      	adds	r3, #4
 80035fc:	edd3 7a00 	vldr	s15, [r3]
 8003600:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003604:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003608:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800360c:	ed93 7a00 	vldr	s14, [r3]
 8003610:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003614:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003618:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800361c:	edd3 7a00 	vldr	s15, [r3]
 8003620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003624:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003628:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800362c:	ed93 7a00 	vldr	s14, [r3]
 8003630:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003634:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003638:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800363c:	edd3 7a00 	vldr	s15, [r3]
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	1d1a      	adds	r2, r3, #4
 8003644:	603a      	str	r2, [r7, #0]
 8003646:	ee77 7a27 	vadd.f32	s15, s14, s15
 800364a:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 800364e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003652:	3304      	adds	r3, #4
 8003654:	ed93 7a00 	vldr	s14, [r3]
 8003658:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800365c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003660:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003664:	3304      	adds	r3, #4
 8003666:	edd3 7a00 	vldr	s15, [r3]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	1d1a      	adds	r2, r3, #4
 800366e:	603a      	str	r2, [r7, #0]
 8003670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003674:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8003678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800367c:	3b04      	subs	r3, #4
 800367e:	ed93 7a00 	vldr	s14, [r3]
 8003682:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003686:	3b04      	subs	r3, #4
 8003688:	edd3 7a00 	vldr	s15, [r3]
 800368c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003690:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 8003694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003698:	3b04      	subs	r3, #4
 800369a:	ed93 7a00 	vldr	s14, [r3]
 800369e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036a2:	3b04      	subs	r3, #4
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ac:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 80036b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036b4:	ed93 7a00 	vldr	s14, [r3]
 80036b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036bc:	edd3 7a00 	vldr	s15, [r3]
 80036c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036c4:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 80036c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036cc:	ed93 7a00 	vldr	s14, [r3]
 80036d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036d4:	edd3 7a00 	vldr	s15, [r3]
 80036d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036dc:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 80036e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80036e4:	ed93 7a00 	vldr	s14, [r3]
 80036e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036ec:	edd3 7a00 	vldr	s15, [r3]
 80036f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036f4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80036f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8003700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003704:	ed93 7a00 	vldr	s14, [r3]
 8003708:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800370c:	edd3 7a00 	vldr	s15, [r3]
 8003710:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003714:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003718:	3b04      	subs	r3, #4
 800371a:	edd3 7a00 	vldr	s15, [r3]
 800371e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003722:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003726:	3b04      	subs	r3, #4
 8003728:	edd3 7a00 	vldr	s15, [r3]
 800372c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003730:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8003734:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003738:	3b04      	subs	r3, #4
 800373a:	edd3 7a00 	vldr	s15, [r3]
 800373e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003742:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003746:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800374a:	3b04      	subs	r3, #4
 800374c:	edd3 7a00 	vldr	s15, [r3]
 8003750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003754:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 8003758:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800375c:	edd3 7a00 	vldr	s15, [r3]
 8003760:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003764:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003768:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800376c:	edd3 7a00 	vldr	s15, [r3]
 8003770:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003774:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 8003778:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800377c:	ed93 7a00 	vldr	s14, [r3]
 8003780:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003784:	edd3 7a00 	vldr	s15, [r3]
 8003788:	ee37 7a67 	vsub.f32	s14, s14, s15
 800378c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003794:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8003798:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800379c:	3b04      	subs	r3, #4
 800379e:	ed93 7a00 	vldr	s14, [r3]
 80037a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037a6:	3b04      	subs	r3, #4
 80037a8:	edd3 7a00 	vldr	s15, [r3]
 80037ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037b0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b8:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 80037bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037c0:	ed93 7a00 	vldr	s14, [r3]
 80037c4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80037c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037d0:	edd3 7a00 	vldr	s15, [r3]
 80037d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037d8:	1f1a      	subs	r2, r3, #4
 80037da:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e2:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 80037e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037ea:	3b04      	subs	r3, #4
 80037ec:	ed93 7a00 	vldr	s14, [r3]
 80037f0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80037f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037fc:	3b04      	subs	r3, #4
 80037fe:	edd3 7a00 	vldr	s15, [r3]
 8003802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003806:	1f1a      	subs	r2, r3, #4
 8003808:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800380c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003810:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 8003814:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003818:	1d1a      	adds	r2, r3, #4
 800381a:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	653b      	str	r3, [r7, #80]	@ 0x50
        twI = *tw2++;
 8003822:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003826:	1d1a      	adds	r2, r3, #4
 8003828:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)

        // Top
        m0 = t2[0] * twR;
 8003830:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003834:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t2[1] * twI;
 8003840:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003844:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800384c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t2[1] * twR;
 8003850:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003854:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800385c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t2[0] * twI;
 8003860:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003864:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *p2++ = m0 + m1;
 8003870:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003874:	1d1a      	adds	r2, r3, #4
 8003876:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800387a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800387e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003886:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 800388a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800388e:	1d1a      	adds	r2, r3, #4
 8003890:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003894:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003898:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800389c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a0:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 80038a4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80038a8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80038ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038b0:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t2[2] * twR;
 80038b4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80038b8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80038bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t2[2] * twI;
 80038c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80038c8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80038cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t2[3] * twR;
 80038d4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80038d8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80038dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *pEnd2-- = m0 - m1;
 80038e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038e8:	1f1a      	subs	r2, r3, #4
 80038ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038ee:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80038f2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80038f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038fa:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 80038fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003902:	1f1a      	subs	r2, r3, #4
 8003904:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003908:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800390c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003914:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8003918:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	653b      	str	r3, [r7, #80]	@ 0x50
        twI = tw3[1];
 8003920:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003924:	3304      	adds	r3, #4
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tw3 += twMod3;
 800392a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003932:	4413      	add	r3, r2
 8003934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        // Top
        m0 = t3[0] * twR;
 8003938:	edd7 7a07 	vldr	s15, [r7, #28]
 800393c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003944:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t3[1] * twI;
 8003948:	edd7 7a08 	vldr	s15, [r7, #32]
 800394c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003954:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t3[1] * twR;
 8003958:	edd7 7a08 	vldr	s15, [r7, #32]
 800395c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003964:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t3[0] * twI;
 8003968:	edd7 7a07 	vldr	s15, [r7, #28]
 800396c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003974:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *p3++ = m0 + m1;
 8003978:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800397c:	1d1a      	adds	r2, r3, #4
 800397e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003982:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003986:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800398a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800398e:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 8003992:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003996:	1d1a      	adds	r2, r3, #4
 8003998:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800399c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80039a0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80039a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039a8:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 80039ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80039b0:	eef1 7a67 	vneg.f32	s15, s15
 80039b4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80039b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039bc:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t3[2] * twI;
 80039c0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80039c4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80039c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039cc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t3[2] * twR;
 80039d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80039d4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80039d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039dc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t3[3] * twI;
 80039e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80039e4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80039e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ec:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *pEnd3-- = m0 - m1;
 80039f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80039f4:	1f1a      	subs	r2, r3, #4
 80039f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80039fa:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80039fe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a06:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8003a0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a0e:	1f1a      	subs	r2, r3, #4
 8003a10:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a14:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003a18:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a20:	edc3 7a00 	vstr	s15, [r3]

        // COL 4
        twR = tw4[0];
 8003a24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	653b      	str	r3, [r7, #80]	@ 0x50
        twI = tw4[1];
 8003a2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a30:	3304      	adds	r3, #4
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tw4 += twMod4;
 8003a36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a3e:	4413      	add	r3, r2
 8003a40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        // Top
        m0 = t4[0] * twR;
 8003a44:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a48:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a50:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t4[1] * twI;
 8003a54:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a58:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a60:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t4[1] * twR;
 8003a64:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a68:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a70:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t4[0] * twI;
 8003a74:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a78:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a80:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *p4++ = m0 + m1;
 8003a84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a88:	1d1a      	adds	r2, r3, #4
 8003a8a:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8003a8e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003a92:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a9a:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 8003a9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003aa2:	1d1a      	adds	r2, r3, #4
 8003aa4:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8003aa8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003aac:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ab4:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8003ab8:	edd7 7a06 	vldr	s15, [r7, #24]
 8003abc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003ac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        m1 = t4[2] * twR;
 8003ac8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003acc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003ad0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ad4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        m2 = t4[2] * twI;
 8003ad8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003adc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        m3 = t4[3] * twR;
 8003ae8:	edd7 7a06 	vldr	s15, [r7, #24]
 8003aec:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        *pEnd4-- = m0 - m1;
 8003af8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003afc:	1f1a      	subs	r2, r3, #4
 8003afe:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8003b02:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003b06:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b0e:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 8003b12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b16:	1f1a      	subs	r2, r3, #4
 8003b18:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8003b1c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003b20:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b28:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8003b2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b30:	3b01      	subs	r3, #1
 8003b32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f47f acde 	bne.w	80034fc <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	ed93 7a00 	vldr	s14, [r3]
 8003b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b4a:	edd3 7a00 	vldr	s15, [r3]
 8003b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b52:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	ed93 7a00 	vldr	s14, [r3]
 8003b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b60:	edd3 7a00 	vldr	s15, [r3]
 8003b64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b68:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	3304      	adds	r3, #4
 8003b70:	ed93 7a00 	vldr	s14, [r3]
 8003b74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b78:	3304      	adds	r3, #4
 8003b7a:	edd3 7a00 	vldr	s15, [r3]
 8003b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b82:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	ed93 7a00 	vldr	s14, [r3]
 8003b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b92:	3304      	adds	r3, #4
 8003b94:	edd3 7a00 	vldr	s15, [r3]
 8003b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b9c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8003ba0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	ed93 7a00 	vldr	s14, [r3]
 8003baa:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003bae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	edd3 7a00 	vldr	s15, [r3]
 8003bbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bc0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8003bc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bc8:	edd3 7a00 	vldr	s15, [r3]
 8003bcc:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003bd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bd8:	edd3 7a00 	vldr	s15, [r3]
 8003bdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003be0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8003be4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003be8:	edd3 7a00 	vldr	s15, [r3]
 8003bec:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003bf0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bf8:	edd3 7a00 	vldr	s15, [r3]
 8003bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c00:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8003c04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c08:	3304      	adds	r3, #4
 8003c0a:	edd3 7a00 	vldr	s15, [r3]
 8003c0e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003c12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	edd3 7a00 	vldr	s15, [r3]
 8003c20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c24:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8003c28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	edd3 7a00 	vldr	s15, [r3]
 8003c32:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8003c36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c3e:	3304      	adds	r3, #4
 8003c40:	edd3 7a00 	vldr	s15, [r3]
 8003c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c48:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003c4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c50:	ed93 7a00 	vldr	s14, [r3]
 8003c54:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003c58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c60:	edd3 7a00 	vldr	s15, [r3]
 8003c64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c68:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003c6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c70:	ed93 7a00 	vldr	s14, [r3]
 8003c74:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003c78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c80:	edd3 7a00 	vldr	s15, [r3]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	1d1a      	adds	r2, r3, #4
 8003c88:	603a      	str	r2, [r7, #0]
 8003c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c8e:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8003c92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c96:	3304      	adds	r3, #4
 8003c98:	ed93 7a00 	vldr	s14, [r3]
 8003c9c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003ca0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ca4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ca8:	3304      	adds	r3, #4
 8003caa:	edd3 7a00 	vldr	s15, [r3]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	1d1a      	adds	r2, r3, #4
 8003cb2:	603a      	str	r2, [r7, #0]
 8003cb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cb8:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8003cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw2[1];
 8003cc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003cc8:	3304      	adds	r3, #4
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t2[0] * twR;
 8003cce:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003cd2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cda:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t2[1] * twI;
 8003cde:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003ce2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cea:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t2[1] * twR;
 8003cee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003cf2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cfa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t2[0] * twI;
 8003cfe:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003d02:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p2++ = m0 + m1;
 8003d0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003d18:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003d1c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003d20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d24:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8003d28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d2c:	1d1a      	adds	r2, r3, #4
 8003d2e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003d32:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003d36:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003d3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d3e:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 8003d42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw3[1];
 8003d4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d4e:	3304      	adds	r3, #4
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t3[0] * twR;
 8003d54:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d58:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d60:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t3[1] * twI;
 8003d64:	edd7 7a08 	vldr	s15, [r7, #32]
 8003d68:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d70:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t3[1] * twR;
 8003d74:	edd7 7a08 	vldr	s15, [r7, #32]
 8003d78:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d80:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t3[0] * twI;
 8003d84:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d88:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d90:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p3++ = m0 + m1;
 8003d94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d98:	1d1a      	adds	r2, r3, #4
 8003d9a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d9e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003da2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003da6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003daa:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8003dae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003db2:	1d1a      	adds	r2, r3, #4
 8003db4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003db8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003dbc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dc4:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 8003dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw4[1];
 8003dd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t4[0] * twR;
 8003dda:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dde:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003de6:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t4[1] * twI;
 8003dea:	edd7 7a04 	vldr	s15, [r7, #16]
 8003dee:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003df6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t4[1] * twR;
 8003dfa:	edd7 7a04 	vldr	s15, [r7, #16]
 8003dfe:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e06:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t4[0] * twI;
 8003e0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e0e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e16:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p4++ = m0 + m1;
 8003e1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e1e:	1d1a      	adds	r2, r3, #4
 8003e20:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8003e24:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003e28:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e30:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8003e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e38:	1d1a      	adds	r2, r3, #4
 8003e3a:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8003e3e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003e42:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e4a:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8003e4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e52:	b299      	uxth	r1, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	2304      	movs	r3, #4
 8003e5a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003e5c:	f000 f8da 	bl	8004014 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8003e60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e64:	b299      	uxth	r1, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	2304      	movs	r3, #4
 8003e6c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003e6e:	f000 f8d1 	bl	8004014 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8003e72:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e76:	b299      	uxth	r1, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003e80:	f000 f8c8 	bl	8004014 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8003e84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e88:	b299      	uxth	r1, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	2304      	movs	r3, #4
 8003e90:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003e92:	f000 f8bf 	bl	8004014 <arm_radix8_butterfly_f32>
}
 8003e96:	bf00      	nop
 8003e98:	37b0      	adds	r7, #176	@ 0xb0
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <arm_cfft_f32>:
void arm_cfft_f32(
    const arm_cfft_instance_f32 * S,
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b088      	sub	sp, #32
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	4611      	mov	r1, r2
 8003eaa:	461a      	mov	r2, r3
 8003eac:	460b      	mov	r3, r1
 8003eae:	71fb      	strb	r3, [r7, #7]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if (ifftFlag == 1U)
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d117      	bne.n	8003ef0 <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61fb      	str	r3, [r7, #28]
 8003eca:	e00d      	b.n	8003ee8 <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	edd3 7a00 	vldr	s15, [r3]
 8003ed2:	eef1 7a67 	vneg.f32	s15, s15
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	3308      	adds	r3, #8
 8003ee0:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	61fb      	str	r3, [r7, #28]
 8003ee8:	69fa      	ldr	r2, [r7, #28]
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d3ed      	bcc.n	8003ecc <arm_cfft_f32+0x2e>
        }
    }

    switch (L)
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ef6:	d040      	beq.n	8003f7a <arm_cfft_f32+0xdc>
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003efe:	d845      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f06:	d033      	beq.n	8003f70 <arm_cfft_f32+0xd2>
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f0e:	d83d      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f16:	d026      	beq.n	8003f66 <arm_cfft_f32+0xc8>
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f1e:	d835      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f26:	d028      	beq.n	8003f7a <arm_cfft_f32+0xdc>
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f2e:	d82d      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f36:	d01b      	beq.n	8003f70 <arm_cfft_f32+0xd2>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f3e:	d825      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2b80      	cmp	r3, #128	@ 0x80
 8003f44:	d00f      	beq.n	8003f66 <arm_cfft_f32+0xc8>
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2b80      	cmp	r3, #128	@ 0x80
 8003f4a:	d81f      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	2b40      	cmp	r3, #64	@ 0x40
 8003f50:	d013      	beq.n	8003f7a <arm_cfft_f32+0xdc>
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b40      	cmp	r3, #64	@ 0x40
 8003f56:	d819      	bhi.n	8003f8c <arm_cfft_f32+0xee>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d003      	beq.n	8003f66 <arm_cfft_f32+0xc8>
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2b20      	cmp	r3, #32
 8003f62:	d005      	beq.n	8003f70 <arm_cfft_f32+0xd2>
 8003f64:	e012      	b.n	8003f8c <arm_cfft_f32+0xee>
    {
    case 16:
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f7fe ff74 	bl	8002e56 <arm_cfft_radix8by2_f32>
        break;
 8003f6e:	e00d      	b.n	8003f8c <arm_cfft_f32+0xee>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 8003f70:	68b9      	ldr	r1, [r7, #8]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f7ff f963 	bl	800323e <arm_cfft_radix8by4_f32>
        break;
 8003f78:	e008      	b.n	8003f8c <arm_cfft_f32+0xee>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	b299      	uxth	r1, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	2301      	movs	r3, #1
 8003f84:	68b8      	ldr	r0, [r7, #8]
 8003f86:	f000 f845 	bl	8004014 <arm_radix8_butterfly_f32>
        break;
 8003f8a:	bf00      	nop
    }

    if ( bitReverseFlag )
 8003f8c:	79bb      	ldrb	r3, [r7, #6]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d007      	beq.n	8003fa2 <arm_cfft_f32+0x104>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8999      	ldrh	r1, [r3, #12]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	68b8      	ldr	r0, [r7, #8]
 8003f9e:	f7fc f93f 	bl	8000220 <arm_bitreversal_32>

    if (ifftFlag == 1U)
 8003fa2:	79fb      	ldrb	r3, [r7, #7]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d130      	bne.n	800400a <arm_cfft_f32+0x16c>
    {
        invL = 1.0f/(float32_t)L;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	ee07 3a90 	vmov	s15, r3
 8003fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fba:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	e01c      	b.n	8004002 <arm_cfft_f32+0x164>
        {
            *pSrc++ *=   invL ;
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	1d1a      	adds	r2, r3, #4
 8003fcc:	61ba      	str	r2, [r7, #24]
 8003fce:	ed93 7a00 	vldr	s14, [r3]
 8003fd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fda:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	edd3 7a00 	vldr	s15, [r3]
 8003fe4:	eeb1 7a67 	vneg.f32	s14, s15
 8003fe8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	3304      	adds	r3, #4
 8003ffa:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	3301      	adds	r3, #1
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	69fa      	ldr	r2, [r7, #28]
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	429a      	cmp	r2, r3
 8004008:	d3de      	bcc.n	8003fc8 <arm_cfft_f32+0x12a>
        }
    }
}
 800400a:	bf00      	nop
 800400c:	3720      	adds	r7, #32
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8004014:	b480      	push	{r7}
 8004016:	b0bd      	sub	sp, #244	@ 0xf4
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	607a      	str	r2, [r7, #4]
 800401e:	461a      	mov	r2, r3
 8004020:	460b      	mov	r3, r1
 8004022:	817b      	strh	r3, [r7, #10]
 8004024:	4613      	mov	r3, r2
 8004026:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8004028:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <arm_radix8_butterfly_f32+0x3c>)
 800402a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

   n2 = fftLen;
 800402e:	897b      	ldrh	r3, [r7, #10]
 8004030:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

   do
   {
      n1 = n2;
 8004034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004038:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      n2 = n2 >> 3;
 800403c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004040:	08db      	lsrs	r3, r3, #3
 8004042:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      i1 = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800404c:	e002      	b.n	8004054 <arm_radix8_butterfly_f32+0x40>
 800404e:	bf00      	nop
 8004050:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8004054:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800405c:	4413      	add	r3, r2
 800405e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
         i3 = i2 + n2;
 8004062:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8004066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800406a:	4413      	add	r3, r2
 800406c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
         i4 = i3 + n2;
 8004070:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004078:	4413      	add	r3, r2
 800407a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
         i5 = i4 + n2;
 800407e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8004082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004086:	4413      	add	r3, r2
 8004088:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         i6 = i5 + n2;
 800408c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004094:	4413      	add	r3, r2
 8004096:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         i7 = i6 + n2;
 800409a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800409e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040a2:	4413      	add	r3, r2
 80040a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
         i8 = i7 + n2;
 80040a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80040ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040b0:	4413      	add	r3, r2
 80040b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80040b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	4413      	add	r3, r2
 80040c0:	ed93 7a00 	vldr	s14, [r3]
 80040c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4413      	add	r3, r2
 80040ce:	edd3 7a00 	vldr	s15, [r3]
 80040d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040d6:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80040da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4413      	add	r3, r2
 80040e4:	ed93 7a00 	vldr	s14, [r3]
 80040e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	4413      	add	r3, r2
 80040f2:	edd3 7a00 	vldr	s15, [r3]
 80040f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040fa:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80040fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	ed93 7a00 	vldr	s14, [r3]
 800410c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4413      	add	r3, r2
 8004116:	edd3 7a00 	vldr	s15, [r3]
 800411a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800411e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8004122:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4413      	add	r3, r2
 800412c:	ed93 7a00 	vldr	s14, [r3]
 8004130:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4413      	add	r3, r2
 800413a:	edd3 7a00 	vldr	s15, [r3]
 800413e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004142:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8004146:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	4413      	add	r3, r2
 8004150:	ed93 7a00 	vldr	s14, [r3]
 8004154:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4413      	add	r3, r2
 800415e:	edd3 7a00 	vldr	s15, [r3]
 8004162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004166:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800416a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	ed93 7a00 	vldr	s14, [r3]
 8004178:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4413      	add	r3, r2
 8004182:	edd3 7a00 	vldr	s15, [r3]
 8004186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800418a:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800418e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4413      	add	r3, r2
 8004198:	ed93 7a00 	vldr	s14, [r3]
 800419c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	4413      	add	r3, r2
 80041a6:	edd3 7a00 	vldr	s15, [r3]
 80041aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041ae:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 80041b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	4413      	add	r3, r2
 80041bc:	ed93 7a00 	vldr	s14, [r3]
 80041c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	4413      	add	r3, r2
 80041ca:	edd3 7a00 	vldr	s15, [r3]
 80041ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041d2:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         t1 = r1 - r3;
 80041d6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80041da:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80041de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041e2:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r1 = r1 + r3;
 80041e6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80041ea:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80041ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041f2:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r3 = r2 - r4;
 80041f6:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80041fa:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80041fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004202:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r2 = r2 + r4;
 8004206:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800420a:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800420e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004212:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1] = r1 + r2;
 8004216:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4413      	add	r3, r2
 8004220:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8004224:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800422c:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 8004230:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	4413      	add	r3, r2
 800423a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800423e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004246:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800424a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	3304      	adds	r3, #4
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4413      	add	r3, r2
 8004256:	ed93 7a00 	vldr	s14, [r3]
 800425a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	3304      	adds	r3, #4
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4413      	add	r3, r2
 8004266:	edd3 7a00 	vldr	s15, [r3]
 800426a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800426e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8004272:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	3304      	adds	r3, #4
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4413      	add	r3, r2
 800427e:	ed93 7a00 	vldr	s14, [r3]
 8004282:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	3304      	adds	r3, #4
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	4413      	add	r3, r2
 800428e:	edd3 7a00 	vldr	s15, [r3]
 8004292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004296:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800429a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	3304      	adds	r3, #4
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4413      	add	r3, r2
 80042a6:	ed93 7a00 	vldr	s14, [r3]
 80042aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	3304      	adds	r3, #4
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	edd3 7a00 	vldr	s15, [r3]
 80042ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042be:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80042c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	3304      	adds	r3, #4
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4413      	add	r3, r2
 80042ce:	ed93 7a00 	vldr	s14, [r3]
 80042d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	3304      	adds	r3, #4
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4413      	add	r3, r2
 80042de:	edd3 7a00 	vldr	s15, [r3]
 80042e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042e6:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80042ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	3304      	adds	r3, #4
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	4413      	add	r3, r2
 80042f6:	ed93 7a00 	vldr	s14, [r3]
 80042fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	3304      	adds	r3, #4
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	4413      	add	r3, r2
 8004306:	edd3 7a00 	vldr	s15, [r3]
 800430a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800430e:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8004312:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	3304      	adds	r3, #4
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4413      	add	r3, r2
 800431e:	ed93 7a00 	vldr	s14, [r3]
 8004322:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	3304      	adds	r3, #4
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4413      	add	r3, r2
 800432e:	edd3 7a00 	vldr	s15, [r3]
 8004332:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004336:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800433a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	3304      	adds	r3, #4
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	4413      	add	r3, r2
 8004346:	ed93 7a00 	vldr	s14, [r3]
 800434a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	3304      	adds	r3, #4
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4413      	add	r3, r2
 8004356:	edd3 7a00 	vldr	s15, [r3]
 800435a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800435e:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8004362:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	3304      	adds	r3, #4
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	4413      	add	r3, r2
 800436e:	ed93 7a00 	vldr	s14, [r3]
 8004372:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	3304      	adds	r3, #4
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4413      	add	r3, r2
 800437e:	edd3 7a00 	vldr	s15, [r3]
 8004382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004386:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         t2 = r1 - s3;
 800438a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800438e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004396:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         r1 = r1 + s3;
 800439a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800439e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80043a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043a6:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s3 = r2 - r4;
 80043aa:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80043ae:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80043b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043b6:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         r2 = r2 + r4;
 80043ba:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80043be:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80043c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c6:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 80043ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	3304      	adds	r3, #4
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	4413      	add	r3, r2
 80043d6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80043da:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80043de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043e2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 80043e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	3304      	adds	r3, #4
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	4413      	add	r3, r2
 80043f2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80043f6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80043fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043fe:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 8004402:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4413      	add	r3, r2
 800440c:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004410:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004418:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 800441c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	4413      	add	r3, r2
 8004426:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800442a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800442e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004432:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8004436:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	3304      	adds	r3, #4
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4413      	add	r3, r2
 8004442:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004446:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800444a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800444e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 8004452:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	3304      	adds	r3, #4
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	4413      	add	r3, r2
 800445e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004462:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8004466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800446a:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 800446e:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8004472:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004476:	ee77 7a67 	vsub.f32	s15, s14, s15
 800447a:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800447e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004482:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r6 = (r6 + r8) * C81;
 8004486:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800448a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800448e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004492:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449a:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r2 = (s6 - s8) * C81;
 800449e:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80044a2:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80044a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044aa:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80044ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044b2:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = (s6 + s8) * C81;
 80044b6:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80044ba:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80044be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044c2:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         t1 = r5 - r1;
 80044ce:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80044d2:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80044d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044da:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r5 = r5 + r1;
 80044de:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80044e2:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80044e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ea:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r8 = r7 - r6;
 80044ee:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80044f2:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80044f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044fa:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         r7 = r7 + r6;
 80044fe:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8004502:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800450a:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         t2 = s5 - r2;
 800450e:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004512:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004516:	ee77 7a67 	vsub.f32	s15, s14, s15
 800451a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         s5 = s5 + r2;
 800451e:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004522:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800452a:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         s8 = s7 - s6;
 800452e:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004532:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800453a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         s7 = s7 + s6;
 800453e:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004542:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800454a:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         pSrc[2 * i2]     = r5 + s7;
 800454e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	4413      	add	r3, r2
 8004558:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800455c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004560:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004564:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8004568:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	4413      	add	r3, r2
 8004572:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8004576:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800457a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800457e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 8004582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4413      	add	r3, r2
 800458c:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004590:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004598:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 800459c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	4413      	add	r3, r2
 80045a6:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80045aa:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80045ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045b2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 80045b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	3304      	adds	r3, #4
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80045c6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80045ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045ce:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 80045d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	3304      	adds	r3, #4
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	4413      	add	r3, r2
 80045de:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80045e2:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80045e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045ea:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 80045ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	3304      	adds	r3, #4
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	4413      	add	r3, r2
 80045fa:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80045fe:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004602:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004606:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 800460a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	3304      	adds	r3, #4
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	4413      	add	r3, r2
 8004616:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800461a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800461e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004622:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 8004626:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800462a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800462e:	4413      	add	r3, r2
 8004630:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      } while (i1 < fftLen);
 8004634:	897b      	ldrh	r3, [r7, #10]
 8004636:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800463a:	429a      	cmp	r2, r3
 800463c:	f4ff ad0a 	bcc.w	8004054 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 8004640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004644:	2b07      	cmp	r3, #7
 8004646:	f240 84e3 	bls.w	8005010 <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 800464a:	2300      	movs	r3, #0
 800464c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      j = 1;
 8004650:	2301      	movs	r3, #1
 8004652:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8004656:	893b      	ldrh	r3, [r7, #8]
 8004658:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800465c:	4413      	add	r3, r2
 800465e:	67fb      	str	r3, [r7, #124]	@ 0x7c
         ia1 = id;
 8004660:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004662:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
         ia2 = ia1 + id;
 8004666:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800466a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800466c:	4413      	add	r3, r2
 800466e:	67bb      	str	r3, [r7, #120]	@ 0x78
         ia3 = ia2 + id;
 8004670:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004672:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004674:	4413      	add	r3, r2
 8004676:	677b      	str	r3, [r7, #116]	@ 0x74
         ia4 = ia3 + id;
 8004678:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800467a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800467c:	4413      	add	r3, r2
 800467e:	673b      	str	r3, [r7, #112]	@ 0x70
         ia5 = ia4 + id;
 8004680:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004682:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004684:	4413      	add	r3, r2
 8004686:	66fb      	str	r3, [r7, #108]	@ 0x6c
         ia6 = ia5 + id;
 8004688:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800468a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800468c:	4413      	add	r3, r2
 800468e:	66bb      	str	r3, [r7, #104]	@ 0x68
         ia7 = ia6 + id;
 8004690:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004692:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004694:	4413      	add	r3, r2
 8004696:	667b      	str	r3, [r7, #100]	@ 0x64

         co2 = pCoef[2 * ia1];
 8004698:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4413      	add	r3, r2
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	663b      	str	r3, [r7, #96]	@ 0x60
         co3 = pCoef[2 * ia2];
 80046a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	4413      	add	r3, r2
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
         co4 = pCoef[2 * ia3];
 80046b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	4413      	add	r3, r2
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	65bb      	str	r3, [r7, #88]	@ 0x58
         co5 = pCoef[2 * ia4];
 80046be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	4413      	add	r3, r2
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	657b      	str	r3, [r7, #84]	@ 0x54
         co6 = pCoef[2 * ia5];
 80046ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	4413      	add	r3, r2
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	653b      	str	r3, [r7, #80]	@ 0x50
         co7 = pCoef[2 * ia6];
 80046d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	4413      	add	r3, r2
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
         co8 = pCoef[2 * ia7];
 80046e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	4413      	add	r3, r2
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	64bb      	str	r3, [r7, #72]	@ 0x48
         si2 = pCoef[2 * ia1 + 1];
 80046ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	3304      	adds	r3, #4
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	4413      	add	r3, r2
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	647b      	str	r3, [r7, #68]	@ 0x44
         si3 = pCoef[2 * ia2 + 1];
 80046fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	3304      	adds	r3, #4
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	4413      	add	r3, r2
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	643b      	str	r3, [r7, #64]	@ 0x40
         si4 = pCoef[2 * ia3 + 1];
 800470c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	3304      	adds	r3, #4
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	4413      	add	r3, r2
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	63fb      	str	r3, [r7, #60]	@ 0x3c
         si5 = pCoef[2 * ia4 + 1];
 800471a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800471c:	00db      	lsls	r3, r3, #3
 800471e:	3304      	adds	r3, #4
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	4413      	add	r3, r2
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	63bb      	str	r3, [r7, #56]	@ 0x38
         si6 = pCoef[2 * ia5 + 1];
 8004728:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	3304      	adds	r3, #4
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	4413      	add	r3, r2
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	637b      	str	r3, [r7, #52]	@ 0x34
         si7 = pCoef[2 * ia6 + 1];
 8004736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	3304      	adds	r3, #4
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4413      	add	r3, r2
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	633b      	str	r3, [r7, #48]	@ 0x30
         si8 = pCoef[2 * ia7 + 1];
 8004744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	3304      	adds	r3, #4
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	4413      	add	r3, r2
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	62fb      	str	r3, [r7, #44]	@ 0x2c

         i1 = j;
 8004752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004756:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 800475a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800475e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004762:	4413      	add	r3, r2
 8004764:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            i3 = i2 + n2;
 8004768:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800476c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004770:	4413      	add	r3, r2
 8004772:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            i4 = i3 + n2;
 8004776:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800477a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800477e:	4413      	add	r3, r2
 8004780:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            i5 = i4 + n2;
 8004784:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8004788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800478c:	4413      	add	r3, r2
 800478e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            i6 = i5 + n2;
 8004792:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800479a:	4413      	add	r3, r2
 800479c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            i7 = i6 + n2;
 80047a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80047a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047a8:	4413      	add	r3, r2
 80047aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            i8 = i7 + n2;
 80047ae:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047b6:	4413      	add	r3, r2
 80047b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80047bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4413      	add	r3, r2
 80047c6:	ed93 7a00 	vldr	s14, [r3]
 80047ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4413      	add	r3, r2
 80047d4:	edd3 7a00 	vldr	s15, [r3]
 80047d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047dc:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80047e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4413      	add	r3, r2
 80047ea:	ed93 7a00 	vldr	s14, [r3]
 80047ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	edd3 7a00 	vldr	s15, [r3]
 80047fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004800:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8004804:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004808:	00db      	lsls	r3, r3, #3
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4413      	add	r3, r2
 800480e:	ed93 7a00 	vldr	s14, [r3]
 8004812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	edd3 7a00 	vldr	s15, [r3]
 8004820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004824:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8004828:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	4413      	add	r3, r2
 8004832:	ed93 7a00 	vldr	s14, [r3]
 8004836:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800483a:	00db      	lsls	r3, r3, #3
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4413      	add	r3, r2
 8004840:	edd3 7a00 	vldr	s15, [r3]
 8004844:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004848:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800484c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	4413      	add	r3, r2
 8004856:	ed93 7a00 	vldr	s14, [r3]
 800485a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	edd3 7a00 	vldr	s15, [r3]
 8004868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800486c:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8004870:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	4413      	add	r3, r2
 800487a:	ed93 7a00 	vldr	s14, [r3]
 800487e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	4413      	add	r3, r2
 8004888:	edd3 7a00 	vldr	s15, [r3]
 800488c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004890:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8004894:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	4413      	add	r3, r2
 800489e:	ed93 7a00 	vldr	s14, [r3]
 80048a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	4413      	add	r3, r2
 80048ac:	edd3 7a00 	vldr	s15, [r3]
 80048b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048b4:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 80048b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	4413      	add	r3, r2
 80048c2:	ed93 7a00 	vldr	s14, [r3]
 80048c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4413      	add	r3, r2
 80048d0:	edd3 7a00 	vldr	s15, [r3]
 80048d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048d8:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            t1 = r1 - r3;
 80048dc:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80048e0:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80048e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048e8:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r1 = r1 + r3;
 80048ec:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80048f0:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80048f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048f8:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r3 = r2 - r4;
 80048fc:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8004900:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8004904:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004908:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r2 = r2 + r4;
 800490c:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8004910:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8004914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004918:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            pSrc[2 * i1] = r1 + r2;
 800491c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	4413      	add	r3, r2
 8004926:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800492a:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800492e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004932:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8004936:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800493a:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800493e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004942:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8004946:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	3304      	adds	r3, #4
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4413      	add	r3, r2
 8004952:	ed93 7a00 	vldr	s14, [r3]
 8004956:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	3304      	adds	r3, #4
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4413      	add	r3, r2
 8004962:	edd3 7a00 	vldr	s15, [r3]
 8004966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800496a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800496e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	3304      	adds	r3, #4
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	4413      	add	r3, r2
 800497a:	ed93 7a00 	vldr	s14, [r3]
 800497e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	3304      	adds	r3, #4
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	4413      	add	r3, r2
 800498a:	edd3 7a00 	vldr	s15, [r3]
 800498e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004992:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8004996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	3304      	adds	r3, #4
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	4413      	add	r3, r2
 80049a2:	ed93 7a00 	vldr	s14, [r3]
 80049a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	3304      	adds	r3, #4
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	4413      	add	r3, r2
 80049b2:	edd3 7a00 	vldr	s15, [r3]
 80049b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80049be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	3304      	adds	r3, #4
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4413      	add	r3, r2
 80049ca:	ed93 7a00 	vldr	s14, [r3]
 80049ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	3304      	adds	r3, #4
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	4413      	add	r3, r2
 80049da:	edd3 7a00 	vldr	s15, [r3]
 80049de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049e2:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80049e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	3304      	adds	r3, #4
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4413      	add	r3, r2
 80049f2:	ed93 7a00 	vldr	s14, [r3]
 80049f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	3304      	adds	r3, #4
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4413      	add	r3, r2
 8004a02:	edd3 7a00 	vldr	s15, [r3]
 8004a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a0a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8004a0e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	3304      	adds	r3, #4
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4413      	add	r3, r2
 8004a1a:	ed93 7a00 	vldr	s14, [r3]
 8004a1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	3304      	adds	r3, #4
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4413      	add	r3, r2
 8004a2a:	edd3 7a00 	vldr	s15, [r3]
 8004a2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a32:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8004a36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4413      	add	r3, r2
 8004a42:	ed93 7a00 	vldr	s14, [r3]
 8004a46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	edd3 7a00 	vldr	s15, [r3]
 8004a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a5a:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8004a5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	3304      	adds	r3, #4
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4413      	add	r3, r2
 8004a6a:	ed93 7a00 	vldr	s14, [r3]
 8004a6e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	3304      	adds	r3, #4
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4413      	add	r3, r2
 8004a7a:	edd3 7a00 	vldr	s15, [r3]
 8004a7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a82:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            t2 = s1 - s3;
 8004a86:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a8a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004a8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a92:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s1 = s1 + s3;
 8004a96:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a9a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004a9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aa2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s3 = s2 - s4;
 8004aa6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004aaa:	edd7 7a08 	vldr	s15, [r7, #32]
 8004aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ab2:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s2 = s2 + s4;
 8004ab6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004aba:	edd7 7a08 	vldr	s15, [r7, #32]
 8004abe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ac2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            r1 = t1 + s3;
 8004ac6:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004aca:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ad2:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            t1 = t1 - s3;
 8004ad6:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004ada:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ae2:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8004ae6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	3304      	adds	r3, #4
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4413      	add	r3, r2
 8004af2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004af6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004afa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004afe:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8004b02:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004b06:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s1 = t2 - r3;
 8004b12:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004b16:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8004b1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b1e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            t2 = t2 + r3;
 8004b22:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004b26:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8004b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b2e:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co5 * r2;
 8004b32:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8004b36:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8004b42:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004b46:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8004b52:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8004b56:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b5e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8004b62:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004b66:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b6e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8004b72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004b80:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b88:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8004b8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	3304      	adds	r3, #4
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	4413      	add	r3, r2
 8004b98:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ba0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ba4:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8004ba8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004bac:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb4:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8004bb8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004bbc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc4:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8004bc8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004bcc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd4:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8004bd8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004bdc:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004be4:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8004be8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	ed97 7a07 	vldr	s14, [r7, #28]
 8004bf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8004bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bfe:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8004c02:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	3304      	adds	r3, #4
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004c12:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c1a:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8004c1e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004c22:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c2a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8004c2e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004c32:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c3a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8004c3e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004c42:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c4a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8004c4e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004c52:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c5a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8004c5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4413      	add	r3, r2
 8004c68:	ed97 7a07 	vldr	s14, [r7, #28]
 8004c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c74:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8004c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	3304      	adds	r3, #4
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	ed97 7a05 	vldr	s14, [r7, #20]
 8004c88:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c90:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8004c94:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8004c98:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004c9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ca0:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca8:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r6 = (r6 + r8) * C81;
 8004cac:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8004cb0:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004cb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cb8:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cc0:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            s1 = (s6 - s8) * C81;
 8004cc4:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8004cc8:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004ccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cd0:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cd8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s6 = (s6 + s8) * C81;
 8004cdc:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8004ce0:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ce8:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cf0:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t1 = r5 - r1;
 8004cf4:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8004cf8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d00:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r5 = r5 + r1;
 8004d04:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8004d08:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d10:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r8 = r7 - r6;
 8004d14:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8004d18:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004d1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d20:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            r7 = r7 + r6;
 8004d24:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8004d28:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004d2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d30:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            t2 = s5 - s1;
 8004d34:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004d38:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d40:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s5 = s5 + s1;
 8004d44:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004d48:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d50:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s8 = s7 - s6;
 8004d54:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004d58:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d60:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            s7 = s7 + s6;
 8004d64:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004d68:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d70:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            r1 = r5 + s7;
 8004d74:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8004d78:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d80:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = r5 - s7;
 8004d84:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8004d88:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d90:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r6 = t1 + s8;
 8004d94:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004d98:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004da0:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            t1 = t1 - s8;
 8004da4:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8004da8:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004dac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004db0:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            s1 = s5 - r7;
 8004db4:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004db8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8004dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dc0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = s5 + r7;
 8004dc4:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8004dc8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8004dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dd0:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s6 = t2 - r8;
 8004dd4:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004dd8:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004de0:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t2 = t2 + r8;
 8004de4:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8004de8:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004df0:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co2 * r1;
 8004df4:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8004df8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e00:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8004e04:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8004e08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e10:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8004e14:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8004e18:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e20:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8004e24:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8004e28:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e30:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8004e34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e42:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e4a:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8004e4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e52:	00db      	lsls	r3, r3, #3
 8004e54:	3304      	adds	r3, #4
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4413      	add	r3, r2
 8004e5a:	ed97 7a05 	vldr	s14, [r7, #20]
 8004e5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e66:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8004e6a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8004e6e:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8004e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e76:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8004e7a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004e7e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e86:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8004e8a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8004e8e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e96:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8004e9a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004e9e:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8004ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ea6:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8004eaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	ed97 7a07 	vldr	s14, [r7, #28]
 8004eb8:	edd7 7a06 	vldr	s15, [r7, #24]
 8004ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ec0:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8004ec4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	3304      	adds	r3, #4
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4413      	add	r3, r2
 8004ed0:	ed97 7a05 	vldr	s14, [r7, #20]
 8004ed4:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ed8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004edc:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 8004ee0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004ee4:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eec:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 8004ef0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004ef4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efc:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 8004f00:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004f04:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0c:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 8004f10:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004f14:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f1c:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 8004f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f24:	00db      	lsls	r3, r3, #3
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4413      	add	r3, r2
 8004f2a:	ed97 7a07 	vldr	s14, [r7, #28]
 8004f2e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f36:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8004f3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	3304      	adds	r3, #4
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	4413      	add	r3, r2
 8004f46:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f52:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 8004f56:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004f5a:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f62:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 8004f66:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004f6a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f72:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 8004f76:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004f7a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f82:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8004f86:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004f8a:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f92:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8004f96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	68fa      	ldr	r2, [r7, #12]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	ed97 7a07 	vldr	s14, [r7, #28]
 8004fa4:	edd7 7a06 	vldr	s15, [r7, #24]
 8004fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fac:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 8004fb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	3304      	adds	r3, #4
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	4413      	add	r3, r2
 8004fbc:	ed97 7a05 	vldr	s14, [r7, #20]
 8004fc0:	edd7 7a04 	vldr	s15, [r7, #16]
 8004fc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fc8:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8004fcc:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004fd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
         } while (i1 < fftLen);
 8004fda:	897b      	ldrh	r3, [r7, #10]
 8004fdc:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	f4ff abba 	bcc.w	800475a <arm_radix8_butterfly_f32+0x746>

         j++;
 8004fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fea:	3301      	adds	r3, #1
 8004fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      } while (j < n2);
 8004ff0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	f4ff ab2c 	bcc.w	8004656 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 8004ffe:	893b      	ldrh	r3, [r7, #8]
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 8005004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005008:	2b07      	cmp	r3, #7
 800500a:	f63f a813 	bhi.w	8004034 <arm_radix8_butterfly_f32+0x20>
}
 800500e:	e000      	b.n	8005012 <arm_radix8_butterfly_f32+0xffe>
         break;
 8005010:	bf00      	nop
}
 8005012:	bf00      	nop
 8005014:	37f4      	adds	r7, #244	@ 0xf4
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop

08005020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005024:	2003      	movs	r0, #3
 8005026:	f000 fdc9 	bl	8005bbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800502a:	2000      	movs	r0, #0
 800502c:	f000 f806 	bl	800503c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005030:	f7fd fb88 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005044:	4b12      	ldr	r3, [pc, #72]	@ (8005090 <HAL_InitTick+0x54>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	4b12      	ldr	r3, [pc, #72]	@ (8005094 <HAL_InitTick+0x58>)
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	4619      	mov	r1, r3
 800504e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005052:	fbb3 f3f1 	udiv	r3, r3, r1
 8005056:	fbb2 f3f3 	udiv	r3, r2, r3
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fde3 	bl	8005c26 <HAL_SYSTICK_Config>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e00e      	b.n	8005088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b0f      	cmp	r3, #15
 800506e:	d80a      	bhi.n	8005086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005070:	2200      	movs	r2, #0
 8005072:	6879      	ldr	r1, [r7, #4]
 8005074:	f04f 30ff 	mov.w	r0, #4294967295
 8005078:	f000 fdab 	bl	8005bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800507c:	4a06      	ldr	r2, [pc, #24]	@ (8005098 <HAL_InitTick+0x5c>)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	e000      	b.n	8005088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	2000002c 	.word	0x2000002c
 8005094:	20000034 	.word	0x20000034
 8005098:	20000030 	.word	0x20000030

0800509c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050a0:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <HAL_IncTick+0x20>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	461a      	mov	r2, r3
 80050a6:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <HAL_IncTick+0x24>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4413      	add	r3, r2
 80050ac:	4a04      	ldr	r2, [pc, #16]	@ (80050c0 <HAL_IncTick+0x24>)
 80050ae:	6013      	str	r3, [r2, #0]
}
 80050b0:	bf00      	nop
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000034 	.word	0x20000034
 80050c0:	2000ee08 	.word	0x2000ee08

080050c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  return uwTick;
 80050c8:	4b03      	ldr	r3, [pc, #12]	@ (80050d8 <HAL_GetTick+0x14>)
 80050ca:	681b      	ldr	r3, [r3, #0]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	2000ee08 	.word	0x2000ee08

080050dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050e4:	f7ff ffee 	bl	80050c4 <HAL_GetTick>
 80050e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f4:	d005      	beq.n	8005102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005120 <HAL_Delay+0x44>)
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005102:	bf00      	nop
 8005104:	f7ff ffde 	bl	80050c4 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	429a      	cmp	r2, r3
 8005112:	d8f7      	bhi.n	8005104 <HAL_Delay+0x28>
  {
  }
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	20000034 	.word	0x20000034

08005124 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800512c:	2300      	movs	r3, #0
 800512e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e031      	b.n	800519e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d109      	bne.n	8005156 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fd fb22 	bl	800278c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	d116      	bne.n	8005190 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005166:	4b10      	ldr	r3, [pc, #64]	@ (80051a8 <HAL_ADC_Init+0x84>)
 8005168:	4013      	ands	r3, r2
 800516a:	f043 0202 	orr.w	r2, r3, #2
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 fad6 	bl	8005724 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	f023 0303 	bic.w	r3, r3, #3
 8005186:	f043 0201 	orr.w	r2, r3, #1
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	641a      	str	r2, [r3, #64]	@ 0x40
 800518e:	e001      	b.n	8005194 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	ffffeefd 	.word	0xffffeefd

080051ac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 80051bc:	2300      	movs	r3, #0
 80051be:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <HAL_ADC_Start_DMA+0x22>
 80051ca:	2302      	movs	r3, #2
 80051cc:	e0d6      	b.n	800537c <HAL_ADC_Start_DMA+0x1d0>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d018      	beq.n	8005216 <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80051f4:	4b63      	ldr	r3, [pc, #396]	@ (8005384 <HAL_ADC_Start_DMA+0x1d8>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a63      	ldr	r2, [pc, #396]	@ (8005388 <HAL_ADC_Start_DMA+0x1dc>)
 80051fa:	fba2 2303 	umull	r2, r3, r2, r3
 80051fe:	0c9a      	lsrs	r2, r3, #18
 8005200:	4613      	mov	r3, r2
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	4413      	add	r3, r2
 8005206:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8005208:	e002      	b.n	8005210 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	3b01      	subs	r3, #1
 800520e:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f9      	bne.n	800520a <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b01      	cmp	r3, #1
 8005222:	f040 809e 	bne.w	8005362 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800522a:	4b58      	ldr	r3, [pc, #352]	@ (800538c <HAL_ADC_Start_DMA+0x1e0>)
 800522c:	4013      	ands	r3, r2
 800522e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005240:	2b00      	cmp	r3, #0
 8005242:	d007      	beq.n	8005254 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005248:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800524c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800525c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005260:	d106      	bne.n	8005270 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005266:	f023 0206 	bic.w	r2, r3, #6
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	645a      	str	r2, [r3, #68]	@ 0x44
 800526e:	e002      	b.n	8005276 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	4a43      	ldr	r2, [pc, #268]	@ (8005390 <HAL_ADC_Start_DMA+0x1e4>)
 8005284:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	4a42      	ldr	r2, [pc, #264]	@ (8005394 <HAL_ADC_Start_DMA+0x1e8>)
 800528c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005292:	4a41      	ldr	r2, [pc, #260]	@ (8005398 <HAL_ADC_Start_DMA+0x1ec>)
 8005294:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800529e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80052ae:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052be:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	334c      	adds	r3, #76	@ 0x4c
 80052ca:	4619      	mov	r1, r3
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f000 fddc 	bl	8005e8c <HAL_DMA_Start_IT>
 80052d4:	4603      	mov	r3, r0
 80052d6:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80052d8:	4b30      	ldr	r3, [pc, #192]	@ (800539c <HAL_ADC_Start_DMA+0x1f0>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f003 031f 	and.w	r3, r3, #31
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10f      	bne.n	8005304 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d143      	bne.n	800537a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005300:	609a      	str	r2, [r3, #8]
 8005302:	e03a      	b.n	800537a <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a25      	ldr	r2, [pc, #148]	@ (80053a0 <HAL_ADC_Start_DMA+0x1f4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d10e      	bne.n	800532c <HAL_ADC_Start_DMA+0x180>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d107      	bne.n	800532c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800532a:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800532c:	4b1b      	ldr	r3, [pc, #108]	@ (800539c <HAL_ADC_Start_DMA+0x1f0>)
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f003 0310 	and.w	r3, r3, #16
 8005334:	2b00      	cmp	r3, #0
 8005336:	d120      	bne.n	800537a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a19      	ldr	r2, [pc, #100]	@ (80053a4 <HAL_ADC_Start_DMA+0x1f8>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d11b      	bne.n	800537a <HAL_ADC_Start_DMA+0x1ce>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d114      	bne.n	800537a <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800535e:	609a      	str	r2, [r3, #8]
 8005360:	e00b      	b.n	800537a <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	f043 0210 	orr.w	r2, r3, #16
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005372:	f043 0201 	orr.w	r2, r3, #1
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 800537a:	7dfb      	ldrb	r3, [r7, #23]
}
 800537c:	4618      	mov	r0, r3
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	2000002c 	.word	0x2000002c
 8005388:	431bde83 	.word	0x431bde83
 800538c:	fffff8fe 	.word	0xfffff8fe
 8005390:	08005919 	.word	0x08005919
 8005394:	080059d3 	.word	0x080059d3
 8005398:	080059ef 	.word	0x080059ef
 800539c:	40012300 	.word	0x40012300
 80053a0:	40012000 	.word	0x40012000
 80053a4:	40012200 	.word	0x40012200

080053a8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053b0:	2300      	movs	r3, #0
 80053b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_ADC_Stop_DMA+0x1a>
 80053be:	2302      	movs	r3, #2
 80053c0:	e046      	b.n	8005450 <HAL_ADC_Stop_DMA+0xa8>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0201 	bic.w	r2, r2, #1
 80053d8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d12e      	bne.n	8005446 <HAL_ADC_Stop_DMA+0x9e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053f6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b02      	cmp	r3, #2
 8005404:	d10f      	bne.n	8005426 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540a:	4618      	mov	r0, r3
 800540c:	f000 fd9e 	bl	8005f4c <HAL_DMA_Abort>
 8005410:	4603      	mov	r3, r0
 8005412:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8005414:	7bfb      	ldrb	r3, [r7, #15]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8005434:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800543a:	4b07      	ldr	r3, [pc, #28]	@ (8005458 <HAL_ADC_Stop_DMA+0xb0>)
 800543c:	4013      	ands	r3, r2
 800543e:	f043 0201 	orr.w	r2, r3, #1
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800544e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	ffffeefe 	.word	0xffffeefe

0800545c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800547a:	2300      	movs	r3, #0
 800547c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_ADC_ConfigChannel+0x1c>
 8005488:	2302      	movs	r3, #2
 800548a:	e13a      	b.n	8005702 <HAL_ADC_ConfigChannel+0x292>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b09      	cmp	r3, #9
 800549a:	d93a      	bls.n	8005512 <HAL_ADC_ConfigChannel+0xa2>
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054a4:	d035      	beq.n	8005512 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68d9      	ldr	r1, [r3, #12]
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	461a      	mov	r2, r3
 80054b4:	4613      	mov	r3, r2
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	4413      	add	r3, r2
 80054ba:	3b1e      	subs	r3, #30
 80054bc:	2207      	movs	r2, #7
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	43da      	mvns	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	400a      	ands	r2, r1
 80054ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a8f      	ldr	r2, [pc, #572]	@ (8005710 <HAL_ADC_ConfigChannel+0x2a0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d10a      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68d9      	ldr	r1, [r3, #12]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	061a      	lsls	r2, r3, #24
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80054ea:	e039      	b.n	8005560 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68d9      	ldr	r1, [r3, #12]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	4618      	mov	r0, r3
 80054fe:	4603      	mov	r3, r0
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	4403      	add	r3, r0
 8005504:	3b1e      	subs	r3, #30
 8005506:	409a      	lsls	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005510:	e026      	b.n	8005560 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6919      	ldr	r1, [r3, #16]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	b29b      	uxth	r3, r3
 800551e:	461a      	mov	r2, r3
 8005520:	4613      	mov	r3, r2
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	4413      	add	r3, r2
 8005526:	f003 031f 	and.w	r3, r3, #31
 800552a:	2207      	movs	r2, #7
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	43da      	mvns	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	400a      	ands	r2, r1
 8005538:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6919      	ldr	r1, [r3, #16]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	b29b      	uxth	r3, r3
 800554a:	4618      	mov	r0, r3
 800554c:	4603      	mov	r3, r0
 800554e:	005b      	lsls	r3, r3, #1
 8005550:	4403      	add	r3, r0
 8005552:	f003 031f 	and.w	r3, r3, #31
 8005556:	409a      	lsls	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d824      	bhi.n	80055b2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	3b05      	subs	r3, #5
 800557a:	221f      	movs	r2, #31
 800557c:	fa02 f303 	lsl.w	r3, r2, r3
 8005580:	43da      	mvns	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	400a      	ands	r2, r1
 8005588:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	b29b      	uxth	r3, r3
 8005596:	4618      	mov	r0, r3
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	3b05      	subs	r3, #5
 80055a4:	fa00 f203 	lsl.w	r2, r0, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80055b0:	e04c      	b.n	800564c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b0c      	cmp	r3, #12
 80055b8:	d824      	bhi.n	8005604 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	4613      	mov	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	3b23      	subs	r3, #35	@ 0x23
 80055cc:	221f      	movs	r2, #31
 80055ce:	fa02 f303 	lsl.w	r3, r2, r3
 80055d2:	43da      	mvns	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	400a      	ands	r2, r1
 80055da:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	4618      	mov	r0, r3
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	4613      	mov	r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	4413      	add	r3, r2
 80055f4:	3b23      	subs	r3, #35	@ 0x23
 80055f6:	fa00 f203 	lsl.w	r2, r0, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	631a      	str	r2, [r3, #48]	@ 0x30
 8005602:	e023      	b.n	800564c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4413      	add	r3, r2
 8005614:	3b41      	subs	r3, #65	@ 0x41
 8005616:	221f      	movs	r2, #31
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	43da      	mvns	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	400a      	ands	r2, r1
 8005624:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	b29b      	uxth	r3, r3
 8005632:	4618      	mov	r0, r3
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	3b41      	subs	r3, #65	@ 0x41
 8005640:	fa00 f203 	lsl.w	r2, r0, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a30      	ldr	r2, [pc, #192]	@ (8005714 <HAL_ADC_ConfigChannel+0x2a4>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d10a      	bne.n	800566c <HAL_ADC_ConfigChannel+0x1fc>
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800565e:	d105      	bne.n	800566c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005660:	4b2d      	ldr	r3, [pc, #180]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	4a2c      	ldr	r2, [pc, #176]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 8005666:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800566a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a28      	ldr	r2, [pc, #160]	@ (8005714 <HAL_ADC_ConfigChannel+0x2a4>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d10f      	bne.n	8005696 <HAL_ADC_ConfigChannel+0x226>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b12      	cmp	r3, #18
 800567c:	d10b      	bne.n	8005696 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800567e:	4b26      	ldr	r3, [pc, #152]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	4a25      	ldr	r2, [pc, #148]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 8005684:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005688:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800568a:	4b23      	ldr	r3, [pc, #140]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	4a22      	ldr	r2, [pc, #136]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 8005690:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005694:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1e      	ldr	r2, [pc, #120]	@ (8005714 <HAL_ADC_ConfigChannel+0x2a4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d12b      	bne.n	80056f8 <HAL_ADC_ConfigChannel+0x288>
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005710 <HAL_ADC_ConfigChannel+0x2a0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d003      	beq.n	80056b2 <HAL_ADC_ConfigChannel+0x242>
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2b11      	cmp	r3, #17
 80056b0:	d122      	bne.n	80056f8 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80056b2:	4b19      	ldr	r3, [pc, #100]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	4a18      	ldr	r2, [pc, #96]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 80056b8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80056bc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80056be:	4b16      	ldr	r3, [pc, #88]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	4a15      	ldr	r2, [pc, #84]	@ (8005718 <HAL_ADC_ConfigChannel+0x2a8>)
 80056c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056c8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a10      	ldr	r2, [pc, #64]	@ (8005710 <HAL_ADC_ConfigChannel+0x2a0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d111      	bne.n	80056f8 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80056d4:	4b11      	ldr	r3, [pc, #68]	@ (800571c <HAL_ADC_ConfigChannel+0x2ac>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a11      	ldr	r2, [pc, #68]	@ (8005720 <HAL_ADC_ConfigChannel+0x2b0>)
 80056da:	fba2 2303 	umull	r2, r3, r2, r3
 80056de:	0c9a      	lsrs	r2, r3, #18
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	005b      	lsls	r3, r3, #1
 80056e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80056ea:	e002      	b.n	80056f2 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3b01      	subs	r3, #1
 80056f0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1f9      	bne.n	80056ec <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	10000012 	.word	0x10000012
 8005714:	40012000 	.word	0x40012000
 8005718:	40012300 	.word	0x40012300
 800571c:	2000002c 	.word	0x2000002c
 8005720:	431bde83 	.word	0x431bde83

08005724 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800572c:	4b78      	ldr	r3, [pc, #480]	@ (8005910 <ADC_Init+0x1ec>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	4a77      	ldr	r2, [pc, #476]	@ (8005910 <ADC_Init+0x1ec>)
 8005732:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005736:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005738:	4b75      	ldr	r3, [pc, #468]	@ (8005910 <ADC_Init+0x1ec>)
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	4973      	ldr	r1, [pc, #460]	@ (8005910 <ADC_Init+0x1ec>)
 8005742:	4313      	orrs	r3, r2
 8005744:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005754:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	6859      	ldr	r1, [r3, #4]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	021a      	lsls	r2, r3, #8
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005778:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6859      	ldr	r1, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	430a      	orrs	r2, r1
 800578a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800579a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6899      	ldr	r1, [r3, #8]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b2:	4a58      	ldr	r2, [pc, #352]	@ (8005914 <ADC_Init+0x1f0>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d022      	beq.n	80057fe <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689a      	ldr	r2, [r3, #8]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80057c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6899      	ldr	r1, [r3, #8]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689a      	ldr	r2, [r3, #8]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80057e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6899      	ldr	r1, [r3, #8]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	609a      	str	r2, [r3, #8]
 80057fc:	e00f      	b.n	800581e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800580c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689a      	ldr	r2, [r3, #8]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800581c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0202 	bic.w	r2, r2, #2
 800582c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6899      	ldr	r1, [r3, #8]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	005a      	lsls	r2, r3, #1
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d01b      	beq.n	8005884 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800585a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800586a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6859      	ldr	r1, [r3, #4]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	3b01      	subs	r3, #1
 8005878:	035a      	lsls	r2, r3, #13
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	605a      	str	r2, [r3, #4]
 8005882:	e007      	b.n	8005894 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005892:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80058a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	3b01      	subs	r3, #1
 80058b0:	051a      	lsls	r2, r3, #20
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80058c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6899      	ldr	r1, [r3, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80058d6:	025a      	lsls	r2, r3, #9
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689a      	ldr	r2, [r3, #8]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6899      	ldr	r1, [r3, #8]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	029a      	lsls	r2, r3, #10
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	609a      	str	r2, [r3, #8]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	40012300 	.word	0x40012300
 8005914:	0f000001 	.word	0x0f000001

08005918 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800592e:	2b00      	cmp	r3, #0
 8005930:	d13c      	bne.n	80059ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005936:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d12b      	bne.n	80059a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005950:	2b00      	cmp	r3, #0
 8005952:	d127      	bne.n	80059a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800595e:	2b00      	cmp	r3, #0
 8005960:	d006      	beq.n	8005970 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800596c:	2b00      	cmp	r3, #0
 800596e:	d119      	bne.n	80059a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0220 	bic.w	r2, r2, #32
 800597e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005984:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005990:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d105      	bne.n	80059a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599c:	f043 0201 	orr.w	r2, r3, #1
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f7fc fe41 	bl	800262c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80059aa:	e00e      	b.n	80059ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f7ff fd4f 	bl	800545c <HAL_ADC_ErrorCallback>
}
 80059be:	e004      	b.n	80059ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	4798      	blx	r3
}
 80059ca:	bf00      	nop
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b084      	sub	sp, #16
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059de:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7fc fe0d 	bl	8002600 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80059e6:	bf00      	nop
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b084      	sub	sp, #16
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2240      	movs	r2, #64	@ 0x40
 8005a00:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f043 0204 	orr.w	r2, r3, #4
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fd24 	bl	800545c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f003 0307 	and.w	r3, r3, #7
 8005a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a5c <__NVIC_SetPriorityGrouping+0x40>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a38:	4013      	ands	r3, r2
 8005a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005a44:	4b06      	ldr	r3, [pc, #24]	@ (8005a60 <__NVIC_SetPriorityGrouping+0x44>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a4a:	4a04      	ldr	r2, [pc, #16]	@ (8005a5c <__NVIC_SetPriorityGrouping+0x40>)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	60d3      	str	r3, [r2, #12]
}
 8005a50:	bf00      	nop
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	e000ed00 	.word	0xe000ed00
 8005a60:	05fa0000 	.word	0x05fa0000

08005a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a68:	4b04      	ldr	r3, [pc, #16]	@ (8005a7c <__NVIC_GetPriorityGrouping+0x18>)
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	0a1b      	lsrs	r3, r3, #8
 8005a6e:	f003 0307 	and.w	r3, r3, #7
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	e000ed00 	.word	0xe000ed00

08005a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	4603      	mov	r3, r0
 8005a88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	db0b      	blt.n	8005aaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a92:	79fb      	ldrb	r3, [r7, #7]
 8005a94:	f003 021f 	and.w	r2, r3, #31
 8005a98:	4907      	ldr	r1, [pc, #28]	@ (8005ab8 <__NVIC_EnableIRQ+0x38>)
 8005a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a9e:	095b      	lsrs	r3, r3, #5
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8005aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005aaa:	bf00      	nop
 8005aac:	370c      	adds	r7, #12
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	e000e100 	.word	0xe000e100

08005abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	6039      	str	r1, [r7, #0]
 8005ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	db0a      	blt.n	8005ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	490c      	ldr	r1, [pc, #48]	@ (8005b08 <__NVIC_SetPriority+0x4c>)
 8005ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ada:	0112      	lsls	r2, r2, #4
 8005adc:	b2d2      	uxtb	r2, r2
 8005ade:	440b      	add	r3, r1
 8005ae0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ae4:	e00a      	b.n	8005afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	4908      	ldr	r1, [pc, #32]	@ (8005b0c <__NVIC_SetPriority+0x50>)
 8005aec:	79fb      	ldrb	r3, [r7, #7]
 8005aee:	f003 030f 	and.w	r3, r3, #15
 8005af2:	3b04      	subs	r3, #4
 8005af4:	0112      	lsls	r2, r2, #4
 8005af6:	b2d2      	uxtb	r2, r2
 8005af8:	440b      	add	r3, r1
 8005afa:	761a      	strb	r2, [r3, #24]
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr
 8005b08:	e000e100 	.word	0xe000e100
 8005b0c:	e000ed00 	.word	0xe000ed00

08005b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b089      	sub	sp, #36	@ 0x24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f003 0307 	and.w	r3, r3, #7
 8005b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	f1c3 0307 	rsb	r3, r3, #7
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	bf28      	it	cs
 8005b2e:	2304      	movcs	r3, #4
 8005b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	3304      	adds	r3, #4
 8005b36:	2b06      	cmp	r3, #6
 8005b38:	d902      	bls.n	8005b40 <NVIC_EncodePriority+0x30>
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	3b03      	subs	r3, #3
 8005b3e:	e000      	b.n	8005b42 <NVIC_EncodePriority+0x32>
 8005b40:	2300      	movs	r3, #0
 8005b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b44:	f04f 32ff 	mov.w	r2, #4294967295
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4e:	43da      	mvns	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	401a      	ands	r2, r3
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b58:	f04f 31ff 	mov.w	r1, #4294967295
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b62:	43d9      	mvns	r1, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b68:	4313      	orrs	r3, r2
         );
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3724      	adds	r7, #36	@ 0x24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
	...

08005b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3b01      	subs	r3, #1
 8005b84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b88:	d301      	bcc.n	8005b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e00f      	b.n	8005bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8005bb8 <SysTick_Config+0x40>)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b96:	210f      	movs	r1, #15
 8005b98:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9c:	f7ff ff8e 	bl	8005abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ba0:	4b05      	ldr	r3, [pc, #20]	@ (8005bb8 <SysTick_Config+0x40>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ba6:	4b04      	ldr	r3, [pc, #16]	@ (8005bb8 <SysTick_Config+0x40>)
 8005ba8:	2207      	movs	r2, #7
 8005baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	e000e010 	.word	0xe000e010

08005bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7ff ff29 	bl	8005a1c <__NVIC_SetPriorityGrouping>
}
 8005bca:	bf00      	nop
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b086      	sub	sp, #24
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	4603      	mov	r3, r0
 8005bda:	60b9      	str	r1, [r7, #8]
 8005bdc:	607a      	str	r2, [r7, #4]
 8005bde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005be0:	2300      	movs	r3, #0
 8005be2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005be4:	f7ff ff3e 	bl	8005a64 <__NVIC_GetPriorityGrouping>
 8005be8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	68b9      	ldr	r1, [r7, #8]
 8005bee:	6978      	ldr	r0, [r7, #20]
 8005bf0:	f7ff ff8e 	bl	8005b10 <NVIC_EncodePriority>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bfa:	4611      	mov	r1, r2
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7ff ff5d 	bl	8005abc <__NVIC_SetPriority>
}
 8005c02:	bf00      	nop
 8005c04:	3718      	adds	r7, #24
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b082      	sub	sp, #8
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	4603      	mov	r3, r0
 8005c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f7ff ff31 	bl	8005a80 <__NVIC_EnableIRQ>
}
 8005c1e:	bf00      	nop
 8005c20:	3708      	adds	r7, #8
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b082      	sub	sp, #8
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7ff ffa2 	bl	8005b78 <SysTick_Config>
 8005c34:	4603      	mov	r3, r0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
	...

08005c40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005c40:	b480      	push	{r7}
 8005c42:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005c44:	f3bf 8f5f 	dmb	sy
}
 8005c48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005c4a:	4b07      	ldr	r3, [pc, #28]	@ (8005c68 <HAL_MPU_Disable+0x28>)
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4e:	4a06      	ldr	r2, [pc, #24]	@ (8005c68 <HAL_MPU_Disable+0x28>)
 8005c50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c54:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005c56:	4b05      	ldr	r3, [pc, #20]	@ (8005c6c <HAL_MPU_Disable+0x2c>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	605a      	str	r2, [r3, #4]
}
 8005c5c:	bf00      	nop
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	e000ed00 	.word	0xe000ed00
 8005c6c:	e000ed90 	.word	0xe000ed90

08005c70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005c78:	4a0b      	ldr	r2, [pc, #44]	@ (8005ca8 <HAL_MPU_Enable+0x38>)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005c82:	4b0a      	ldr	r3, [pc, #40]	@ (8005cac <HAL_MPU_Enable+0x3c>)
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	4a09      	ldr	r2, [pc, #36]	@ (8005cac <HAL_MPU_Enable+0x3c>)
 8005c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c8c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005c8e:	f3bf 8f4f 	dsb	sy
}
 8005c92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c94:	f3bf 8f6f 	isb	sy
}
 8005c98:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	e000ed90 	.word	0xe000ed90
 8005cac:	e000ed00 	.word	0xe000ed00

08005cb0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	785a      	ldrb	r2, [r3, #1]
 8005cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005d2c <HAL_MPU_ConfigRegion+0x7c>)
 8005cbe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d2c <HAL_MPU_ConfigRegion+0x7c>)
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	4a19      	ldr	r2, [pc, #100]	@ (8005d2c <HAL_MPU_ConfigRegion+0x7c>)
 8005cc6:	f023 0301 	bic.w	r3, r3, #1
 8005cca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005ccc:	4a17      	ldr	r2, [pc, #92]	@ (8005d2c <HAL_MPU_ConfigRegion+0x7c>)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	7b1b      	ldrb	r3, [r3, #12]
 8005cd8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	7adb      	ldrb	r3, [r3, #11]
 8005cde:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005ce0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	7a9b      	ldrb	r3, [r3, #10]
 8005ce6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005ce8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	7b5b      	ldrb	r3, [r3, #13]
 8005cee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005cf0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	7b9b      	ldrb	r3, [r3, #14]
 8005cf6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005cf8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	7bdb      	ldrb	r3, [r3, #15]
 8005cfe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005d00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	7a5b      	ldrb	r3, [r3, #9]
 8005d06:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005d08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	7a1b      	ldrb	r3, [r3, #8]
 8005d0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005d10:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	7812      	ldrb	r2, [r2, #0]
 8005d16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d18:	4a04      	ldr	r2, [pc, #16]	@ (8005d2c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005d1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d1c:	6113      	str	r3, [r2, #16]
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	e000ed90 	.word	0xe000ed90

08005d30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b086      	sub	sp, #24
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005d3c:	f7ff f9c2 	bl	80050c4 <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e099      	b.n	8005e80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0201 	bic.w	r2, r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d6c:	e00f      	b.n	8005d8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d6e:	f7ff f9a9 	bl	80050c4 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	2b05      	cmp	r3, #5
 8005d7a:	d908      	bls.n	8005d8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2203      	movs	r2, #3
 8005d86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e078      	b.n	8005e80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0301 	and.w	r3, r3, #1
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e8      	bne.n	8005d6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	4b38      	ldr	r3, [pc, #224]	@ (8005e88 <HAL_DMA_Init+0x158>)
 8005da8:	4013      	ands	r3, r2
 8005daa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d107      	bne.n	8005df8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df0:	4313      	orrs	r3, r2
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f023 0307 	bic.w	r3, r3, #7
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	d117      	bne.n	8005e52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e26:	697a      	ldr	r2, [r7, #20]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00e      	beq.n	8005e52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 fb09 	bl	800644c <DMA_CheckFifoParam>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d008      	beq.n	8005e52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2240      	movs	r2, #64	@ 0x40
 8005e44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e016      	b.n	8005e80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 fac0 	bl	80063e0 <DMA_CalcBaseAndBitshift>
 8005e60:	4603      	mov	r3, r0
 8005e62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e68:	223f      	movs	r2, #63	@ 0x3f
 8005e6a:	409a      	lsls	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	e010803f 	.word	0xe010803f

08005e8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
 8005e98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d101      	bne.n	8005eb2 <HAL_DMA_Start_IT+0x26>
 8005eae:	2302      	movs	r3, #2
 8005eb0:	e048      	b.n	8005f44 <HAL_DMA_Start_IT+0xb8>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d137      	bne.n	8005f36 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 fa52 	bl	8006384 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ee4:	223f      	movs	r2, #63	@ 0x3f
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f042 0216 	orr.w	r2, r2, #22
 8005efa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	695a      	ldr	r2, [r3, #20]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f0a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f042 0208 	orr.w	r2, r2, #8
 8005f22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	e005      	b.n	8005f42 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005f3e:	2302      	movs	r3, #2
 8005f40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3718      	adds	r7, #24
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005f5a:	f7ff f8b3 	bl	80050c4 <HAL_GetTick>
 8005f5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d008      	beq.n	8005f7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2280      	movs	r2, #128	@ 0x80
 8005f70:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e052      	b.n	8006024 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0216 	bic.w	r2, r2, #22
 8005f8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	695a      	ldr	r2, [r3, #20]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d103      	bne.n	8005fae <HAL_DMA_Abort+0x62>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d007      	beq.n	8005fbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0208 	bic.w	r2, r2, #8
 8005fbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f022 0201 	bic.w	r2, r2, #1
 8005fcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fce:	e013      	b.n	8005ff8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fd0:	f7ff f878 	bl	80050c4 <HAL_GetTick>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	2b05      	cmp	r3, #5
 8005fdc:	d90c      	bls.n	8005ff8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e015      	b.n	8006024 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1e4      	bne.n	8005fd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800600a:	223f      	movs	r2, #63	@ 0x3f
 800600c:	409a      	lsls	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d004      	beq.n	800604a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2280      	movs	r2, #128	@ 0x80
 8006044:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e00c      	b.n	8006064 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2205      	movs	r2, #5
 800604e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0201 	bic.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006078:	2300      	movs	r3, #0
 800607a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800607c:	4b8e      	ldr	r3, [pc, #568]	@ (80062b8 <HAL_DMA_IRQHandler+0x248>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a8e      	ldr	r2, [pc, #568]	@ (80062bc <HAL_DMA_IRQHandler+0x24c>)
 8006082:	fba2 2303 	umull	r2, r3, r2, r3
 8006086:	0a9b      	lsrs	r3, r3, #10
 8006088:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609a:	2208      	movs	r2, #8
 800609c:	409a      	lsls	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	4013      	ands	r3, r2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d01a      	beq.n	80060dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d013      	beq.n	80060dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0204 	bic.w	r2, r2, #4
 80060c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060c8:	2208      	movs	r2, #8
 80060ca:	409a      	lsls	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d4:	f043 0201 	orr.w	r2, r3, #1
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060e0:	2201      	movs	r2, #1
 80060e2:	409a      	lsls	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4013      	ands	r3, r2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d012      	beq.n	8006112 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00b      	beq.n	8006112 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060fe:	2201      	movs	r2, #1
 8006100:	409a      	lsls	r2, r3
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800610a:	f043 0202 	orr.w	r2, r3, #2
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006116:	2204      	movs	r2, #4
 8006118:	409a      	lsls	r2, r3
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4013      	ands	r3, r2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d012      	beq.n	8006148 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00b      	beq.n	8006148 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006134:	2204      	movs	r2, #4
 8006136:	409a      	lsls	r2, r3
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006140:	f043 0204 	orr.w	r2, r3, #4
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800614c:	2210      	movs	r2, #16
 800614e:	409a      	lsls	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4013      	ands	r3, r2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d043      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0308 	and.w	r3, r3, #8
 8006162:	2b00      	cmp	r3, #0
 8006164:	d03c      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800616a:	2210      	movs	r2, #16
 800616c:	409a      	lsls	r2, r3
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d018      	beq.n	80061b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d108      	bne.n	80061a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006192:	2b00      	cmp	r3, #0
 8006194:	d024      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	4798      	blx	r3
 800619e:	e01f      	b.n	80061e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d01b      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	4798      	blx	r3
 80061b0:	e016      	b.n	80061e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d107      	bne.n	80061d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0208 	bic.w	r2, r2, #8
 80061ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061e4:	2220      	movs	r2, #32
 80061e6:	409a      	lsls	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 808f 	beq.w	8006310 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0310 	and.w	r3, r3, #16
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 8087 	beq.w	8006310 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006206:	2220      	movs	r2, #32
 8006208:	409a      	lsls	r2, r3
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b05      	cmp	r3, #5
 8006218:	d136      	bne.n	8006288 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0216 	bic.w	r2, r2, #22
 8006228:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695a      	ldr	r2, [r3, #20]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006238:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623e:	2b00      	cmp	r3, #0
 8006240:	d103      	bne.n	800624a <HAL_DMA_IRQHandler+0x1da>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006246:	2b00      	cmp	r3, #0
 8006248:	d007      	beq.n	800625a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0208 	bic.w	r2, r2, #8
 8006258:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800625e:	223f      	movs	r2, #63	@ 0x3f
 8006260:	409a      	lsls	r2, r3
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800627a:	2b00      	cmp	r3, #0
 800627c:	d07e      	beq.n	800637c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	4798      	blx	r3
        }
        return;
 8006286:	e079      	b.n	800637c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d01d      	beq.n	80062d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10d      	bne.n	80062c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d031      	beq.n	8006310 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	4798      	blx	r3
 80062b4:	e02c      	b.n	8006310 <HAL_DMA_IRQHandler+0x2a0>
 80062b6:	bf00      	nop
 80062b8:	2000002c 	.word	0x2000002c
 80062bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d023      	beq.n	8006310 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	4798      	blx	r3
 80062d0:	e01e      	b.n	8006310 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10f      	bne.n	8006300 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 0210 	bic.w	r2, r2, #16
 80062ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006314:	2b00      	cmp	r3, #0
 8006316:	d032      	beq.n	800637e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	2b00      	cmp	r3, #0
 8006322:	d022      	beq.n	800636a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2205      	movs	r2, #5
 8006328:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0201 	bic.w	r2, r2, #1
 800633a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	3301      	adds	r3, #1
 8006340:	60bb      	str	r3, [r7, #8]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	429a      	cmp	r2, r3
 8006346:	d307      	bcc.n	8006358 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1f2      	bne.n	800633c <HAL_DMA_IRQHandler+0x2cc>
 8006356:	e000      	b.n	800635a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006358:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800636e:	2b00      	cmp	r3, #0
 8006370:	d005      	beq.n	800637e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	4798      	blx	r3
 800637a:	e000      	b.n	800637e <HAL_DMA_IRQHandler+0x30e>
        return;
 800637c:	bf00      	nop
    }
  }
}
 800637e:	3718      	adds	r7, #24
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]
 8006390:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80063a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	2b40      	cmp	r3, #64	@ 0x40
 80063b0:	d108      	bne.n	80063c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80063c2:	e007      	b.n	80063d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	60da      	str	r2, [r3, #12]
}
 80063d4:	bf00      	nop
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	3b10      	subs	r3, #16
 80063f0:	4a13      	ldr	r2, [pc, #76]	@ (8006440 <DMA_CalcBaseAndBitshift+0x60>)
 80063f2:	fba2 2303 	umull	r2, r3, r2, r3
 80063f6:	091b      	lsrs	r3, r3, #4
 80063f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80063fa:	4a12      	ldr	r2, [pc, #72]	@ (8006444 <DMA_CalcBaseAndBitshift+0x64>)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4413      	add	r3, r2
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	461a      	mov	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2b03      	cmp	r3, #3
 800640c:	d908      	bls.n	8006420 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	4b0c      	ldr	r3, [pc, #48]	@ (8006448 <DMA_CalcBaseAndBitshift+0x68>)
 8006416:	4013      	ands	r3, r2
 8006418:	1d1a      	adds	r2, r3, #4
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	659a      	str	r2, [r3, #88]	@ 0x58
 800641e:	e006      	b.n	800642e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	461a      	mov	r2, r3
 8006426:	4b08      	ldr	r3, [pc, #32]	@ (8006448 <DMA_CalcBaseAndBitshift+0x68>)
 8006428:	4013      	ands	r3, r2
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	aaaaaaab 	.word	0xaaaaaaab
 8006444:	0801999c 	.word	0x0801999c
 8006448:	fffffc00 	.word	0xfffffc00

0800644c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006454:	2300      	movs	r3, #0
 8006456:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d11f      	bne.n	80064a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2b03      	cmp	r3, #3
 800646a:	d856      	bhi.n	800651a <DMA_CheckFifoParam+0xce>
 800646c:	a201      	add	r2, pc, #4	@ (adr r2, 8006474 <DMA_CheckFifoParam+0x28>)
 800646e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006472:	bf00      	nop
 8006474:	08006485 	.word	0x08006485
 8006478:	08006497 	.word	0x08006497
 800647c:	08006485 	.word	0x08006485
 8006480:	0800651b 	.word	0x0800651b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006488:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d046      	beq.n	800651e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006494:	e043      	b.n	800651e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800649e:	d140      	bne.n	8006522 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064a4:	e03d      	b.n	8006522 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ae:	d121      	bne.n	80064f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d837      	bhi.n	8006526 <DMA_CheckFifoParam+0xda>
 80064b6:	a201      	add	r2, pc, #4	@ (adr r2, 80064bc <DMA_CheckFifoParam+0x70>)
 80064b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064bc:	080064cd 	.word	0x080064cd
 80064c0:	080064d3 	.word	0x080064d3
 80064c4:	080064cd 	.word	0x080064cd
 80064c8:	080064e5 	.word	0x080064e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
      break;
 80064d0:	e030      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d025      	beq.n	800652a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064e2:	e022      	b.n	800652a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80064ec:	d11f      	bne.n	800652e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80064f2:	e01c      	b.n	800652e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d903      	bls.n	8006502 <DMA_CheckFifoParam+0xb6>
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	2b03      	cmp	r3, #3
 80064fe:	d003      	beq.n	8006508 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006500:	e018      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	73fb      	strb	r3, [r7, #15]
      break;
 8006506:	e015      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00e      	beq.n	8006532 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	73fb      	strb	r3, [r7, #15]
      break;
 8006518:	e00b      	b.n	8006532 <DMA_CheckFifoParam+0xe6>
      break;
 800651a:	bf00      	nop
 800651c:	e00a      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;
 800651e:	bf00      	nop
 8006520:	e008      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;
 8006522:	bf00      	nop
 8006524:	e006      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;
 8006526:	bf00      	nop
 8006528:	e004      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;
 800652a:	bf00      	nop
 800652c:	e002      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;   
 800652e:	bf00      	nop
 8006530:	e000      	b.n	8006534 <DMA_CheckFifoParam+0xe8>
      break;
 8006532:	bf00      	nop
    }
  } 
  
  return status; 
 8006534:	7bfb      	ldrb	r3, [r7, #15]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop

08006544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006544:	b480      	push	{r7}
 8006546:	b089      	sub	sp, #36	@ 0x24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800654e:	2300      	movs	r3, #0
 8006550:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006552:	2300      	movs	r3, #0
 8006554:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006556:	2300      	movs	r3, #0
 8006558:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800655a:	2300      	movs	r3, #0
 800655c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800655e:	2300      	movs	r3, #0
 8006560:	61fb      	str	r3, [r7, #28]
 8006562:	e169      	b.n	8006838 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006564:	2201      	movs	r2, #1
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4013      	ands	r3, r2
 8006576:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	429a      	cmp	r2, r3
 800657e:	f040 8158 	bne.w	8006832 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f003 0303 	and.w	r3, r3, #3
 800658a:	2b01      	cmp	r3, #1
 800658c:	d005      	beq.n	800659a <HAL_GPIO_Init+0x56>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f003 0303 	and.w	r3, r3, #3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d130      	bne.n	80065fc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	005b      	lsls	r3, r3, #1
 80065a4:	2203      	movs	r2, #3
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	43db      	mvns	r3, r3
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	4013      	ands	r3, r2
 80065b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	fa02 f303 	lsl.w	r3, r2, r3
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80065d0:	2201      	movs	r2, #1
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	fa02 f303 	lsl.w	r3, r2, r3
 80065d8:	43db      	mvns	r3, r3
 80065da:	69ba      	ldr	r2, [r7, #24]
 80065dc:	4013      	ands	r3, r2
 80065de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	091b      	lsrs	r3, r3, #4
 80065e6:	f003 0201 	and.w	r2, r3, #1
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	fa02 f303 	lsl.w	r3, r2, r3
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f003 0303 	and.w	r3, r3, #3
 8006604:	2b03      	cmp	r3, #3
 8006606:	d017      	beq.n	8006638 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	005b      	lsls	r3, r3, #1
 8006612:	2203      	movs	r2, #3
 8006614:	fa02 f303 	lsl.w	r3, r2, r3
 8006618:	43db      	mvns	r3, r3
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	4013      	ands	r3, r2
 800661e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	689a      	ldr	r2, [r3, #8]
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	005b      	lsls	r3, r3, #1
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	4313      	orrs	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69ba      	ldr	r2, [r7, #24]
 8006636:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d123      	bne.n	800668c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	08da      	lsrs	r2, r3, #3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	3208      	adds	r2, #8
 800664c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	f003 0307 	and.w	r3, r3, #7
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	220f      	movs	r2, #15
 800665c:	fa02 f303 	lsl.w	r3, r2, r3
 8006660:	43db      	mvns	r3, r3
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	4013      	ands	r3, r2
 8006666:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	691a      	ldr	r2, [r3, #16]
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	4313      	orrs	r3, r2
 800667c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	08da      	lsrs	r2, r3, #3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	3208      	adds	r2, #8
 8006686:	69b9      	ldr	r1, [r7, #24]
 8006688:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	2203      	movs	r2, #3
 8006698:	fa02 f303 	lsl.w	r3, r2, r3
 800669c:	43db      	mvns	r3, r3
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	4013      	ands	r3, r2
 80066a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f003 0203 	and.w	r2, r3, #3
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	005b      	lsls	r3, r3, #1
 80066b0:	fa02 f303 	lsl.w	r3, r2, r3
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 80b2 	beq.w	8006832 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80066ce:	4b60      	ldr	r3, [pc, #384]	@ (8006850 <HAL_GPIO_Init+0x30c>)
 80066d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d2:	4a5f      	ldr	r2, [pc, #380]	@ (8006850 <HAL_GPIO_Init+0x30c>)
 80066d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80066da:	4b5d      	ldr	r3, [pc, #372]	@ (8006850 <HAL_GPIO_Init+0x30c>)
 80066dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066e2:	60fb      	str	r3, [r7, #12]
 80066e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80066e6:	4a5b      	ldr	r2, [pc, #364]	@ (8006854 <HAL_GPIO_Init+0x310>)
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	089b      	lsrs	r3, r3, #2
 80066ec:	3302      	adds	r3, #2
 80066ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	f003 0303 	and.w	r3, r3, #3
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	220f      	movs	r2, #15
 80066fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006702:	43db      	mvns	r3, r3
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	4013      	ands	r3, r2
 8006708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a52      	ldr	r2, [pc, #328]	@ (8006858 <HAL_GPIO_Init+0x314>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d02b      	beq.n	800676a <HAL_GPIO_Init+0x226>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a51      	ldr	r2, [pc, #324]	@ (800685c <HAL_GPIO_Init+0x318>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d025      	beq.n	8006766 <HAL_GPIO_Init+0x222>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a50      	ldr	r2, [pc, #320]	@ (8006860 <HAL_GPIO_Init+0x31c>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d01f      	beq.n	8006762 <HAL_GPIO_Init+0x21e>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a4f      	ldr	r2, [pc, #316]	@ (8006864 <HAL_GPIO_Init+0x320>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d019      	beq.n	800675e <HAL_GPIO_Init+0x21a>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a4e      	ldr	r2, [pc, #312]	@ (8006868 <HAL_GPIO_Init+0x324>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d013      	beq.n	800675a <HAL_GPIO_Init+0x216>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a4d      	ldr	r2, [pc, #308]	@ (800686c <HAL_GPIO_Init+0x328>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d00d      	beq.n	8006756 <HAL_GPIO_Init+0x212>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a4c      	ldr	r2, [pc, #304]	@ (8006870 <HAL_GPIO_Init+0x32c>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d007      	beq.n	8006752 <HAL_GPIO_Init+0x20e>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a4b      	ldr	r2, [pc, #300]	@ (8006874 <HAL_GPIO_Init+0x330>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d101      	bne.n	800674e <HAL_GPIO_Init+0x20a>
 800674a:	2307      	movs	r3, #7
 800674c:	e00e      	b.n	800676c <HAL_GPIO_Init+0x228>
 800674e:	2308      	movs	r3, #8
 8006750:	e00c      	b.n	800676c <HAL_GPIO_Init+0x228>
 8006752:	2306      	movs	r3, #6
 8006754:	e00a      	b.n	800676c <HAL_GPIO_Init+0x228>
 8006756:	2305      	movs	r3, #5
 8006758:	e008      	b.n	800676c <HAL_GPIO_Init+0x228>
 800675a:	2304      	movs	r3, #4
 800675c:	e006      	b.n	800676c <HAL_GPIO_Init+0x228>
 800675e:	2303      	movs	r3, #3
 8006760:	e004      	b.n	800676c <HAL_GPIO_Init+0x228>
 8006762:	2302      	movs	r3, #2
 8006764:	e002      	b.n	800676c <HAL_GPIO_Init+0x228>
 8006766:	2301      	movs	r3, #1
 8006768:	e000      	b.n	800676c <HAL_GPIO_Init+0x228>
 800676a:	2300      	movs	r3, #0
 800676c:	69fa      	ldr	r2, [r7, #28]
 800676e:	f002 0203 	and.w	r2, r2, #3
 8006772:	0092      	lsls	r2, r2, #2
 8006774:	4093      	lsls	r3, r2
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	4313      	orrs	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800677c:	4935      	ldr	r1, [pc, #212]	@ (8006854 <HAL_GPIO_Init+0x310>)
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	089b      	lsrs	r3, r3, #2
 8006782:	3302      	adds	r3, #2
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800678a:	4b3b      	ldr	r3, [pc, #236]	@ (8006878 <HAL_GPIO_Init+0x334>)
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	43db      	mvns	r3, r3
 8006794:	69ba      	ldr	r2, [r7, #24]
 8006796:	4013      	ands	r3, r2
 8006798:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067ae:	4a32      	ldr	r2, [pc, #200]	@ (8006878 <HAL_GPIO_Init+0x334>)
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067b4:	4b30      	ldr	r3, [pc, #192]	@ (8006878 <HAL_GPIO_Init+0x334>)
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	43db      	mvns	r3, r3
 80067be:	69ba      	ldr	r2, [r7, #24]
 80067c0:	4013      	ands	r3, r2
 80067c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80067d8:	4a27      	ldr	r2, [pc, #156]	@ (8006878 <HAL_GPIO_Init+0x334>)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80067de:	4b26      	ldr	r3, [pc, #152]	@ (8006878 <HAL_GPIO_Init+0x334>)
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	43db      	mvns	r3, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4013      	ands	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80067fa:	69ba      	ldr	r2, [r7, #24]
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	4313      	orrs	r3, r2
 8006800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006802:	4a1d      	ldr	r2, [pc, #116]	@ (8006878 <HAL_GPIO_Init+0x334>)
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006808:	4b1b      	ldr	r3, [pc, #108]	@ (8006878 <HAL_GPIO_Init+0x334>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	43db      	mvns	r3, r3
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	4013      	ands	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006824:	69ba      	ldr	r2, [r7, #24]
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800682c:	4a12      	ldr	r2, [pc, #72]	@ (8006878 <HAL_GPIO_Init+0x334>)
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	3301      	adds	r3, #1
 8006836:	61fb      	str	r3, [r7, #28]
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	2b0f      	cmp	r3, #15
 800683c:	f67f ae92 	bls.w	8006564 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	3724      	adds	r7, #36	@ 0x24
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	40023800 	.word	0x40023800
 8006854:	40013800 	.word	0x40013800
 8006858:	40020000 	.word	0x40020000
 800685c:	40020400 	.word	0x40020400
 8006860:	40020800 	.word	0x40020800
 8006864:	40020c00 	.word	0x40020c00
 8006868:	40021000 	.word	0x40021000
 800686c:	40021400 	.word	0x40021400
 8006870:	40021800 	.word	0x40021800
 8006874:	40021c00 	.word	0x40021c00
 8006878:	40013c00 	.word	0x40013c00

0800687c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	460b      	mov	r3, r1
 8006886:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	691a      	ldr	r2, [r3, #16]
 800688c:	887b      	ldrh	r3, [r7, #2]
 800688e:	4013      	ands	r3, r2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d002      	beq.n	800689a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
 8006898:	e001      	b.n	800689e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800689a:	2300      	movs	r3, #0
 800689c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800689e:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	460b      	mov	r3, r1
 80068b6:	807b      	strh	r3, [r7, #2]
 80068b8:	4613      	mov	r3, r2
 80068ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80068bc:	787b      	ldrb	r3, [r7, #1]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80068c2:	887a      	ldrh	r2, [r7, #2]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80068c8:	e003      	b.n	80068d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80068ca:	887b      	ldrh	r3, [r7, #2]
 80068cc:	041a      	lsls	r2, r3, #16
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	619a      	str	r2, [r3, #24]
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80068de:	b480      	push	{r7}
 80068e0:	b085      	sub	sp, #20
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
 80068e6:	460b      	mov	r3, r1
 80068e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80068f0:	887a      	ldrh	r2, [r7, #2]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4013      	ands	r3, r2
 80068f6:	041a      	lsls	r2, r3, #16
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	43d9      	mvns	r1, r3
 80068fc:	887b      	ldrh	r3, [r7, #2]
 80068fe:	400b      	ands	r3, r1
 8006900:	431a      	orrs	r2, r3
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	619a      	str	r2, [r3, #24]
}
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b086      	sub	sp, #24
 8006916:	af02      	add	r7, sp, #8
 8006918:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d101      	bne.n	8006924 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e108      	b.n	8006b36 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d106      	bne.n	8006944 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7fc f8dc 	bl	8002afc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2203      	movs	r2, #3
 8006948:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006952:	d102      	bne.n	800695a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4618      	mov	r0, r3
 8006960:	f002 fe9c 	bl	800969c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6818      	ldr	r0, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	7c1a      	ldrb	r2, [r3, #16]
 800696c:	f88d 2000 	strb.w	r2, [sp]
 8006970:	3304      	adds	r3, #4
 8006972:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006974:	f002 fe06 	bl	8009584 <USB_CoreInit>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2202      	movs	r2, #2
 8006982:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e0d5      	b.n	8006b36 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2100      	movs	r1, #0
 8006990:	4618      	mov	r0, r3
 8006992:	f002 fe94 	bl	80096be <USB_SetCurrentMode>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d005      	beq.n	80069a8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0c6      	b.n	8006b36 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069a8:	2300      	movs	r3, #0
 80069aa:	73fb      	strb	r3, [r7, #15]
 80069ac:	e04a      	b.n	8006a44 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80069ae:	7bfa      	ldrb	r2, [r7, #15]
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	4613      	mov	r3, r2
 80069b4:	00db      	lsls	r3, r3, #3
 80069b6:	4413      	add	r3, r2
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	440b      	add	r3, r1
 80069bc:	3315      	adds	r3, #21
 80069be:	2201      	movs	r2, #1
 80069c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80069c2:	7bfa      	ldrb	r2, [r7, #15]
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	4613      	mov	r3, r2
 80069c8:	00db      	lsls	r3, r3, #3
 80069ca:	4413      	add	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	440b      	add	r3, r1
 80069d0:	3314      	adds	r3, #20
 80069d2:	7bfa      	ldrb	r2, [r7, #15]
 80069d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80069d6:	7bfa      	ldrb	r2, [r7, #15]
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	b298      	uxth	r0, r3
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	4613      	mov	r3, r2
 80069e0:	00db      	lsls	r3, r3, #3
 80069e2:	4413      	add	r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	440b      	add	r3, r1
 80069e8:	332e      	adds	r3, #46	@ 0x2e
 80069ea:	4602      	mov	r2, r0
 80069ec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80069ee:	7bfa      	ldrb	r2, [r7, #15]
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	4613      	mov	r3, r2
 80069f4:	00db      	lsls	r3, r3, #3
 80069f6:	4413      	add	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	440b      	add	r3, r1
 80069fc:	3318      	adds	r3, #24
 80069fe:	2200      	movs	r2, #0
 8006a00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006a02:	7bfa      	ldrb	r2, [r7, #15]
 8006a04:	6879      	ldr	r1, [r7, #4]
 8006a06:	4613      	mov	r3, r2
 8006a08:	00db      	lsls	r3, r3, #3
 8006a0a:	4413      	add	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	440b      	add	r3, r1
 8006a10:	331c      	adds	r3, #28
 8006a12:	2200      	movs	r2, #0
 8006a14:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006a16:	7bfa      	ldrb	r2, [r7, #15]
 8006a18:	6879      	ldr	r1, [r7, #4]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	00db      	lsls	r3, r3, #3
 8006a1e:	4413      	add	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	440b      	add	r3, r1
 8006a24:	3320      	adds	r3, #32
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006a2a:	7bfa      	ldrb	r2, [r7, #15]
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	00db      	lsls	r3, r3, #3
 8006a32:	4413      	add	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	440b      	add	r3, r1
 8006a38:	3324      	adds	r3, #36	@ 0x24
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a3e:	7bfb      	ldrb	r3, [r7, #15]
 8006a40:	3301      	adds	r3, #1
 8006a42:	73fb      	strb	r3, [r7, #15]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	791b      	ldrb	r3, [r3, #4]
 8006a48:	7bfa      	ldrb	r2, [r7, #15]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d3af      	bcc.n	80069ae <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a4e:	2300      	movs	r3, #0
 8006a50:	73fb      	strb	r3, [r7, #15]
 8006a52:	e044      	b.n	8006ade <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006a54:	7bfa      	ldrb	r2, [r7, #15]
 8006a56:	6879      	ldr	r1, [r7, #4]
 8006a58:	4613      	mov	r3, r2
 8006a5a:	00db      	lsls	r3, r3, #3
 8006a5c:	4413      	add	r3, r2
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	440b      	add	r3, r1
 8006a62:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006a66:	2200      	movs	r2, #0
 8006a68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006a6a:	7bfa      	ldrb	r2, [r7, #15]
 8006a6c:	6879      	ldr	r1, [r7, #4]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	00db      	lsls	r3, r3, #3
 8006a72:	4413      	add	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	440b      	add	r3, r1
 8006a78:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006a7c:	7bfa      	ldrb	r2, [r7, #15]
 8006a7e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006a80:	7bfa      	ldrb	r2, [r7, #15]
 8006a82:	6879      	ldr	r1, [r7, #4]
 8006a84:	4613      	mov	r3, r2
 8006a86:	00db      	lsls	r3, r3, #3
 8006a88:	4413      	add	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	440b      	add	r3, r1
 8006a8e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006a92:	2200      	movs	r2, #0
 8006a94:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006a96:	7bfa      	ldrb	r2, [r7, #15]
 8006a98:	6879      	ldr	r1, [r7, #4]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	00db      	lsls	r3, r3, #3
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	440b      	add	r3, r1
 8006aa4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006aac:	7bfa      	ldrb	r2, [r7, #15]
 8006aae:	6879      	ldr	r1, [r7, #4]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	4413      	add	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	440b      	add	r3, r1
 8006aba:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006abe:	2200      	movs	r2, #0
 8006ac0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006ac2:	7bfa      	ldrb	r2, [r7, #15]
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	00db      	lsls	r3, r3, #3
 8006aca:	4413      	add	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	440b      	add	r3, r1
 8006ad0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	3301      	adds	r3, #1
 8006adc:	73fb      	strb	r3, [r7, #15]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	791b      	ldrb	r3, [r3, #4]
 8006ae2:	7bfa      	ldrb	r2, [r7, #15]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d3b5      	bcc.n	8006a54 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6818      	ldr	r0, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	7c1a      	ldrb	r2, [r3, #16]
 8006af0:	f88d 2000 	strb.w	r2, [sp]
 8006af4:	3304      	adds	r3, #4
 8006af6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006af8:	f002 fe2e 	bl	8009758 <USB_DevInit>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2202      	movs	r2, #2
 8006b06:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e013      	b.n	8006b36 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	7b1b      	ldrb	r3, [r3, #12]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d102      	bne.n	8006b2a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 f80b 	bl	8006b40 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f002 fffb 	bl	8009b2a <USB_DevDisconnect>

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b6e:	4b05      	ldr	r3, [pc, #20]	@ (8006b84 <HAL_PCDEx_ActivateLPM+0x44>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr
 8006b84:	10000003 	.word	0x10000003

08006b88 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a04      	ldr	r2, [pc, #16]	@ (8006ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b96:	6013      	str	r3, [r2, #0]
}
 8006b98:	bf00      	nop
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	40007000 	.word	0x40007000

08006ba8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006bb2:	4b23      	ldr	r3, [pc, #140]	@ (8006c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb6:	4a22      	ldr	r2, [pc, #136]	@ (8006c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006bbe:	4b20      	ldr	r3, [pc, #128]	@ (8006c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006bca:	4b1e      	ldr	r3, [pc, #120]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a1d      	ldr	r2, [pc, #116]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bd4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bd6:	f7fe fa75 	bl	80050c4 <HAL_GetTick>
 8006bda:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006bdc:	e009      	b.n	8006bf2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006bde:	f7fe fa71 	bl	80050c4 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006bec:	d901      	bls.n	8006bf2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e022      	b.n	8006c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006bf2:	4b14      	ldr	r3, [pc, #80]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bfe:	d1ee      	bne.n	8006bde <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006c00:	4b10      	ldr	r3, [pc, #64]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a0f      	ldr	r2, [pc, #60]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c0a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c0c:	f7fe fa5a 	bl	80050c4 <HAL_GetTick>
 8006c10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c12:	e009      	b.n	8006c28 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c14:	f7fe fa56 	bl	80050c4 <HAL_GetTick>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006c22:	d901      	bls.n	8006c28 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e007      	b.n	8006c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c28:	4b06      	ldr	r3, [pc, #24]	@ (8006c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c34:	d1ee      	bne.n	8006c14 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3708      	adds	r7, #8
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	40023800 	.word	0x40023800
 8006c44:	40007000 	.word	0x40007000

08006c48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006c50:	2300      	movs	r3, #0
 8006c52:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e291      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f000 8087 	beq.w	8006d7a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c6c:	4b96      	ldr	r3, [pc, #600]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f003 030c 	and.w	r3, r3, #12
 8006c74:	2b04      	cmp	r3, #4
 8006c76:	d00c      	beq.n	8006c92 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c78:	4b93      	ldr	r3, [pc, #588]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f003 030c 	and.w	r3, r3, #12
 8006c80:	2b08      	cmp	r3, #8
 8006c82:	d112      	bne.n	8006caa <HAL_RCC_OscConfig+0x62>
 8006c84:	4b90      	ldr	r3, [pc, #576]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c90:	d10b      	bne.n	8006caa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c92:	4b8d      	ldr	r3, [pc, #564]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d06c      	beq.n	8006d78 <HAL_RCC_OscConfig+0x130>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d168      	bne.n	8006d78 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e26b      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cb2:	d106      	bne.n	8006cc2 <HAL_RCC_OscConfig+0x7a>
 8006cb4:	4b84      	ldr	r3, [pc, #528]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a83      	ldr	r2, [pc, #524]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cbe:	6013      	str	r3, [r2, #0]
 8006cc0:	e02e      	b.n	8006d20 <HAL_RCC_OscConfig+0xd8>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d10c      	bne.n	8006ce4 <HAL_RCC_OscConfig+0x9c>
 8006cca:	4b7f      	ldr	r3, [pc, #508]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a7e      	ldr	r2, [pc, #504]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a7b      	ldr	r2, [pc, #492]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cdc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	e01d      	b.n	8006d20 <HAL_RCC_OscConfig+0xd8>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cec:	d10c      	bne.n	8006d08 <HAL_RCC_OscConfig+0xc0>
 8006cee:	4b76      	ldr	r3, [pc, #472]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a75      	ldr	r2, [pc, #468]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	4b73      	ldr	r3, [pc, #460]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a72      	ldr	r2, [pc, #456]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	e00b      	b.n	8006d20 <HAL_RCC_OscConfig+0xd8>
 8006d08:	4b6f      	ldr	r3, [pc, #444]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	4b6c      	ldr	r3, [pc, #432]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a6b      	ldr	r2, [pc, #428]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d013      	beq.n	8006d50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d28:	f7fe f9cc 	bl	80050c4 <HAL_GetTick>
 8006d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d2e:	e008      	b.n	8006d42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d30:	f7fe f9c8 	bl	80050c4 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	2b64      	cmp	r3, #100	@ 0x64
 8006d3c:	d901      	bls.n	8006d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e21f      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d42:	4b61      	ldr	r3, [pc, #388]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0f0      	beq.n	8006d30 <HAL_RCC_OscConfig+0xe8>
 8006d4e:	e014      	b.n	8006d7a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d50:	f7fe f9b8 	bl	80050c4 <HAL_GetTick>
 8006d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d56:	e008      	b.n	8006d6a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d58:	f7fe f9b4 	bl	80050c4 <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	2b64      	cmp	r3, #100	@ 0x64
 8006d64:	d901      	bls.n	8006d6a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e20b      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d6a:	4b57      	ldr	r3, [pc, #348]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1f0      	bne.n	8006d58 <HAL_RCC_OscConfig+0x110>
 8006d76:	e000      	b.n	8006d7a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0302 	and.w	r3, r3, #2
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d069      	beq.n	8006e5a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d86:	4b50      	ldr	r3, [pc, #320]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 030c 	and.w	r3, r3, #12
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00b      	beq.n	8006daa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d92:	4b4d      	ldr	r3, [pc, #308]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f003 030c 	and.w	r3, r3, #12
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d11c      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x190>
 8006d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d116      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006daa:	4b47      	ldr	r3, [pc, #284]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0302 	and.w	r3, r3, #2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d005      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x17a>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d001      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e1df      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dc2:	4b41      	ldr	r3, [pc, #260]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	493d      	ldr	r1, [pc, #244]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dd6:	e040      	b.n	8006e5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d023      	beq.n	8006e28 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006de0:	4b39      	ldr	r3, [pc, #228]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a38      	ldr	r2, [pc, #224]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006de6:	f043 0301 	orr.w	r3, r3, #1
 8006dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dec:	f7fe f96a 	bl	80050c4 <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006df4:	f7fe f966 	bl	80050c4 <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e1bd      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e06:	4b30      	ldr	r3, [pc, #192]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0f0      	beq.n	8006df4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e12:	4b2d      	ldr	r3, [pc, #180]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	00db      	lsls	r3, r3, #3
 8006e20:	4929      	ldr	r1, [pc, #164]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	600b      	str	r3, [r1, #0]
 8006e26:	e018      	b.n	8006e5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e28:	4b27      	ldr	r3, [pc, #156]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a26      	ldr	r2, [pc, #152]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
 8006e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e34:	f7fe f946 	bl	80050c4 <HAL_GetTick>
 8006e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e3a:	e008      	b.n	8006e4e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e3c:	f7fe f942 	bl	80050c4 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d901      	bls.n	8006e4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e199      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1f0      	bne.n	8006e3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0308 	and.w	r3, r3, #8
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d038      	beq.n	8006ed8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d019      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e6e:	4b16      	ldr	r3, [pc, #88]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e72:	4a15      	ldr	r2, [pc, #84]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e74:	f043 0301 	orr.w	r3, r3, #1
 8006e78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e7a:	f7fe f923 	bl	80050c4 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e80:	e008      	b.n	8006e94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e82:	f7fe f91f 	bl	80050c4 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d901      	bls.n	8006e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e176      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e94:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0f0      	beq.n	8006e82 <HAL_RCC_OscConfig+0x23a>
 8006ea0:	e01a      	b.n	8006ed8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ea2:	4b09      	ldr	r3, [pc, #36]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ea6:	4a08      	ldr	r2, [pc, #32]	@ (8006ec8 <HAL_RCC_OscConfig+0x280>)
 8006ea8:	f023 0301 	bic.w	r3, r3, #1
 8006eac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eae:	f7fe f909 	bl	80050c4 <HAL_GetTick>
 8006eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006eb4:	e00a      	b.n	8006ecc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006eb6:	f7fe f905 	bl	80050c4 <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d903      	bls.n	8006ecc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e15c      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
 8006ec8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ecc:	4b91      	ldr	r3, [pc, #580]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006ece:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ed0:	f003 0302 	and.w	r3, r3, #2
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1ee      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0304 	and.w	r3, r3, #4
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 80a4 	beq.w	800702e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ee6:	4b8b      	ldr	r3, [pc, #556]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10d      	bne.n	8006f0e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ef2:	4b88      	ldr	r3, [pc, #544]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef6:	4a87      	ldr	r2, [pc, #540]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006efe:	4b85      	ldr	r3, [pc, #532]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f06:	60bb      	str	r3, [r7, #8]
 8006f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f0e:	4b82      	ldr	r3, [pc, #520]	@ (8007118 <HAL_RCC_OscConfig+0x4d0>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d118      	bne.n	8006f4c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006f1a:	4b7f      	ldr	r3, [pc, #508]	@ (8007118 <HAL_RCC_OscConfig+0x4d0>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a7e      	ldr	r2, [pc, #504]	@ (8007118 <HAL_RCC_OscConfig+0x4d0>)
 8006f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f26:	f7fe f8cd 	bl	80050c4 <HAL_GetTick>
 8006f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f2c:	e008      	b.n	8006f40 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f2e:	f7fe f8c9 	bl	80050c4 <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	2b64      	cmp	r3, #100	@ 0x64
 8006f3a:	d901      	bls.n	8006f40 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	e120      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f40:	4b75      	ldr	r3, [pc, #468]	@ (8007118 <HAL_RCC_OscConfig+0x4d0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0f0      	beq.n	8006f2e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d106      	bne.n	8006f62 <HAL_RCC_OscConfig+0x31a>
 8006f54:	4b6f      	ldr	r3, [pc, #444]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f58:	4a6e      	ldr	r2, [pc, #440]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f60:	e02d      	b.n	8006fbe <HAL_RCC_OscConfig+0x376>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10c      	bne.n	8006f84 <HAL_RCC_OscConfig+0x33c>
 8006f6a:	4b6a      	ldr	r3, [pc, #424]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f6e:	4a69      	ldr	r2, [pc, #420]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f76:	4b67      	ldr	r3, [pc, #412]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7a:	4a66      	ldr	r2, [pc, #408]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f7c:	f023 0304 	bic.w	r3, r3, #4
 8006f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f82:	e01c      	b.n	8006fbe <HAL_RCC_OscConfig+0x376>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d10c      	bne.n	8006fa6 <HAL_RCC_OscConfig+0x35e>
 8006f8c:	4b61      	ldr	r3, [pc, #388]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f90:	4a60      	ldr	r2, [pc, #384]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f92:	f043 0304 	orr.w	r3, r3, #4
 8006f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f98:	4b5e      	ldr	r3, [pc, #376]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f9c:	4a5d      	ldr	r2, [pc, #372]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006f9e:	f043 0301 	orr.w	r3, r3, #1
 8006fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fa4:	e00b      	b.n	8006fbe <HAL_RCC_OscConfig+0x376>
 8006fa6:	4b5b      	ldr	r3, [pc, #364]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006faa:	4a5a      	ldr	r2, [pc, #360]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006fac:	f023 0301 	bic.w	r3, r3, #1
 8006fb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fb2:	4b58      	ldr	r3, [pc, #352]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb6:	4a57      	ldr	r2, [pc, #348]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006fb8:	f023 0304 	bic.w	r3, r3, #4
 8006fbc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d015      	beq.n	8006ff2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fc6:	f7fe f87d 	bl	80050c4 <HAL_GetTick>
 8006fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fcc:	e00a      	b.n	8006fe4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fce:	f7fe f879 	bl	80050c4 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d901      	bls.n	8006fe4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e0ce      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8006fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe8:	f003 0302 	and.w	r3, r3, #2
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d0ee      	beq.n	8006fce <HAL_RCC_OscConfig+0x386>
 8006ff0:	e014      	b.n	800701c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff2:	f7fe f867 	bl	80050c4 <HAL_GetTick>
 8006ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ff8:	e00a      	b.n	8007010 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ffa:	f7fe f863 	bl	80050c4 <HAL_GetTick>
 8006ffe:	4602      	mov	r2, r0
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007008:	4293      	cmp	r3, r2
 800700a:	d901      	bls.n	8007010 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	e0b8      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007010:	4b40      	ldr	r3, [pc, #256]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007014:	f003 0302 	and.w	r3, r3, #2
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1ee      	bne.n	8006ffa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800701c:	7dfb      	ldrb	r3, [r7, #23]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d105      	bne.n	800702e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007022:	4b3c      	ldr	r3, [pc, #240]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007026:	4a3b      	ldr	r2, [pc, #236]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800702c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 80a4 	beq.w	8007180 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007038:	4b36      	ldr	r3, [pc, #216]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f003 030c 	and.w	r3, r3, #12
 8007040:	2b08      	cmp	r3, #8
 8007042:	d06b      	beq.n	800711c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	2b02      	cmp	r3, #2
 800704a:	d149      	bne.n	80070e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800704c:	4b31      	ldr	r3, [pc, #196]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a30      	ldr	r2, [pc, #192]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007058:	f7fe f834 	bl	80050c4 <HAL_GetTick>
 800705c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800705e:	e008      	b.n	8007072 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007060:	f7fe f830 	bl	80050c4 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	2b02      	cmp	r3, #2
 800706c:	d901      	bls.n	8007072 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e087      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007072:	4b28      	ldr	r3, [pc, #160]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1f0      	bne.n	8007060 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	69da      	ldr	r2, [r3, #28]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	431a      	orrs	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708c:	019b      	lsls	r3, r3, #6
 800708e:	431a      	orrs	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007094:	085b      	lsrs	r3, r3, #1
 8007096:	3b01      	subs	r3, #1
 8007098:	041b      	lsls	r3, r3, #16
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a0:	061b      	lsls	r3, r3, #24
 80070a2:	4313      	orrs	r3, r2
 80070a4:	4a1b      	ldr	r2, [pc, #108]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80070aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070ac:	4b19      	ldr	r3, [pc, #100]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a18      	ldr	r2, [pc, #96]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070b8:	f7fe f804 	bl	80050c4 <HAL_GetTick>
 80070bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070be:	e008      	b.n	80070d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070c0:	f7fe f800 	bl	80050c4 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d901      	bls.n	80070d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e057      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070d2:	4b10      	ldr	r3, [pc, #64]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d0f0      	beq.n	80070c0 <HAL_RCC_OscConfig+0x478>
 80070de:	e04f      	b.n	8007180 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a0b      	ldr	r2, [pc, #44]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 80070e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ec:	f7fd ffea 	bl	80050c4 <HAL_GetTick>
 80070f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070f2:	e008      	b.n	8007106 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070f4:	f7fd ffe6 	bl	80050c4 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d901      	bls.n	8007106 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e03d      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007106:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <HAL_RCC_OscConfig+0x4cc>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1f0      	bne.n	80070f4 <HAL_RCC_OscConfig+0x4ac>
 8007112:	e035      	b.n	8007180 <HAL_RCC_OscConfig+0x538>
 8007114:	40023800 	.word	0x40023800
 8007118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800711c:	4b1b      	ldr	r3, [pc, #108]	@ (800718c <HAL_RCC_OscConfig+0x544>)
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	2b01      	cmp	r3, #1
 8007128:	d028      	beq.n	800717c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007134:	429a      	cmp	r2, r3
 8007136:	d121      	bne.n	800717c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007142:	429a      	cmp	r2, r3
 8007144:	d11a      	bne.n	800717c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800714c:	4013      	ands	r3, r2
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007152:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007154:	4293      	cmp	r3, r2
 8007156:	d111      	bne.n	800717c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	085b      	lsrs	r3, r3, #1
 8007164:	3b01      	subs	r3, #1
 8007166:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007168:	429a      	cmp	r2, r3
 800716a:	d107      	bne.n	800717c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007176:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007178:	429a      	cmp	r2, r3
 800717a:	d001      	beq.n	8007180 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e000      	b.n	8007182 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3718      	adds	r7, #24
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	40023800 	.word	0x40023800

08007190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800719a:	2300      	movs	r3, #0
 800719c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e0d0      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071a8:	4b6a      	ldr	r3, [pc, #424]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 030f 	and.w	r3, r3, #15
 80071b0:	683a      	ldr	r2, [r7, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d910      	bls.n	80071d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071b6:	4b67      	ldr	r3, [pc, #412]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f023 020f 	bic.w	r2, r3, #15
 80071be:	4965      	ldr	r1, [pc, #404]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c6:	4b63      	ldr	r3, [pc, #396]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 030f 	and.w	r3, r3, #15
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d001      	beq.n	80071d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e0b8      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d020      	beq.n	8007226 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071f0:	4b59      	ldr	r3, [pc, #356]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	4a58      	ldr	r2, [pc, #352]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 80071f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80071fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0308 	and.w	r3, r3, #8
 8007204:	2b00      	cmp	r3, #0
 8007206:	d005      	beq.n	8007214 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007208:	4b53      	ldr	r3, [pc, #332]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	4a52      	ldr	r2, [pc, #328]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 800720e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007212:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007214:	4b50      	ldr	r3, [pc, #320]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	494d      	ldr	r1, [pc, #308]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007222:	4313      	orrs	r3, r2
 8007224:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b00      	cmp	r3, #0
 8007230:	d040      	beq.n	80072b4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d107      	bne.n	800724a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800723a:	4b47      	ldr	r3, [pc, #284]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d115      	bne.n	8007272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e07f      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	2b02      	cmp	r3, #2
 8007250:	d107      	bne.n	8007262 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007252:	4b41      	ldr	r3, [pc, #260]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d109      	bne.n	8007272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e073      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007262:	4b3d      	ldr	r3, [pc, #244]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e06b      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007272:	4b39      	ldr	r3, [pc, #228]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f023 0203 	bic.w	r2, r3, #3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	4936      	ldr	r1, [pc, #216]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007280:	4313      	orrs	r3, r2
 8007282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007284:	f7fd ff1e 	bl	80050c4 <HAL_GetTick>
 8007288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800728a:	e00a      	b.n	80072a2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800728c:	f7fd ff1a 	bl	80050c4 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800729a:	4293      	cmp	r3, r2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e053      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072a2:	4b2d      	ldr	r3, [pc, #180]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 020c 	and.w	r2, r3, #12
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d1eb      	bne.n	800728c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072b4:	4b27      	ldr	r3, [pc, #156]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 030f 	and.w	r3, r3, #15
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d210      	bcs.n	80072e4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072c2:	4b24      	ldr	r3, [pc, #144]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f023 020f 	bic.w	r2, r3, #15
 80072ca:	4922      	ldr	r1, [pc, #136]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072d2:	4b20      	ldr	r3, [pc, #128]	@ (8007354 <HAL_RCC_ClockConfig+0x1c4>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 030f 	and.w	r3, r3, #15
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d001      	beq.n	80072e4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e032      	b.n	800734a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0304 	and.w	r3, r3, #4
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d008      	beq.n	8007302 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072f0:	4b19      	ldr	r3, [pc, #100]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	4916      	ldr	r1, [pc, #88]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0308 	and.w	r3, r3, #8
 800730a:	2b00      	cmp	r3, #0
 800730c:	d009      	beq.n	8007322 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800730e:	4b12      	ldr	r3, [pc, #72]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	490e      	ldr	r1, [pc, #56]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007322:	f000 f821 	bl	8007368 <HAL_RCC_GetSysClockFreq>
 8007326:	4602      	mov	r2, r0
 8007328:	4b0b      	ldr	r3, [pc, #44]	@ (8007358 <HAL_RCC_ClockConfig+0x1c8>)
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	091b      	lsrs	r3, r3, #4
 800732e:	f003 030f 	and.w	r3, r3, #15
 8007332:	490a      	ldr	r1, [pc, #40]	@ (800735c <HAL_RCC_ClockConfig+0x1cc>)
 8007334:	5ccb      	ldrb	r3, [r1, r3]
 8007336:	fa22 f303 	lsr.w	r3, r2, r3
 800733a:	4a09      	ldr	r2, [pc, #36]	@ (8007360 <HAL_RCC_ClockConfig+0x1d0>)
 800733c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800733e:	4b09      	ldr	r3, [pc, #36]	@ (8007364 <HAL_RCC_ClockConfig+0x1d4>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4618      	mov	r0, r3
 8007344:	f7fd fe7a 	bl	800503c <HAL_InitTick>

  return HAL_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	40023c00 	.word	0x40023c00
 8007358:	40023800 	.word	0x40023800
 800735c:	0800f9f4 	.word	0x0800f9f4
 8007360:	2000002c 	.word	0x2000002c
 8007364:	20000030 	.word	0x20000030

08007368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800736c:	b094      	sub	sp, #80	@ 0x50
 800736e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007370:	2300      	movs	r3, #0
 8007372:	647b      	str	r3, [r7, #68]	@ 0x44
 8007374:	2300      	movs	r3, #0
 8007376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007378:	2300      	movs	r3, #0
 800737a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800737c:	2300      	movs	r3, #0
 800737e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007380:	4b79      	ldr	r3, [pc, #484]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f003 030c 	and.w	r3, r3, #12
 8007388:	2b08      	cmp	r3, #8
 800738a:	d00d      	beq.n	80073a8 <HAL_RCC_GetSysClockFreq+0x40>
 800738c:	2b08      	cmp	r3, #8
 800738e:	f200 80e1 	bhi.w	8007554 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007392:	2b00      	cmp	r3, #0
 8007394:	d002      	beq.n	800739c <HAL_RCC_GetSysClockFreq+0x34>
 8007396:	2b04      	cmp	r3, #4
 8007398:	d003      	beq.n	80073a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800739a:	e0db      	b.n	8007554 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800739c:	4b73      	ldr	r3, [pc, #460]	@ (800756c <HAL_RCC_GetSysClockFreq+0x204>)
 800739e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073a0:	e0db      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073a2:	4b73      	ldr	r3, [pc, #460]	@ (8007570 <HAL_RCC_GetSysClockFreq+0x208>)
 80073a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073a6:	e0d8      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073a8:	4b6f      	ldr	r3, [pc, #444]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80073b2:	4b6d      	ldr	r3, [pc, #436]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d063      	beq.n	8007486 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073be:	4b6a      	ldr	r3, [pc, #424]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	099b      	lsrs	r3, r3, #6
 80073c4:	2200      	movs	r2, #0
 80073c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80073ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80073d2:	2300      	movs	r3, #0
 80073d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80073da:	4622      	mov	r2, r4
 80073dc:	462b      	mov	r3, r5
 80073de:	f04f 0000 	mov.w	r0, #0
 80073e2:	f04f 0100 	mov.w	r1, #0
 80073e6:	0159      	lsls	r1, r3, #5
 80073e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073ec:	0150      	lsls	r0, r2, #5
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4621      	mov	r1, r4
 80073f4:	1a51      	subs	r1, r2, r1
 80073f6:	6139      	str	r1, [r7, #16]
 80073f8:	4629      	mov	r1, r5
 80073fa:	eb63 0301 	sbc.w	r3, r3, r1
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	f04f 0300 	mov.w	r3, #0
 8007408:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800740c:	4659      	mov	r1, fp
 800740e:	018b      	lsls	r3, r1, #6
 8007410:	4651      	mov	r1, sl
 8007412:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007416:	4651      	mov	r1, sl
 8007418:	018a      	lsls	r2, r1, #6
 800741a:	4651      	mov	r1, sl
 800741c:	ebb2 0801 	subs.w	r8, r2, r1
 8007420:	4659      	mov	r1, fp
 8007422:	eb63 0901 	sbc.w	r9, r3, r1
 8007426:	f04f 0200 	mov.w	r2, #0
 800742a:	f04f 0300 	mov.w	r3, #0
 800742e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800743a:	4690      	mov	r8, r2
 800743c:	4699      	mov	r9, r3
 800743e:	4623      	mov	r3, r4
 8007440:	eb18 0303 	adds.w	r3, r8, r3
 8007444:	60bb      	str	r3, [r7, #8]
 8007446:	462b      	mov	r3, r5
 8007448:	eb49 0303 	adc.w	r3, r9, r3
 800744c:	60fb      	str	r3, [r7, #12]
 800744e:	f04f 0200 	mov.w	r2, #0
 8007452:	f04f 0300 	mov.w	r3, #0
 8007456:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800745a:	4629      	mov	r1, r5
 800745c:	024b      	lsls	r3, r1, #9
 800745e:	4621      	mov	r1, r4
 8007460:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007464:	4621      	mov	r1, r4
 8007466:	024a      	lsls	r2, r1, #9
 8007468:	4610      	mov	r0, r2
 800746a:	4619      	mov	r1, r3
 800746c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800746e:	2200      	movs	r2, #0
 8007470:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007474:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007478:	f7f9 fc8e 	bl	8000d98 <__aeabi_uldivmod>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4613      	mov	r3, r2
 8007482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007484:	e058      	b.n	8007538 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007486:	4b38      	ldr	r3, [pc, #224]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	099b      	lsrs	r3, r3, #6
 800748c:	2200      	movs	r2, #0
 800748e:	4618      	mov	r0, r3
 8007490:	4611      	mov	r1, r2
 8007492:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007496:	623b      	str	r3, [r7, #32]
 8007498:	2300      	movs	r3, #0
 800749a:	627b      	str	r3, [r7, #36]	@ 0x24
 800749c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80074a0:	4642      	mov	r2, r8
 80074a2:	464b      	mov	r3, r9
 80074a4:	f04f 0000 	mov.w	r0, #0
 80074a8:	f04f 0100 	mov.w	r1, #0
 80074ac:	0159      	lsls	r1, r3, #5
 80074ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074b2:	0150      	lsls	r0, r2, #5
 80074b4:	4602      	mov	r2, r0
 80074b6:	460b      	mov	r3, r1
 80074b8:	4641      	mov	r1, r8
 80074ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80074be:	4649      	mov	r1, r9
 80074c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80074d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80074d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80074d8:	ebb2 040a 	subs.w	r4, r2, sl
 80074dc:	eb63 050b 	sbc.w	r5, r3, fp
 80074e0:	f04f 0200 	mov.w	r2, #0
 80074e4:	f04f 0300 	mov.w	r3, #0
 80074e8:	00eb      	lsls	r3, r5, #3
 80074ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ee:	00e2      	lsls	r2, r4, #3
 80074f0:	4614      	mov	r4, r2
 80074f2:	461d      	mov	r5, r3
 80074f4:	4643      	mov	r3, r8
 80074f6:	18e3      	adds	r3, r4, r3
 80074f8:	603b      	str	r3, [r7, #0]
 80074fa:	464b      	mov	r3, r9
 80074fc:	eb45 0303 	adc.w	r3, r5, r3
 8007500:	607b      	str	r3, [r7, #4]
 8007502:	f04f 0200 	mov.w	r2, #0
 8007506:	f04f 0300 	mov.w	r3, #0
 800750a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800750e:	4629      	mov	r1, r5
 8007510:	028b      	lsls	r3, r1, #10
 8007512:	4621      	mov	r1, r4
 8007514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007518:	4621      	mov	r1, r4
 800751a:	028a      	lsls	r2, r1, #10
 800751c:	4610      	mov	r0, r2
 800751e:	4619      	mov	r1, r3
 8007520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007522:	2200      	movs	r2, #0
 8007524:	61bb      	str	r3, [r7, #24]
 8007526:	61fa      	str	r2, [r7, #28]
 8007528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800752c:	f7f9 fc34 	bl	8000d98 <__aeabi_uldivmod>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4613      	mov	r3, r2
 8007536:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007538:	4b0b      	ldr	r3, [pc, #44]	@ (8007568 <HAL_RCC_GetSysClockFreq+0x200>)
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	0c1b      	lsrs	r3, r3, #16
 800753e:	f003 0303 	and.w	r3, r3, #3
 8007542:	3301      	adds	r3, #1
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007548:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800754a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800754c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007550:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007552:	e002      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007554:	4b05      	ldr	r3, [pc, #20]	@ (800756c <HAL_RCC_GetSysClockFreq+0x204>)
 8007556:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800755a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800755c:	4618      	mov	r0, r3
 800755e:	3750      	adds	r7, #80	@ 0x50
 8007560:	46bd      	mov	sp, r7
 8007562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007566:	bf00      	nop
 8007568:	40023800 	.word	0x40023800
 800756c:	00f42400 	.word	0x00f42400
 8007570:	007a1200 	.word	0x007a1200

08007574 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007574:	b480      	push	{r7}
 8007576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007578:	4b03      	ldr	r3, [pc, #12]	@ (8007588 <HAL_RCC_GetHCLKFreq+0x14>)
 800757a:	681b      	ldr	r3, [r3, #0]
}
 800757c:	4618      	mov	r0, r3
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	2000002c 	.word	0x2000002c

0800758c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007590:	f7ff fff0 	bl	8007574 <HAL_RCC_GetHCLKFreq>
 8007594:	4602      	mov	r2, r0
 8007596:	4b05      	ldr	r3, [pc, #20]	@ (80075ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	0a9b      	lsrs	r3, r3, #10
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	4903      	ldr	r1, [pc, #12]	@ (80075b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075a2:	5ccb      	ldrb	r3, [r1, r3]
 80075a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	40023800 	.word	0x40023800
 80075b0:	0800fa04 	.word	0x0800fa04

080075b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075b8:	f7ff ffdc 	bl	8007574 <HAL_RCC_GetHCLKFreq>
 80075bc:	4602      	mov	r2, r0
 80075be:	4b05      	ldr	r3, [pc, #20]	@ (80075d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	0b5b      	lsrs	r3, r3, #13
 80075c4:	f003 0307 	and.w	r3, r3, #7
 80075c8:	4903      	ldr	r1, [pc, #12]	@ (80075d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075ca:	5ccb      	ldrb	r3, [r1, r3]
 80075cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	40023800 	.word	0x40023800
 80075d8:	0800fa04 	.word	0x0800fa04

080075dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b088      	sub	sp, #32
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80075e4:	2300      	movs	r3, #0
 80075e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80075e8:	2300      	movs	r3, #0
 80075ea:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80075ec:	2300      	movs	r3, #0
 80075ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80075f0:	2300      	movs	r3, #0
 80075f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d012      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007600:	4b65      	ldr	r3, [pc, #404]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	4a64      	ldr	r2, [pc, #400]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007606:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800760a:	6093      	str	r3, [r2, #8]
 800760c:	4b62      	ldr	r3, [pc, #392]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800760e:	689a      	ldr	r2, [r3, #8]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007614:	4960      	ldr	r1, [pc, #384]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007616:	4313      	orrs	r3, r2
 8007618:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761e:	2b00      	cmp	r3, #0
 8007620:	d101      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8007622:	2301      	movs	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d017      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007632:	4b59      	ldr	r3, [pc, #356]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007634:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007638:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007640:	4955      	ldr	r1, [pc, #340]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007642:	4313      	orrs	r3, r2
 8007644:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800764c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007650:	d101      	bne.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8007652:	2301      	movs	r3, #1
 8007654:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 800765e:	2301      	movs	r3, #1
 8007660:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d017      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800766e:	4b4a      	ldr	r3, [pc, #296]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007670:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007674:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767c:	4946      	ldr	r1, [pc, #280]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800767e:	4313      	orrs	r3, r2
 8007680:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007688:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800768c:	d101      	bne.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 800768e:	2301      	movs	r3, #1
 8007690:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800769a:	2301      	movs	r3, #1
 800769c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 808b 	beq.w	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80076ac:	4b3a      	ldr	r3, [pc, #232]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b0:	4a39      	ldr	r2, [pc, #228]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80076b8:	4b37      	ldr	r3, [pc, #220]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076c0:	60fb      	str	r3, [r7, #12]
 80076c2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80076c4:	4b35      	ldr	r3, [pc, #212]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a34      	ldr	r2, [pc, #208]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80076ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076d0:	f7fd fcf8 	bl	80050c4 <HAL_GetTick>
 80076d4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80076d6:	e008      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076d8:	f7fd fcf4 	bl	80050c4 <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	2b64      	cmp	r3, #100	@ 0x64
 80076e4:	d901      	bls.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e2bc      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80076ea:	4b2c      	ldr	r3, [pc, #176]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d0f0      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80076f6:	4b28      	ldr	r3, [pc, #160]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076fe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d035      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800770e:	693a      	ldr	r2, [r7, #16]
 8007710:	429a      	cmp	r2, r3
 8007712:	d02e      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007714:	4b20      	ldr	r3, [pc, #128]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800771c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800771e:	4b1e      	ldr	r3, [pc, #120]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007722:	4a1d      	ldr	r2, [pc, #116]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007728:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800772a:	4b1b      	ldr	r3, [pc, #108]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800772c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800772e:	4a1a      	ldr	r2, [pc, #104]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007734:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007736:	4a18      	ldr	r2, [pc, #96]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800773c:	4b16      	ldr	r3, [pc, #88]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800773e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	2b01      	cmp	r3, #1
 8007746:	d114      	bne.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007748:	f7fd fcbc 	bl	80050c4 <HAL_GetTick>
 800774c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800774e:	e00a      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007750:	f7fd fcb8 	bl	80050c4 <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800775e:	4293      	cmp	r3, r2
 8007760:	d901      	bls.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e27e      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007766:	4b0c      	ldr	r3, [pc, #48]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800776a:	f003 0302 	and.w	r3, r3, #2
 800776e:	2b00      	cmp	r3, #0
 8007770:	d0ee      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800777a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800777e:	d111      	bne.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800778c:	4b04      	ldr	r3, [pc, #16]	@ (80077a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800778e:	400b      	ands	r3, r1
 8007790:	4901      	ldr	r1, [pc, #4]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007792:	4313      	orrs	r3, r2
 8007794:	608b      	str	r3, [r1, #8]
 8007796:	e00b      	b.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007798:	40023800 	.word	0x40023800
 800779c:	40007000 	.word	0x40007000
 80077a0:	0ffffcff 	.word	0x0ffffcff
 80077a4:	4ba4      	ldr	r3, [pc, #656]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	4aa3      	ldr	r2, [pc, #652]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077aa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80077ae:	6093      	str	r3, [r2, #8]
 80077b0:	4ba1      	ldr	r3, [pc, #644]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077bc:	499e      	ldr	r1, [pc, #632]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0310 	and.w	r3, r3, #16
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d010      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80077ce:	4b9a      	ldr	r3, [pc, #616]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077d4:	4a98      	ldr	r2, [pc, #608]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80077de:	4b96      	ldr	r3, [pc, #600]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e8:	4993      	ldr	r1, [pc, #588]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077fc:	4b8e      	ldr	r3, [pc, #568]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80077fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007802:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800780a:	498b      	ldr	r1, [pc, #556]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800780c:	4313      	orrs	r3, r2
 800780e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800781e:	4b86      	ldr	r3, [pc, #536]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007824:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800782c:	4982      	ldr	r1, [pc, #520]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800782e:	4313      	orrs	r3, r2
 8007830:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00a      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007840:	4b7d      	ldr	r3, [pc, #500]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007846:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800784e:	497a      	ldr	r1, [pc, #488]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007850:	4313      	orrs	r3, r2
 8007852:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00a      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007862:	4b75      	ldr	r3, [pc, #468]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007868:	f023 0203 	bic.w	r2, r3, #3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007870:	4971      	ldr	r1, [pc, #452]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007872:	4313      	orrs	r3, r2
 8007874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00a      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007884:	4b6c      	ldr	r3, [pc, #432]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788a:	f023 020c 	bic.w	r2, r3, #12
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007892:	4969      	ldr	r1, [pc, #420]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007894:	4313      	orrs	r3, r2
 8007896:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00a      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80078a6:	4b64      	ldr	r3, [pc, #400]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078b4:	4960      	ldr	r1, [pc, #384]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00a      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80078c8:	4b5b      	ldr	r3, [pc, #364]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078d6:	4958      	ldr	r1, [pc, #352]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078d8:	4313      	orrs	r3, r2
 80078da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00a      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80078ea:	4b53      	ldr	r3, [pc, #332]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f8:	494f      	ldr	r1, [pc, #316]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00a      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800790c:	4b4a      	ldr	r3, [pc, #296]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800790e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007912:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800791a:	4947      	ldr	r1, [pc, #284]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800791c:	4313      	orrs	r3, r2
 800791e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00a      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800792e:	4b42      	ldr	r3, [pc, #264]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007934:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800793c:	493e      	ldr	r1, [pc, #248]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800793e:	4313      	orrs	r3, r2
 8007940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007950:	4b39      	ldr	r3, [pc, #228]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007956:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800795e:	4936      	ldr	r1, [pc, #216]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007960:	4313      	orrs	r3, r2
 8007962:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d011      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007972:	4b31      	ldr	r3, [pc, #196]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007978:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007980:	492d      	ldr	r1, [pc, #180]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007982:	4313      	orrs	r3, r2
 8007984:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800798c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007990:	d101      	bne.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8007992:	2301      	movs	r3, #1
 8007994:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80079a2:	4b25      	ldr	r3, [pc, #148]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079b0:	4921      	ldr	r1, [pc, #132]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00a      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80079c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ca:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079d2:	4919      	ldr	r1, [pc, #100]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079d4:	4313      	orrs	r3, r2
 80079d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00a      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80079e6:	4b14      	ldr	r3, [pc, #80]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ec:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079f4:	4910      	ldr	r1, [pc, #64]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d006      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 809d 	beq.w	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007a10:	4b09      	ldr	r3, [pc, #36]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a08      	ldr	r2, [pc, #32]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a1c:	f7fd fb52 	bl	80050c4 <HAL_GetTick>
 8007a20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a22:	e00b      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a24:	f7fd fb4e 	bl	80050c4 <HAL_GetTick>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	2b64      	cmp	r3, #100	@ 0x64
 8007a30:	d904      	bls.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a32:	2303      	movs	r3, #3
 8007a34:	e116      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8007a36:	bf00      	nop
 8007a38:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a3c:	4b8b      	ldr	r3, [pc, #556]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1ed      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d017      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d113      	bne.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007a5c:	4b83      	ldr	r3, [pc, #524]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a62:	0e1b      	lsrs	r3, r3, #24
 8007a64:	f003 030f 	and.w	r3, r3, #15
 8007a68:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	019a      	lsls	r2, r3, #6
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	061b      	lsls	r3, r3, #24
 8007a74:	431a      	orrs	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	071b      	lsls	r3, r3, #28
 8007a7c:	497b      	ldr	r1, [pc, #492]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d004      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a98:	d00a      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d024      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007aae:	d11f      	bne.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ab0:	4b6e      	ldr	r3, [pc, #440]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ab6:	0f1b      	lsrs	r3, r3, #28
 8007ab8:	f003 0307 	and.w	r3, r3, #7
 8007abc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	019a      	lsls	r2, r3, #6
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	061b      	lsls	r3, r3, #24
 8007aca:	431a      	orrs	r2, r3
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	071b      	lsls	r3, r3, #28
 8007ad0:	4966      	ldr	r1, [pc, #408]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007ad8:	4b64      	ldr	r3, [pc, #400]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ada:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ade:	f023 021f 	bic.w	r2, r3, #31
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	4960      	ldr	r1, [pc, #384]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00d      	beq.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	019a      	lsls	r2, r3, #6
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	061b      	lsls	r3, r3, #24
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	071b      	lsls	r3, r3, #28
 8007b10:	4956      	ldr	r1, [pc, #344]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b12:	4313      	orrs	r3, r2
 8007b14:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b18:	4b54      	ldr	r3, [pc, #336]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a53      	ldr	r2, [pc, #332]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b24:	f7fd face 	bl	80050c4 <HAL_GetTick>
 8007b28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b2a:	e008      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b2c:	f7fd faca 	bl	80050c4 <HAL_GetTick>
 8007b30:	4602      	mov	r2, r0
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	1ad3      	subs	r3, r2, r3
 8007b36:	2b64      	cmp	r3, #100	@ 0x64
 8007b38:	d901      	bls.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e092      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b3e:	4b4b      	ldr	r3, [pc, #300]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0f0      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	f040 8088 	bne.w	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007b52:	4b46      	ldr	r3, [pc, #280]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a45      	ldr	r2, [pc, #276]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b5e:	f7fd fab1 	bl	80050c4 <HAL_GetTick>
 8007b62:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b64:	e008      	b.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007b66:	f7fd faad 	bl	80050c4 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	2b64      	cmp	r3, #100	@ 0x64
 8007b72:	d901      	bls.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e075      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b78:	4b3c      	ldr	r3, [pc, #240]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b84:	d0ef      	beq.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d003      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d009      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d024      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d120      	bne.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007bae:	4b2f      	ldr	r3, [pc, #188]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bb4:	0c1b      	lsrs	r3, r3, #16
 8007bb6:	f003 0303 	and.w	r3, r3, #3
 8007bba:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	019a      	lsls	r2, r3, #6
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	041b      	lsls	r3, r3, #16
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	695b      	ldr	r3, [r3, #20]
 8007bcc:	061b      	lsls	r3, r3, #24
 8007bce:	4927      	ldr	r1, [pc, #156]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007bd6:	4b25      	ldr	r3, [pc, #148]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bdc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	021b      	lsls	r3, r3, #8
 8007be8:	4920      	ldr	r1, [pc, #128]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bea:	4313      	orrs	r3, r2
 8007bec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d018      	beq.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x652>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c04:	d113      	bne.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c06:	4b19      	ldr	r3, [pc, #100]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c0c:	0e1b      	lsrs	r3, r3, #24
 8007c0e:	f003 030f 	and.w	r3, r3, #15
 8007c12:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	019a      	lsls	r2, r3, #6
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	041b      	lsls	r3, r3, #16
 8007c20:	431a      	orrs	r2, r3
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	061b      	lsls	r3, r3, #24
 8007c26:	4911      	ldr	r1, [pc, #68]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a0e      	ldr	r2, [pc, #56]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c3a:	f7fd fa43 	bl	80050c4 <HAL_GetTick>
 8007c3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007c40:	e008      	b.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007c42:	f7fd fa3f 	bl	80050c4 <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	2b64      	cmp	r3, #100	@ 0x64
 8007c4e:	d901      	bls.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e007      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007c54:	4b05      	ldr	r3, [pc, #20]	@ (8007c6c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c60:	d1ef      	bne.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8007c62:	2300      	movs	r3, #0
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	40023800 	.word	0x40023800

08007c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e049      	b.n	8007d16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d106      	bne.n	8007c9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fa fdec 	bl	8002874 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	3304      	adds	r3, #4
 8007cac:	4619      	mov	r1, r3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	f000 f998 	bl	8007fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3708      	adds	r7, #8
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
	...

08007d20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d001      	beq.n	8007d38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e04c      	b.n	8007dd2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a26      	ldr	r2, [pc, #152]	@ (8007de0 <HAL_TIM_Base_Start+0xc0>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d022      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d52:	d01d      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a22      	ldr	r2, [pc, #136]	@ (8007de4 <HAL_TIM_Base_Start+0xc4>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d018      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a21      	ldr	r2, [pc, #132]	@ (8007de8 <HAL_TIM_Base_Start+0xc8>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d013      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8007dec <HAL_TIM_Base_Start+0xcc>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d00e      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a1e      	ldr	r2, [pc, #120]	@ (8007df0 <HAL_TIM_Base_Start+0xd0>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d009      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a1c      	ldr	r2, [pc, #112]	@ (8007df4 <HAL_TIM_Base_Start+0xd4>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d004      	beq.n	8007d90 <HAL_TIM_Base_Start+0x70>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007df8 <HAL_TIM_Base_Start+0xd8>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d115      	bne.n	8007dbc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	4b19      	ldr	r3, [pc, #100]	@ (8007dfc <HAL_TIM_Base_Start+0xdc>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2b06      	cmp	r3, #6
 8007da0:	d015      	beq.n	8007dce <HAL_TIM_Base_Start+0xae>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007da8:	d011      	beq.n	8007dce <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f042 0201 	orr.w	r2, r2, #1
 8007db8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dba:	e008      	b.n	8007dce <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0201 	orr.w	r2, r2, #1
 8007dca:	601a      	str	r2, [r3, #0]
 8007dcc:	e000      	b.n	8007dd0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40010000 	.word	0x40010000
 8007de4:	40000400 	.word	0x40000400
 8007de8:	40000800 	.word	0x40000800
 8007dec:	40000c00 	.word	0x40000c00
 8007df0:	40010400 	.word	0x40010400
 8007df4:	40014000 	.word	0x40014000
 8007df8:	40001800 	.word	0x40001800
 8007dfc:	00010007 	.word	0x00010007

08007e00 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	6a1a      	ldr	r2, [r3, #32]
 8007e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8007e4c <HAL_TIM_Base_Stop+0x4c>)
 8007e10:	4013      	ands	r3, r2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10f      	bne.n	8007e36 <HAL_TIM_Base_Stop+0x36>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6a1a      	ldr	r2, [r3, #32]
 8007e1c:	f240 4344 	movw	r3, #1092	@ 0x444
 8007e20:	4013      	ands	r3, r2
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d107      	bne.n	8007e36 <HAL_TIM_Base_Stop+0x36>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f022 0201 	bic.w	r2, r2, #1
 8007e34:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr
 8007e4c:	00111111 	.word	0x00111111

08007e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d101      	bne.n	8007e6c <HAL_TIM_ConfigClockSource+0x1c>
 8007e68:	2302      	movs	r3, #2
 8007e6a:	e0b4      	b.n	8007fd6 <HAL_TIM_ConfigClockSource+0x186>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	4b56      	ldr	r3, [pc, #344]	@ (8007fe0 <HAL_TIM_ConfigClockSource+0x190>)
 8007e88:	4013      	ands	r3, r2
 8007e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ea4:	d03e      	beq.n	8007f24 <HAL_TIM_ConfigClockSource+0xd4>
 8007ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eaa:	f200 8087 	bhi.w	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eb2:	f000 8086 	beq.w	8007fc2 <HAL_TIM_ConfigClockSource+0x172>
 8007eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eba:	d87f      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007ebc:	2b70      	cmp	r3, #112	@ 0x70
 8007ebe:	d01a      	beq.n	8007ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8007ec0:	2b70      	cmp	r3, #112	@ 0x70
 8007ec2:	d87b      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007ec4:	2b60      	cmp	r3, #96	@ 0x60
 8007ec6:	d050      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0x11a>
 8007ec8:	2b60      	cmp	r3, #96	@ 0x60
 8007eca:	d877      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007ecc:	2b50      	cmp	r3, #80	@ 0x50
 8007ece:	d03c      	beq.n	8007f4a <HAL_TIM_ConfigClockSource+0xfa>
 8007ed0:	2b50      	cmp	r3, #80	@ 0x50
 8007ed2:	d873      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007ed4:	2b40      	cmp	r3, #64	@ 0x40
 8007ed6:	d058      	beq.n	8007f8a <HAL_TIM_ConfigClockSource+0x13a>
 8007ed8:	2b40      	cmp	r3, #64	@ 0x40
 8007eda:	d86f      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007edc:	2b30      	cmp	r3, #48	@ 0x30
 8007ede:	d064      	beq.n	8007faa <HAL_TIM_ConfigClockSource+0x15a>
 8007ee0:	2b30      	cmp	r3, #48	@ 0x30
 8007ee2:	d86b      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007ee4:	2b20      	cmp	r3, #32
 8007ee6:	d060      	beq.n	8007faa <HAL_TIM_ConfigClockSource+0x15a>
 8007ee8:	2b20      	cmp	r3, #32
 8007eea:	d867      	bhi.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d05c      	beq.n	8007faa <HAL_TIM_ConfigClockSource+0x15a>
 8007ef0:	2b10      	cmp	r3, #16
 8007ef2:	d05a      	beq.n	8007faa <HAL_TIM_ConfigClockSource+0x15a>
 8007ef4:	e062      	b.n	8007fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f06:	f000 f98d 	bl	8008224 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	68ba      	ldr	r2, [r7, #8]
 8007f20:	609a      	str	r2, [r3, #8]
      break;
 8007f22:	e04f      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f34:	f000 f976 	bl	8008224 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	689a      	ldr	r2, [r3, #8]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f46:	609a      	str	r2, [r3, #8]
      break;
 8007f48:	e03c      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f56:	461a      	mov	r2, r3
 8007f58:	f000 f8ea 	bl	8008130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2150      	movs	r1, #80	@ 0x50
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 f943 	bl	80081ee <TIM_ITRx_SetConfig>
      break;
 8007f68:	e02c      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f76:	461a      	mov	r2, r3
 8007f78:	f000 f909 	bl	800818e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2160      	movs	r1, #96	@ 0x60
 8007f82:	4618      	mov	r0, r3
 8007f84:	f000 f933 	bl	80081ee <TIM_ITRx_SetConfig>
      break;
 8007f88:	e01c      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f96:	461a      	mov	r2, r3
 8007f98:	f000 f8ca 	bl	8008130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2140      	movs	r1, #64	@ 0x40
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f000 f923 	bl	80081ee <TIM_ITRx_SetConfig>
      break;
 8007fa8:	e00c      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	4610      	mov	r0, r2
 8007fb6:	f000 f91a 	bl	80081ee <TIM_ITRx_SetConfig>
      break;
 8007fba:	e003      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8007fc0:	e000      	b.n	8007fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3710      	adds	r7, #16
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	fffeff88 	.word	0xfffeff88

08007fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a43      	ldr	r2, [pc, #268]	@ (8008104 <TIM_Base_SetConfig+0x120>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d013      	beq.n	8008024 <TIM_Base_SetConfig+0x40>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008002:	d00f      	beq.n	8008024 <TIM_Base_SetConfig+0x40>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a40      	ldr	r2, [pc, #256]	@ (8008108 <TIM_Base_SetConfig+0x124>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d00b      	beq.n	8008024 <TIM_Base_SetConfig+0x40>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a3f      	ldr	r2, [pc, #252]	@ (800810c <TIM_Base_SetConfig+0x128>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d007      	beq.n	8008024 <TIM_Base_SetConfig+0x40>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a3e      	ldr	r2, [pc, #248]	@ (8008110 <TIM_Base_SetConfig+0x12c>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d003      	beq.n	8008024 <TIM_Base_SetConfig+0x40>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a3d      	ldr	r2, [pc, #244]	@ (8008114 <TIM_Base_SetConfig+0x130>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d108      	bne.n	8008036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800802a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	4313      	orrs	r3, r2
 8008034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a32      	ldr	r2, [pc, #200]	@ (8008104 <TIM_Base_SetConfig+0x120>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d02b      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008044:	d027      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a2f      	ldr	r2, [pc, #188]	@ (8008108 <TIM_Base_SetConfig+0x124>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d023      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a2e      	ldr	r2, [pc, #184]	@ (800810c <TIM_Base_SetConfig+0x128>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d01f      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a2d      	ldr	r2, [pc, #180]	@ (8008110 <TIM_Base_SetConfig+0x12c>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d01b      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a2c      	ldr	r2, [pc, #176]	@ (8008114 <TIM_Base_SetConfig+0x130>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d017      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a2b      	ldr	r2, [pc, #172]	@ (8008118 <TIM_Base_SetConfig+0x134>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d013      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a2a      	ldr	r2, [pc, #168]	@ (800811c <TIM_Base_SetConfig+0x138>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d00f      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a29      	ldr	r2, [pc, #164]	@ (8008120 <TIM_Base_SetConfig+0x13c>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00b      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a28      	ldr	r2, [pc, #160]	@ (8008124 <TIM_Base_SetConfig+0x140>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d007      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a27      	ldr	r2, [pc, #156]	@ (8008128 <TIM_Base_SetConfig+0x144>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d003      	beq.n	8008096 <TIM_Base_SetConfig+0xb2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a26      	ldr	r2, [pc, #152]	@ (800812c <TIM_Base_SetConfig+0x148>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d108      	bne.n	80080a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800809c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	68fa      	ldr	r2, [r7, #12]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	695b      	ldr	r3, [r3, #20]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008104 <TIM_Base_SetConfig+0x120>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d003      	beq.n	80080d6 <TIM_Base_SetConfig+0xf2>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a10      	ldr	r2, [pc, #64]	@ (8008114 <TIM_Base_SetConfig+0x130>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d103      	bne.n	80080de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	691a      	ldr	r2, [r3, #16]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f043 0204 	orr.w	r2, r3, #4
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	601a      	str	r2, [r3, #0]
}
 80080f6:	bf00      	nop
 80080f8:	3714      	adds	r7, #20
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	40010000 	.word	0x40010000
 8008108:	40000400 	.word	0x40000400
 800810c:	40000800 	.word	0x40000800
 8008110:	40000c00 	.word	0x40000c00
 8008114:	40010400 	.word	0x40010400
 8008118:	40014000 	.word	0x40014000
 800811c:	40014400 	.word	0x40014400
 8008120:	40014800 	.word	0x40014800
 8008124:	40001800 	.word	0x40001800
 8008128:	40001c00 	.word	0x40001c00
 800812c:	40002000 	.word	0x40002000

08008130 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008130:	b480      	push	{r7}
 8008132:	b087      	sub	sp, #28
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6a1b      	ldr	r3, [r3, #32]
 8008146:	f023 0201 	bic.w	r2, r3, #1
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	699b      	ldr	r3, [r3, #24]
 8008152:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800815a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	011b      	lsls	r3, r3, #4
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	4313      	orrs	r3, r2
 8008164:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f023 030a 	bic.w	r3, r3, #10
 800816c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800816e:	697a      	ldr	r2, [r7, #20]
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	4313      	orrs	r3, r2
 8008174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	697a      	ldr	r2, [r7, #20]
 8008180:	621a      	str	r2, [r3, #32]
}
 8008182:	bf00      	nop
 8008184:	371c      	adds	r7, #28
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800818e:	b480      	push	{r7}
 8008190:	b087      	sub	sp, #28
 8008192:	af00      	add	r7, sp, #0
 8008194:	60f8      	str	r0, [r7, #12]
 8008196:	60b9      	str	r1, [r7, #8]
 8008198:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	f023 0210 	bic.w	r2, r3, #16
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	699b      	ldr	r3, [r3, #24]
 80081b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80081b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	031b      	lsls	r3, r3, #12
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80081ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	011b      	lsls	r3, r3, #4
 80081d0:	697a      	ldr	r2, [r7, #20]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	693a      	ldr	r2, [r7, #16]
 80081da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	621a      	str	r2, [r3, #32]
}
 80081e2:	bf00      	nop
 80081e4:	371c      	adds	r7, #28
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b085      	sub	sp, #20
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
 80081f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4313      	orrs	r3, r2
 800820c:	f043 0307 	orr.w	r3, r3, #7
 8008210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	609a      	str	r2, [r3, #8]
}
 8008218:	bf00      	nop
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008224:	b480      	push	{r7}
 8008226:	b087      	sub	sp, #28
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
 8008230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800823e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	021a      	lsls	r2, r3, #8
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	431a      	orrs	r2, r3
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	4313      	orrs	r3, r2
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	4313      	orrs	r3, r2
 8008250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	609a      	str	r2, [r3, #8]
}
 8008258:	bf00      	nop
 800825a:	371c      	adds	r7, #28
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008264:	b480      	push	{r7}
 8008266:	b085      	sub	sp, #20
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008274:	2b01      	cmp	r3, #1
 8008276:	d101      	bne.n	800827c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008278:	2302      	movs	r3, #2
 800827a:	e06d      	b.n	8008358 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2202      	movs	r2, #2
 8008288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a30      	ldr	r2, [pc, #192]	@ (8008364 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d004      	beq.n	80082b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a2f      	ldr	r2, [pc, #188]	@ (8008368 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d108      	bne.n	80082c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80082b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	68fa      	ldr	r2, [r7, #12]
 80082be:	4313      	orrs	r3, r2
 80082c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a20      	ldr	r2, [pc, #128]	@ (8008364 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d022      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082ee:	d01d      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a1d      	ldr	r2, [pc, #116]	@ (800836c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d018      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a1c      	ldr	r2, [pc, #112]	@ (8008370 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d013      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a1a      	ldr	r2, [pc, #104]	@ (8008374 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d00e      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a15      	ldr	r2, [pc, #84]	@ (8008368 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d009      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a16      	ldr	r2, [pc, #88]	@ (8008378 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d004      	beq.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a15      	ldr	r2, [pc, #84]	@ (800837c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d10c      	bne.n	8008346 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008332:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	68ba      	ldr	r2, [r7, #8]
 800833a:	4313      	orrs	r3, r2
 800833c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	68ba      	ldr	r2, [r7, #8]
 8008344:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2201      	movs	r2, #1
 800834a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3714      	adds	r7, #20
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr
 8008364:	40010000 	.word	0x40010000
 8008368:	40010400 	.word	0x40010400
 800836c:	40000400 	.word	0x40000400
 8008370:	40000800 	.word	0x40000800
 8008374:	40000c00 	.word	0x40000c00
 8008378:	40014000 	.word	0x40014000
 800837c:	40001800 	.word	0x40001800

08008380 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e040      	b.n	8008414 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008396:	2b00      	cmp	r3, #0
 8008398:	d106      	bne.n	80083a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7fa fa84 	bl	80028b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2224      	movs	r2, #36	@ 0x24
 80083ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f022 0201 	bic.w	r2, r2, #1
 80083bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d002      	beq.n	80083cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fed6 	bl	8009178 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fc6f 	bl	8008cb0 <UART_SetConfig>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d101      	bne.n	80083dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80083d8:	2301      	movs	r3, #1
 80083da:	e01b      	b.n	8008414 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	685a      	ldr	r2, [r3, #4]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	689a      	ldr	r2, [r3, #8]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80083fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f042 0201 	orr.w	r2, r2, #1
 800840a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 ff55 	bl	80092bc <UART_CheckIdleState>
 8008412:	4603      	mov	r3, r0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3708      	adds	r7, #8
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b08a      	sub	sp, #40	@ 0x28
 8008420:	af02      	add	r7, sp, #8
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	603b      	str	r3, [r7, #0]
 8008428:	4613      	mov	r3, r2
 800842a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008430:	2b20      	cmp	r3, #32
 8008432:	d177      	bne.n	8008524 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <HAL_UART_Transmit+0x24>
 800843a:	88fb      	ldrh	r3, [r7, #6]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d101      	bne.n	8008444 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e070      	b.n	8008526 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2200      	movs	r2, #0
 8008448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2221      	movs	r2, #33	@ 0x21
 8008450:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008452:	f7fc fe37 	bl	80050c4 <HAL_GetTick>
 8008456:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	88fa      	ldrh	r2, [r7, #6]
 800845c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	88fa      	ldrh	r2, [r7, #6]
 8008464:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008470:	d108      	bne.n	8008484 <HAL_UART_Transmit+0x68>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d104      	bne.n	8008484 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800847a:	2300      	movs	r3, #0
 800847c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	61bb      	str	r3, [r7, #24]
 8008482:	e003      	b.n	800848c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008488:	2300      	movs	r3, #0
 800848a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800848c:	e02f      	b.n	80084ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	9300      	str	r3, [sp, #0]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2200      	movs	r2, #0
 8008496:	2180      	movs	r1, #128	@ 0x80
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f000 ff66 	bl	800936a <UART_WaitOnFlagUntilTimeout>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d004      	beq.n	80084ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2220      	movs	r2, #32
 80084a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80084aa:	2303      	movs	r3, #3
 80084ac:	e03b      	b.n	8008526 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10b      	bne.n	80084cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	881b      	ldrh	r3, [r3, #0]
 80084b8:	461a      	mov	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	3302      	adds	r3, #2
 80084c8:	61bb      	str	r3, [r7, #24]
 80084ca:	e007      	b.n	80084dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	781a      	ldrb	r2, [r3, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	3301      	adds	r3, #1
 80084da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	3b01      	subs	r3, #1
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1c9      	bne.n	800848e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	9300      	str	r3, [sp, #0]
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	2200      	movs	r2, #0
 8008502:	2140      	movs	r1, #64	@ 0x40
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f000 ff30 	bl	800936a <UART_WaitOnFlagUntilTimeout>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d004      	beq.n	800851a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2220      	movs	r2, #32
 8008514:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008516:	2303      	movs	r3, #3
 8008518:	e005      	b.n	8008526 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2220      	movs	r2, #32
 800851e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008520:	2300      	movs	r3, #0
 8008522:	e000      	b.n	8008526 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008524:	2302      	movs	r3, #2
  }
}
 8008526:	4618      	mov	r0, r3
 8008528:	3720      	adds	r7, #32
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b08a      	sub	sp, #40	@ 0x28
 8008532:	af02      	add	r7, sp, #8
 8008534:	60f8      	str	r0, [r7, #12]
 8008536:	60b9      	str	r1, [r7, #8]
 8008538:	603b      	str	r3, [r7, #0]
 800853a:	4613      	mov	r3, r2
 800853c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008544:	2b20      	cmp	r3, #32
 8008546:	f040 80b5 	bne.w	80086b4 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <HAL_UART_Receive+0x28>
 8008550:	88fb      	ldrh	r3, [r7, #6]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d101      	bne.n	800855a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e0ad      	b.n	80086b6 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2222      	movs	r2, #34	@ 0x22
 8008566:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008570:	f7fc fda8 	bl	80050c4 <HAL_GetTick>
 8008574:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	88fa      	ldrh	r2, [r7, #6]
 800857a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	88fa      	ldrh	r2, [r7, #6]
 8008582:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800858e:	d10e      	bne.n	80085ae <HAL_UART_Receive+0x80>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	691b      	ldr	r3, [r3, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d105      	bne.n	80085a4 <HAL_UART_Receive+0x76>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800859e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085a2:	e02d      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	22ff      	movs	r2, #255	@ 0xff
 80085a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085ac:	e028      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10d      	bne.n	80085d2 <HAL_UART_Receive+0xa4>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d104      	bne.n	80085c8 <HAL_UART_Receive+0x9a>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	22ff      	movs	r2, #255	@ 0xff
 80085c2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085c6:	e01b      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	227f      	movs	r2, #127	@ 0x7f
 80085cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085d0:	e016      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085da:	d10d      	bne.n	80085f8 <HAL_UART_Receive+0xca>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d104      	bne.n	80085ee <HAL_UART_Receive+0xc0>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	227f      	movs	r2, #127	@ 0x7f
 80085e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085ec:	e008      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	223f      	movs	r2, #63	@ 0x3f
 80085f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085f6:	e003      	b.n	8008600 <HAL_UART_Receive+0xd2>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008606:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008610:	d108      	bne.n	8008624 <HAL_UART_Receive+0xf6>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d104      	bne.n	8008624 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800861a:	2300      	movs	r3, #0
 800861c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	61bb      	str	r3, [r7, #24]
 8008622:	e003      	b.n	800862c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008628:	2300      	movs	r3, #0
 800862a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800862c:	e036      	b.n	800869c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	2200      	movs	r2, #0
 8008636:	2120      	movs	r1, #32
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f000 fe96 	bl	800936a <UART_WaitOnFlagUntilTimeout>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d005      	beq.n	8008650 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2220      	movs	r2, #32
 8008648:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e032      	b.n	80086b6 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10c      	bne.n	8008670 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865c:	b29a      	uxth	r2, r3
 800865e:	8a7b      	ldrh	r3, [r7, #18]
 8008660:	4013      	ands	r3, r2
 8008662:	b29a      	uxth	r2, r3
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	3302      	adds	r3, #2
 800866c:	61bb      	str	r3, [r7, #24]
 800866e:	e00c      	b.n	800868a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008676:	b2da      	uxtb	r2, r3
 8008678:	8a7b      	ldrh	r3, [r7, #18]
 800867a:	b2db      	uxtb	r3, r3
 800867c:	4013      	ands	r3, r2
 800867e:	b2da      	uxtb	r2, r3
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	3301      	adds	r3, #1
 8008688:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008690:	b29b      	uxth	r3, r3
 8008692:	3b01      	subs	r3, #1
 8008694:	b29a      	uxth	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1c2      	bne.n	800862e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80086b0:	2300      	movs	r3, #0
 80086b2:	e000      	b.n	80086b6 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80086b4:	2302      	movs	r3, #2
  }
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3720      	adds	r7, #32
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
	...

080086c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b0ba      	sub	sp, #232	@ 0xe8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80086ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80086ee:	4013      	ands	r3, r2
 80086f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80086f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d115      	bne.n	8008728 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80086fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00f      	beq.n	8008728 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800870c:	f003 0320 	and.w	r3, r3, #32
 8008710:	2b00      	cmp	r3, #0
 8008712:	d009      	beq.n	8008728 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 82b1 	beq.w	8008c80 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	4798      	blx	r3
      }
      return;
 8008726:	e2ab      	b.n	8008c80 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008728:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800872c:	2b00      	cmp	r3, #0
 800872e:	f000 8117 	beq.w	8008960 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d106      	bne.n	800874c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800873e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008742:	4b85      	ldr	r3, [pc, #532]	@ (8008958 <HAL_UART_IRQHandler+0x298>)
 8008744:	4013      	ands	r3, r2
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 810a 	beq.w	8008960 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800874c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b00      	cmp	r3, #0
 8008756:	d011      	beq.n	800877c <HAL_UART_IRQHandler+0xbc>
 8008758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800875c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00b      	beq.n	800877c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2201      	movs	r2, #1
 800876a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008772:	f043 0201 	orr.w	r2, r3, #1
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800877c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d011      	beq.n	80087ac <HAL_UART_IRQHandler+0xec>
 8008788:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800878c:	f003 0301 	and.w	r3, r3, #1
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00b      	beq.n	80087ac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2202      	movs	r2, #2
 800879a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087a2:	f043 0204 	orr.w	r2, r3, #4
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087b0:	f003 0304 	and.w	r3, r3, #4
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d011      	beq.n	80087dc <HAL_UART_IRQHandler+0x11c>
 80087b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087bc:	f003 0301 	and.w	r3, r3, #1
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00b      	beq.n	80087dc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2204      	movs	r2, #4
 80087ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087d2:	f043 0202 	orr.w	r2, r3, #2
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087e0:	f003 0308 	and.w	r3, r3, #8
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d017      	beq.n	8008818 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087ec:	f003 0320 	and.w	r3, r3, #32
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d105      	bne.n	8008800 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80087f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00b      	beq.n	8008818 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2208      	movs	r2, #8
 8008806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800880e:	f043 0208 	orr.w	r2, r3, #8
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800881c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008820:	2b00      	cmp	r3, #0
 8008822:	d012      	beq.n	800884a <HAL_UART_IRQHandler+0x18a>
 8008824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008828:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00c      	beq.n	800884a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008838:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008840:	f043 0220 	orr.w	r2, r3, #32
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008850:	2b00      	cmp	r3, #0
 8008852:	f000 8217 	beq.w	8008c84 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00d      	beq.n	800887e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b00      	cmp	r3, #0
 800886c:	d007      	beq.n	800887e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008872:	2b00      	cmp	r3, #0
 8008874:	d003      	beq.n	800887e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008884:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008892:	2b40      	cmp	r3, #64	@ 0x40
 8008894:	d005      	beq.n	80088a2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008896:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800889a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d04f      	beq.n	8008942 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fdce 	bl	8009444 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088b2:	2b40      	cmp	r3, #64	@ 0x40
 80088b4:	d141      	bne.n	800893a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	3308      	adds	r3, #8
 80088bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3308      	adds	r3, #8
 80088de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80088e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80088ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80088f2:	e841 2300 	strex	r3, r2, [r1]
 80088f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80088fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1d9      	bne.n	80088b6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008906:	2b00      	cmp	r3, #0
 8008908:	d013      	beq.n	8008932 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800890e:	4a13      	ldr	r2, [pc, #76]	@ (800895c <HAL_UART_IRQHandler+0x29c>)
 8008910:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008916:	4618      	mov	r0, r3
 8008918:	f7fd fb88 	bl	800602c <HAL_DMA_Abort_IT>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d017      	beq.n	8008952 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800892c:	4610      	mov	r0, r2
 800892e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008930:	e00f      	b.n	8008952 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f7f9 feac 	bl	8002690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008938:	e00b      	b.n	8008952 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7f9 fea8 	bl	8002690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008940:	e007      	b.n	8008952 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f7f9 fea4 	bl	8002690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008950:	e198      	b.n	8008c84 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008952:	bf00      	nop
    return;
 8008954:	e196      	b.n	8008c84 <HAL_UART_IRQHandler+0x5c4>
 8008956:	bf00      	nop
 8008958:	04000120 	.word	0x04000120
 800895c:	0800950d 	.word	0x0800950d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008964:	2b01      	cmp	r3, #1
 8008966:	f040 8166 	bne.w	8008c36 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800896a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800896e:	f003 0310 	and.w	r3, r3, #16
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 815f 	beq.w	8008c36 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 8158 	beq.w	8008c36 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2210      	movs	r2, #16
 800898c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008998:	2b40      	cmp	r3, #64	@ 0x40
 800899a:	f040 80d0 	bne.w	8008b3e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 80ab 	beq.w	8008b0a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089be:	429a      	cmp	r2, r3
 80089c0:	f080 80a3 	bcs.w	8008b0a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089d2:	69db      	ldr	r3, [r3, #28]
 80089d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089d8:	f000 8086 	beq.w	8008ae8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80089e8:	e853 3f00 	ldrex	r3, [r3]
 80089ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80089f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	461a      	mov	r2, r3
 8008a02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a16:	e841 2300 	strex	r3, r2, [r1]
 8008a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1da      	bne.n	80089dc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a38:	f023 0301 	bic.w	r3, r3, #1
 8008a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3308      	adds	r3, #8
 8008a46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a56:	e841 2300 	strex	r3, r2, [r1]
 8008a5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1e1      	bne.n	8008a26 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	3308      	adds	r3, #8
 8008a68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a6c:	e853 3f00 	ldrex	r3, [r3]
 8008a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3308      	adds	r3, #8
 8008a82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008a88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008a8e:	e841 2300 	strex	r3, r2, [r1]
 8008a92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008a94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1e3      	bne.n	8008a62 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ab0:	e853 3f00 	ldrex	r3, [r3]
 8008ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ab8:	f023 0310 	bic.w	r3, r3, #16
 8008abc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008acc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ace:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ad0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ad2:	e841 2300 	strex	r3, r2, [r1]
 8008ad6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d1e4      	bne.n	8008aa8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7fd fa32 	bl	8005f4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	1ad3      	subs	r3, r2, r3
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	4619      	mov	r1, r3
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f8c8 	bl	8008c98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008b08:	e0be      	b.n	8008c88 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b14:	429a      	cmp	r2, r3
 8008b16:	f040 80b7 	bne.w	8008c88 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b24:	f040 80b0 	bne.w	8008c88 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b34:	4619      	mov	r1, r3
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f8ae 	bl	8008c98 <HAL_UARTEx_RxEventCallback>
      return;
 8008b3c:	e0a4      	b.n	8008c88 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f000 8096 	beq.w	8008c8c <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 8008b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f000 8091 	beq.w	8008c8c <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b94:	e841 2300 	strex	r3, r2, [r1]
 8008b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1e4      	bne.n	8008b6a <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	3308      	adds	r3, #8
 8008ba6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008baa:	e853 3f00 	ldrex	r3, [r3]
 8008bae:	623b      	str	r3, [r7, #32]
   return(result);
 8008bb0:	6a3b      	ldr	r3, [r7, #32]
 8008bb2:	f023 0301 	bic.w	r3, r3, #1
 8008bb6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	3308      	adds	r3, #8
 8008bc0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008bc4:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bcc:	e841 2300 	strex	r3, r2, [r1]
 8008bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1e3      	bne.n	8008ba0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2220      	movs	r2, #32
 8008bdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	e853 3f00 	ldrex	r3, [r3]
 8008bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f023 0310 	bic.w	r3, r3, #16
 8008c00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	461a      	mov	r2, r3
 8008c0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c0e:	61fb      	str	r3, [r7, #28]
 8008c10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c12:	69b9      	ldr	r1, [r7, #24]
 8008c14:	69fa      	ldr	r2, [r7, #28]
 8008c16:	e841 2300 	strex	r3, r2, [r1]
 8008c1a:	617b      	str	r3, [r7, #20]
   return(result);
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1e4      	bne.n	8008bec <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2202      	movs	r2, #2
 8008c26:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f832 	bl	8008c98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008c34:	e02a      	b.n	8008c8c <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00e      	beq.n	8008c60 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d008      	beq.n	8008c60 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d01c      	beq.n	8008c90 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	4798      	blx	r3
    }
    return;
 8008c5e:	e017      	b.n	8008c90 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d012      	beq.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
 8008c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00c      	beq.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 fc59 	bl	8009530 <UART_EndTransmit_IT>
    return;
 8008c7e:	e008      	b.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
      return;
 8008c80:	bf00      	nop
 8008c82:	e006      	b.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
    return;
 8008c84:	bf00      	nop
 8008c86:	e004      	b.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
      return;
 8008c88:	bf00      	nop
 8008c8a:	e002      	b.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
      return;
 8008c8c:	bf00      	nop
 8008c8e:	e000      	b.n	8008c92 <HAL_UART_IRQHandler+0x5d2>
    return;
 8008c90:	bf00      	nop
  }

}
 8008c92:	37e8      	adds	r7, #232	@ 0xe8
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b088      	sub	sp, #32
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689a      	ldr	r2, [r3, #8]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	431a      	orrs	r2, r3
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	4ba6      	ldr	r3, [pc, #664]	@ (8008f74 <UART_SetConfig+0x2c4>)
 8008cdc:	4013      	ands	r3, r2
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	6812      	ldr	r2, [r2, #0]
 8008ce2:	6979      	ldr	r1, [r7, #20]
 8008ce4:	430b      	orrs	r3, r1
 8008ce6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	68da      	ldr	r2, [r3, #12]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	699b      	ldr	r3, [r3, #24]
 8008d02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6a1b      	ldr	r3, [r3, #32]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	697a      	ldr	r2, [r7, #20]
 8008d1e:	430a      	orrs	r2, r1
 8008d20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a94      	ldr	r2, [pc, #592]	@ (8008f78 <UART_SetConfig+0x2c8>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d120      	bne.n	8008d6e <UART_SetConfig+0xbe>
 8008d2c:	4b93      	ldr	r3, [pc, #588]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d32:	f003 0303 	and.w	r3, r3, #3
 8008d36:	2b03      	cmp	r3, #3
 8008d38:	d816      	bhi.n	8008d68 <UART_SetConfig+0xb8>
 8008d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d40 <UART_SetConfig+0x90>)
 8008d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d40:	08008d51 	.word	0x08008d51
 8008d44:	08008d5d 	.word	0x08008d5d
 8008d48:	08008d57 	.word	0x08008d57
 8008d4c:	08008d63 	.word	0x08008d63
 8008d50:	2301      	movs	r3, #1
 8008d52:	77fb      	strb	r3, [r7, #31]
 8008d54:	e150      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008d56:	2302      	movs	r3, #2
 8008d58:	77fb      	strb	r3, [r7, #31]
 8008d5a:	e14d      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008d5c:	2304      	movs	r3, #4
 8008d5e:	77fb      	strb	r3, [r7, #31]
 8008d60:	e14a      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008d62:	2308      	movs	r3, #8
 8008d64:	77fb      	strb	r3, [r7, #31]
 8008d66:	e147      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008d68:	2310      	movs	r3, #16
 8008d6a:	77fb      	strb	r3, [r7, #31]
 8008d6c:	e144      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a83      	ldr	r2, [pc, #524]	@ (8008f80 <UART_SetConfig+0x2d0>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d132      	bne.n	8008dde <UART_SetConfig+0x12e>
 8008d78:	4b80      	ldr	r3, [pc, #512]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d7e:	f003 030c 	and.w	r3, r3, #12
 8008d82:	2b0c      	cmp	r3, #12
 8008d84:	d828      	bhi.n	8008dd8 <UART_SetConfig+0x128>
 8008d86:	a201      	add	r2, pc, #4	@ (adr r2, 8008d8c <UART_SetConfig+0xdc>)
 8008d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d8c:	08008dc1 	.word	0x08008dc1
 8008d90:	08008dd9 	.word	0x08008dd9
 8008d94:	08008dd9 	.word	0x08008dd9
 8008d98:	08008dd9 	.word	0x08008dd9
 8008d9c:	08008dcd 	.word	0x08008dcd
 8008da0:	08008dd9 	.word	0x08008dd9
 8008da4:	08008dd9 	.word	0x08008dd9
 8008da8:	08008dd9 	.word	0x08008dd9
 8008dac:	08008dc7 	.word	0x08008dc7
 8008db0:	08008dd9 	.word	0x08008dd9
 8008db4:	08008dd9 	.word	0x08008dd9
 8008db8:	08008dd9 	.word	0x08008dd9
 8008dbc:	08008dd3 	.word	0x08008dd3
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	77fb      	strb	r3, [r7, #31]
 8008dc4:	e118      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	77fb      	strb	r3, [r7, #31]
 8008dca:	e115      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008dcc:	2304      	movs	r3, #4
 8008dce:	77fb      	strb	r3, [r7, #31]
 8008dd0:	e112      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008dd2:	2308      	movs	r3, #8
 8008dd4:	77fb      	strb	r3, [r7, #31]
 8008dd6:	e10f      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008dd8:	2310      	movs	r3, #16
 8008dda:	77fb      	strb	r3, [r7, #31]
 8008ddc:	e10c      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4a68      	ldr	r2, [pc, #416]	@ (8008f84 <UART_SetConfig+0x2d4>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d120      	bne.n	8008e2a <UART_SetConfig+0x17a>
 8008de8:	4b64      	ldr	r3, [pc, #400]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008df2:	2b30      	cmp	r3, #48	@ 0x30
 8008df4:	d013      	beq.n	8008e1e <UART_SetConfig+0x16e>
 8008df6:	2b30      	cmp	r3, #48	@ 0x30
 8008df8:	d814      	bhi.n	8008e24 <UART_SetConfig+0x174>
 8008dfa:	2b20      	cmp	r3, #32
 8008dfc:	d009      	beq.n	8008e12 <UART_SetConfig+0x162>
 8008dfe:	2b20      	cmp	r3, #32
 8008e00:	d810      	bhi.n	8008e24 <UART_SetConfig+0x174>
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d002      	beq.n	8008e0c <UART_SetConfig+0x15c>
 8008e06:	2b10      	cmp	r3, #16
 8008e08:	d006      	beq.n	8008e18 <UART_SetConfig+0x168>
 8008e0a:	e00b      	b.n	8008e24 <UART_SetConfig+0x174>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	77fb      	strb	r3, [r7, #31]
 8008e10:	e0f2      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e12:	2302      	movs	r3, #2
 8008e14:	77fb      	strb	r3, [r7, #31]
 8008e16:	e0ef      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e18:	2304      	movs	r3, #4
 8008e1a:	77fb      	strb	r3, [r7, #31]
 8008e1c:	e0ec      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e1e:	2308      	movs	r3, #8
 8008e20:	77fb      	strb	r3, [r7, #31]
 8008e22:	e0e9      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e24:	2310      	movs	r3, #16
 8008e26:	77fb      	strb	r3, [r7, #31]
 8008e28:	e0e6      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a56      	ldr	r2, [pc, #344]	@ (8008f88 <UART_SetConfig+0x2d8>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d120      	bne.n	8008e76 <UART_SetConfig+0x1c6>
 8008e34:	4b51      	ldr	r3, [pc, #324]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e40:	d013      	beq.n	8008e6a <UART_SetConfig+0x1ba>
 8008e42:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e44:	d814      	bhi.n	8008e70 <UART_SetConfig+0x1c0>
 8008e46:	2b80      	cmp	r3, #128	@ 0x80
 8008e48:	d009      	beq.n	8008e5e <UART_SetConfig+0x1ae>
 8008e4a:	2b80      	cmp	r3, #128	@ 0x80
 8008e4c:	d810      	bhi.n	8008e70 <UART_SetConfig+0x1c0>
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d002      	beq.n	8008e58 <UART_SetConfig+0x1a8>
 8008e52:	2b40      	cmp	r3, #64	@ 0x40
 8008e54:	d006      	beq.n	8008e64 <UART_SetConfig+0x1b4>
 8008e56:	e00b      	b.n	8008e70 <UART_SetConfig+0x1c0>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	77fb      	strb	r3, [r7, #31]
 8008e5c:	e0cc      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e5e:	2302      	movs	r3, #2
 8008e60:	77fb      	strb	r3, [r7, #31]
 8008e62:	e0c9      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e64:	2304      	movs	r3, #4
 8008e66:	77fb      	strb	r3, [r7, #31]
 8008e68:	e0c6      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e6a:	2308      	movs	r3, #8
 8008e6c:	77fb      	strb	r3, [r7, #31]
 8008e6e:	e0c3      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e70:	2310      	movs	r3, #16
 8008e72:	77fb      	strb	r3, [r7, #31]
 8008e74:	e0c0      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a44      	ldr	r2, [pc, #272]	@ (8008f8c <UART_SetConfig+0x2dc>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d125      	bne.n	8008ecc <UART_SetConfig+0x21c>
 8008e80:	4b3e      	ldr	r3, [pc, #248]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e8e:	d017      	beq.n	8008ec0 <UART_SetConfig+0x210>
 8008e90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e94:	d817      	bhi.n	8008ec6 <UART_SetConfig+0x216>
 8008e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e9a:	d00b      	beq.n	8008eb4 <UART_SetConfig+0x204>
 8008e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ea0:	d811      	bhi.n	8008ec6 <UART_SetConfig+0x216>
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <UART_SetConfig+0x1fe>
 8008ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eaa:	d006      	beq.n	8008eba <UART_SetConfig+0x20a>
 8008eac:	e00b      	b.n	8008ec6 <UART_SetConfig+0x216>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	77fb      	strb	r3, [r7, #31]
 8008eb2:	e0a1      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008eb4:	2302      	movs	r3, #2
 8008eb6:	77fb      	strb	r3, [r7, #31]
 8008eb8:	e09e      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008eba:	2304      	movs	r3, #4
 8008ebc:	77fb      	strb	r3, [r7, #31]
 8008ebe:	e09b      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008ec0:	2308      	movs	r3, #8
 8008ec2:	77fb      	strb	r3, [r7, #31]
 8008ec4:	e098      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008ec6:	2310      	movs	r3, #16
 8008ec8:	77fb      	strb	r3, [r7, #31]
 8008eca:	e095      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a2f      	ldr	r2, [pc, #188]	@ (8008f90 <UART_SetConfig+0x2e0>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d125      	bne.n	8008f22 <UART_SetConfig+0x272>
 8008ed6:	4b29      	ldr	r3, [pc, #164]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008edc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008ee0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ee4:	d017      	beq.n	8008f16 <UART_SetConfig+0x266>
 8008ee6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008eea:	d817      	bhi.n	8008f1c <UART_SetConfig+0x26c>
 8008eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ef0:	d00b      	beq.n	8008f0a <UART_SetConfig+0x25a>
 8008ef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ef6:	d811      	bhi.n	8008f1c <UART_SetConfig+0x26c>
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d003      	beq.n	8008f04 <UART_SetConfig+0x254>
 8008efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f00:	d006      	beq.n	8008f10 <UART_SetConfig+0x260>
 8008f02:	e00b      	b.n	8008f1c <UART_SetConfig+0x26c>
 8008f04:	2301      	movs	r3, #1
 8008f06:	77fb      	strb	r3, [r7, #31]
 8008f08:	e076      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	77fb      	strb	r3, [r7, #31]
 8008f0e:	e073      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f10:	2304      	movs	r3, #4
 8008f12:	77fb      	strb	r3, [r7, #31]
 8008f14:	e070      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f16:	2308      	movs	r3, #8
 8008f18:	77fb      	strb	r3, [r7, #31]
 8008f1a:	e06d      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f1c:	2310      	movs	r3, #16
 8008f1e:	77fb      	strb	r3, [r7, #31]
 8008f20:	e06a      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a1b      	ldr	r2, [pc, #108]	@ (8008f94 <UART_SetConfig+0x2e4>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d138      	bne.n	8008f9e <UART_SetConfig+0x2ee>
 8008f2c:	4b13      	ldr	r3, [pc, #76]	@ (8008f7c <UART_SetConfig+0x2cc>)
 8008f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008f36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f3a:	d017      	beq.n	8008f6c <UART_SetConfig+0x2bc>
 8008f3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f40:	d82a      	bhi.n	8008f98 <UART_SetConfig+0x2e8>
 8008f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f46:	d00b      	beq.n	8008f60 <UART_SetConfig+0x2b0>
 8008f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f4c:	d824      	bhi.n	8008f98 <UART_SetConfig+0x2e8>
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d003      	beq.n	8008f5a <UART_SetConfig+0x2aa>
 8008f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f56:	d006      	beq.n	8008f66 <UART_SetConfig+0x2b6>
 8008f58:	e01e      	b.n	8008f98 <UART_SetConfig+0x2e8>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	77fb      	strb	r3, [r7, #31]
 8008f5e:	e04b      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f60:	2302      	movs	r3, #2
 8008f62:	77fb      	strb	r3, [r7, #31]
 8008f64:	e048      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f66:	2304      	movs	r3, #4
 8008f68:	77fb      	strb	r3, [r7, #31]
 8008f6a:	e045      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f6c:	2308      	movs	r3, #8
 8008f6e:	77fb      	strb	r3, [r7, #31]
 8008f70:	e042      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f72:	bf00      	nop
 8008f74:	efff69f3 	.word	0xefff69f3
 8008f78:	40011000 	.word	0x40011000
 8008f7c:	40023800 	.word	0x40023800
 8008f80:	40004400 	.word	0x40004400
 8008f84:	40004800 	.word	0x40004800
 8008f88:	40004c00 	.word	0x40004c00
 8008f8c:	40005000 	.word	0x40005000
 8008f90:	40011400 	.word	0x40011400
 8008f94:	40007800 	.word	0x40007800
 8008f98:	2310      	movs	r3, #16
 8008f9a:	77fb      	strb	r3, [r7, #31]
 8008f9c:	e02c      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a72      	ldr	r2, [pc, #456]	@ (800916c <UART_SetConfig+0x4bc>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d125      	bne.n	8008ff4 <UART_SetConfig+0x344>
 8008fa8:	4b71      	ldr	r3, [pc, #452]	@ (8009170 <UART_SetConfig+0x4c0>)
 8008faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008fb2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008fb6:	d017      	beq.n	8008fe8 <UART_SetConfig+0x338>
 8008fb8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008fbc:	d817      	bhi.n	8008fee <UART_SetConfig+0x33e>
 8008fbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fc2:	d00b      	beq.n	8008fdc <UART_SetConfig+0x32c>
 8008fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fc8:	d811      	bhi.n	8008fee <UART_SetConfig+0x33e>
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d003      	beq.n	8008fd6 <UART_SetConfig+0x326>
 8008fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fd2:	d006      	beq.n	8008fe2 <UART_SetConfig+0x332>
 8008fd4:	e00b      	b.n	8008fee <UART_SetConfig+0x33e>
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	77fb      	strb	r3, [r7, #31]
 8008fda:	e00d      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008fdc:	2302      	movs	r3, #2
 8008fde:	77fb      	strb	r3, [r7, #31]
 8008fe0:	e00a      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008fe2:	2304      	movs	r3, #4
 8008fe4:	77fb      	strb	r3, [r7, #31]
 8008fe6:	e007      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008fe8:	2308      	movs	r3, #8
 8008fea:	77fb      	strb	r3, [r7, #31]
 8008fec:	e004      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008fee:	2310      	movs	r3, #16
 8008ff0:	77fb      	strb	r3, [r7, #31]
 8008ff2:	e001      	b.n	8008ff8 <UART_SetConfig+0x348>
 8008ff4:	2310      	movs	r3, #16
 8008ff6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	69db      	ldr	r3, [r3, #28]
 8008ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009000:	d15b      	bne.n	80090ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009002:	7ffb      	ldrb	r3, [r7, #31]
 8009004:	2b08      	cmp	r3, #8
 8009006:	d828      	bhi.n	800905a <UART_SetConfig+0x3aa>
 8009008:	a201      	add	r2, pc, #4	@ (adr r2, 8009010 <UART_SetConfig+0x360>)
 800900a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900e:	bf00      	nop
 8009010:	08009035 	.word	0x08009035
 8009014:	0800903d 	.word	0x0800903d
 8009018:	08009045 	.word	0x08009045
 800901c:	0800905b 	.word	0x0800905b
 8009020:	0800904b 	.word	0x0800904b
 8009024:	0800905b 	.word	0x0800905b
 8009028:	0800905b 	.word	0x0800905b
 800902c:	0800905b 	.word	0x0800905b
 8009030:	08009053 	.word	0x08009053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009034:	f7fe faaa 	bl	800758c <HAL_RCC_GetPCLK1Freq>
 8009038:	61b8      	str	r0, [r7, #24]
        break;
 800903a:	e013      	b.n	8009064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800903c:	f7fe faba 	bl	80075b4 <HAL_RCC_GetPCLK2Freq>
 8009040:	61b8      	str	r0, [r7, #24]
        break;
 8009042:	e00f      	b.n	8009064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009044:	4b4b      	ldr	r3, [pc, #300]	@ (8009174 <UART_SetConfig+0x4c4>)
 8009046:	61bb      	str	r3, [r7, #24]
        break;
 8009048:	e00c      	b.n	8009064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800904a:	f7fe f98d 	bl	8007368 <HAL_RCC_GetSysClockFreq>
 800904e:	61b8      	str	r0, [r7, #24]
        break;
 8009050:	e008      	b.n	8009064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009056:	61bb      	str	r3, [r7, #24]
        break;
 8009058:	e004      	b.n	8009064 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800905a:	2300      	movs	r3, #0
 800905c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800905e:	2301      	movs	r3, #1
 8009060:	77bb      	strb	r3, [r7, #30]
        break;
 8009062:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d074      	beq.n	8009154 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	005a      	lsls	r2, r3, #1
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	085b      	lsrs	r3, r3, #1
 8009074:	441a      	add	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	fbb2 f3f3 	udiv	r3, r2, r3
 800907e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	2b0f      	cmp	r3, #15
 8009084:	d916      	bls.n	80090b4 <UART_SetConfig+0x404>
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800908c:	d212      	bcs.n	80090b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	b29b      	uxth	r3, r3
 8009092:	f023 030f 	bic.w	r3, r3, #15
 8009096:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	085b      	lsrs	r3, r3, #1
 800909c:	b29b      	uxth	r3, r3
 800909e:	f003 0307 	and.w	r3, r3, #7
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	89fb      	ldrh	r3, [r7, #14]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	89fa      	ldrh	r2, [r7, #14]
 80090b0:	60da      	str	r2, [r3, #12]
 80090b2:	e04f      	b.n	8009154 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	77bb      	strb	r3, [r7, #30]
 80090b8:	e04c      	b.n	8009154 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80090ba:	7ffb      	ldrb	r3, [r7, #31]
 80090bc:	2b08      	cmp	r3, #8
 80090be:	d828      	bhi.n	8009112 <UART_SetConfig+0x462>
 80090c0:	a201      	add	r2, pc, #4	@ (adr r2, 80090c8 <UART_SetConfig+0x418>)
 80090c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c6:	bf00      	nop
 80090c8:	080090ed 	.word	0x080090ed
 80090cc:	080090f5 	.word	0x080090f5
 80090d0:	080090fd 	.word	0x080090fd
 80090d4:	08009113 	.word	0x08009113
 80090d8:	08009103 	.word	0x08009103
 80090dc:	08009113 	.word	0x08009113
 80090e0:	08009113 	.word	0x08009113
 80090e4:	08009113 	.word	0x08009113
 80090e8:	0800910b 	.word	0x0800910b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090ec:	f7fe fa4e 	bl	800758c <HAL_RCC_GetPCLK1Freq>
 80090f0:	61b8      	str	r0, [r7, #24]
        break;
 80090f2:	e013      	b.n	800911c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090f4:	f7fe fa5e 	bl	80075b4 <HAL_RCC_GetPCLK2Freq>
 80090f8:	61b8      	str	r0, [r7, #24]
        break;
 80090fa:	e00f      	b.n	800911c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090fc:	4b1d      	ldr	r3, [pc, #116]	@ (8009174 <UART_SetConfig+0x4c4>)
 80090fe:	61bb      	str	r3, [r7, #24]
        break;
 8009100:	e00c      	b.n	800911c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009102:	f7fe f931 	bl	8007368 <HAL_RCC_GetSysClockFreq>
 8009106:	61b8      	str	r0, [r7, #24]
        break;
 8009108:	e008      	b.n	800911c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800910a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800910e:	61bb      	str	r3, [r7, #24]
        break;
 8009110:	e004      	b.n	800911c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009112:	2300      	movs	r3, #0
 8009114:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	77bb      	strb	r3, [r7, #30]
        break;
 800911a:	bf00      	nop
    }

    if (pclk != 0U)
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d018      	beq.n	8009154 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	085a      	lsrs	r2, r3, #1
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	441a      	add	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	fbb2 f3f3 	udiv	r3, r2, r3
 8009134:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	2b0f      	cmp	r3, #15
 800913a:	d909      	bls.n	8009150 <UART_SetConfig+0x4a0>
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009142:	d205      	bcs.n	8009150 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	b29a      	uxth	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	60da      	str	r2, [r3, #12]
 800914e:	e001      	b.n	8009154 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009160:	7fbb      	ldrb	r3, [r7, #30]
}
 8009162:	4618      	mov	r0, r3
 8009164:	3720      	adds	r7, #32
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	40007c00 	.word	0x40007c00
 8009170:	40023800 	.word	0x40023800
 8009174:	00f42400 	.word	0x00f42400

08009178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009184:	f003 0308 	and.w	r3, r3, #8
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00a      	beq.n	80091a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	430a      	orrs	r2, r1
 80091a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a6:	f003 0301 	and.w	r3, r3, #1
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00a      	beq.n	80091c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	430a      	orrs	r2, r1
 80091c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091c8:	f003 0302 	and.w	r3, r3, #2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00a      	beq.n	80091e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	430a      	orrs	r2, r1
 80091e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ea:	f003 0304 	and.w	r3, r3, #4
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00a      	beq.n	8009208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	430a      	orrs	r2, r1
 8009206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800920c:	f003 0310 	and.w	r3, r3, #16
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00a      	beq.n	800922a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	430a      	orrs	r2, r1
 8009228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922e:	f003 0320 	and.w	r3, r3, #32
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00a      	beq.n	800924c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	430a      	orrs	r2, r1
 800924a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009254:	2b00      	cmp	r3, #0
 8009256:	d01a      	beq.n	800928e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	430a      	orrs	r2, r1
 800926c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009276:	d10a      	bne.n	800928e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00a      	beq.n	80092b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	430a      	orrs	r2, r1
 80092ae:	605a      	str	r2, [r3, #4]
  }
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b08c      	sub	sp, #48	@ 0x30
 80092c0:	af02      	add	r7, sp, #8
 80092c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80092cc:	f7fb fefa 	bl	80050c4 <HAL_GetTick>
 80092d0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f003 0308 	and.w	r3, r3, #8
 80092dc:	2b08      	cmp	r3, #8
 80092de:	d12e      	bne.n	800933e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e8:	2200      	movs	r2, #0
 80092ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 f83b 	bl	800936a <UART_WaitOnFlagUntilTimeout>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d021      	beq.n	800933e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	e853 3f00 	ldrex	r3, [r3]
 8009306:	60fb      	str	r3, [r7, #12]
   return(result);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800930e:	623b      	str	r3, [r7, #32]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	461a      	mov	r2, r3
 8009316:	6a3b      	ldr	r3, [r7, #32]
 8009318:	61fb      	str	r3, [r7, #28]
 800931a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931c:	69b9      	ldr	r1, [r7, #24]
 800931e:	69fa      	ldr	r2, [r7, #28]
 8009320:	e841 2300 	strex	r3, r2, [r1]
 8009324:	617b      	str	r3, [r7, #20]
   return(result);
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1e6      	bne.n	80092fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2220      	movs	r2, #32
 8009330:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e011      	b.n	8009362 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2220      	movs	r2, #32
 8009342:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2220      	movs	r2, #32
 8009348:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3728      	adds	r7, #40	@ 0x28
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b084      	sub	sp, #16
 800936e:	af00      	add	r7, sp, #0
 8009370:	60f8      	str	r0, [r7, #12]
 8009372:	60b9      	str	r1, [r7, #8]
 8009374:	603b      	str	r3, [r7, #0]
 8009376:	4613      	mov	r3, r2
 8009378:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800937a:	e04f      	b.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009382:	d04b      	beq.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009384:	f7fb fe9e 	bl	80050c4 <HAL_GetTick>
 8009388:	4602      	mov	r2, r0
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	429a      	cmp	r2, r3
 8009392:	d302      	bcc.n	800939a <UART_WaitOnFlagUntilTimeout+0x30>
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d101      	bne.n	800939e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800939a:	2303      	movs	r3, #3
 800939c:	e04e      	b.n	800943c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0304 	and.w	r3, r3, #4
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d037      	beq.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	2b80      	cmp	r3, #128	@ 0x80
 80093b0:	d034      	beq.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2b40      	cmp	r3, #64	@ 0x40
 80093b6:	d031      	beq.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	f003 0308 	and.w	r3, r3, #8
 80093c2:	2b08      	cmp	r3, #8
 80093c4:	d110      	bne.n	80093e8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2208      	movs	r2, #8
 80093cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f000 f838 	bl	8009444 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2208      	movs	r2, #8
 80093d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e029      	b.n	800943c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	69db      	ldr	r3, [r3, #28]
 80093ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093f6:	d111      	bne.n	800941c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009400:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 f81e 	bl	8009444 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2220      	movs	r2, #32
 800940c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009418:	2303      	movs	r3, #3
 800941a:	e00f      	b.n	800943c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	69da      	ldr	r2, [r3, #28]
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	4013      	ands	r3, r2
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	429a      	cmp	r2, r3
 800942a:	bf0c      	ite	eq
 800942c:	2301      	moveq	r3, #1
 800942e:	2300      	movne	r3, #0
 8009430:	b2db      	uxtb	r3, r3
 8009432:	461a      	mov	r2, r3
 8009434:	79fb      	ldrb	r3, [r7, #7]
 8009436:	429a      	cmp	r2, r3
 8009438:	d0a0      	beq.n	800937c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009444:	b480      	push	{r7}
 8009446:	b095      	sub	sp, #84	@ 0x54
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009454:	e853 3f00 	ldrex	r3, [r3]
 8009458:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800945a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800946a:	643b      	str	r3, [r7, #64]	@ 0x40
 800946c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009470:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009472:	e841 2300 	strex	r3, r2, [r1]
 8009476:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1e6      	bne.n	800944c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3308      	adds	r3, #8
 8009484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	e853 3f00 	ldrex	r3, [r3]
 800948c:	61fb      	str	r3, [r7, #28]
   return(result);
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	f023 0301 	bic.w	r3, r3, #1
 8009494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800949e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094a6:	e841 2300 	strex	r3, r2, [r1]
 80094aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d1e5      	bne.n	800947e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d118      	bne.n	80094ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	e853 3f00 	ldrex	r3, [r3]
 80094c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f023 0310 	bic.w	r3, r3, #16
 80094ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	461a      	mov	r2, r3
 80094d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094d8:	61bb      	str	r3, [r7, #24]
 80094da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094dc:	6979      	ldr	r1, [r7, #20]
 80094de:	69ba      	ldr	r2, [r7, #24]
 80094e0:	e841 2300 	strex	r3, r2, [r1]
 80094e4:	613b      	str	r3, [r7, #16]
   return(result);
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1e6      	bne.n	80094ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2220      	movs	r2, #32
 80094f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009500:	bf00      	nop
 8009502:	3754      	adds	r7, #84	@ 0x54
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009518:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2200      	movs	r2, #0
 800951e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f7f9 f8b4 	bl	8002690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009528:	bf00      	nop
 800952a:	3710      	adds	r7, #16
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b088      	sub	sp, #32
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	e853 3f00 	ldrex	r3, [r3]
 8009544:	60bb      	str	r3, [r7, #8]
   return(result);
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800954c:	61fb      	str	r3, [r7, #28]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	461a      	mov	r2, r3
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	61bb      	str	r3, [r7, #24]
 8009558:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800955a:	6979      	ldr	r1, [r7, #20]
 800955c:	69ba      	ldr	r2, [r7, #24]
 800955e:	e841 2300 	strex	r3, r2, [r1]
 8009562:	613b      	str	r3, [r7, #16]
   return(result);
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d1e6      	bne.n	8009538 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2220      	movs	r2, #32
 800956e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f7f9 f86e 	bl	8002658 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800957c:	bf00      	nop
 800957e:	3720      	adds	r7, #32
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009584:	b084      	sub	sp, #16
 8009586:	b580      	push	{r7, lr}
 8009588:	b084      	sub	sp, #16
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
 800958e:	f107 001c 	add.w	r0, r7, #28
 8009592:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009596:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800959a:	2b01      	cmp	r3, #1
 800959c:	d127      	bne.n	80095ee <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	68da      	ldr	r2, [r3, #12]
 80095ae:	4b3a      	ldr	r3, [pc, #232]	@ (8009698 <USB_CoreInit+0x114>)
 80095b0:	4013      	ands	r3, r2
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	f043 0210 	orr.w	r2, r3, #16
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80095ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d105      	bne.n	80095e2 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	68db      	ldr	r3, [r3, #12]
 80095da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 fad0 	bl	8009b88 <USB_CoreReset>
 80095e8:	4603      	mov	r3, r0
 80095ea:	73fb      	strb	r3, [r7, #15]
 80095ec:	e03c      	b.n	8009668 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80095ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d127      	bne.n	8009646 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	68da      	ldr	r2, [r3, #12]
 8009606:	4b24      	ldr	r3, [pc, #144]	@ (8009698 <USB_CoreInit+0x114>)
 8009608:	4013      	ands	r3, r2
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	f023 0210 	bic.w	r2, r3, #16
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8009626:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800962a:	2b01      	cmp	r3, #1
 800962c:	d105      	bne.n	800963a <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 faa4 	bl	8009b88 <USB_CoreReset>
 8009640:	4603      	mov	r3, r0
 8009642:	73fb      	strb	r3, [r7, #15]
 8009644:	e010      	b.n	8009668 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 fa98 	bl	8009b88 <USB_CoreReset>
 8009658:	4603      	mov	r3, r0
 800965a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009660:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8009668:	7fbb      	ldrb	r3, [r7, #30]
 800966a:	2b01      	cmp	r3, #1
 800966c:	d10b      	bne.n	8009686 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f043 0206 	orr.w	r2, r3, #6
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	f043 0220 	orr.w	r2, r3, #32
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009686:	7bfb      	ldrb	r3, [r7, #15]
}
 8009688:	4618      	mov	r0, r3
 800968a:	3710      	adds	r7, #16
 800968c:	46bd      	mov	sp, r7
 800968e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009692:	b004      	add	sp, #16
 8009694:	4770      	bx	lr
 8009696:	bf00      	nop
 8009698:	ffbdffbf 	.word	0xffbdffbf

0800969c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	f023 0201 	bic.w	r2, r3, #1
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b084      	sub	sp, #16
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	460b      	mov	r3, r1
 80096c8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80096da:	78fb      	ldrb	r3, [r7, #3]
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d115      	bne.n	800970c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80096ec:	200a      	movs	r0, #10
 80096ee:	f7fb fcf5 	bl	80050dc <HAL_Delay>
      ms += 10U;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	330a      	adds	r3, #10
 80096f6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fa37 	bl	8009b6c <USB_GetMode>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b01      	cmp	r3, #1
 8009702:	d01e      	beq.n	8009742 <USB_SetCurrentMode+0x84>
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2bc7      	cmp	r3, #199	@ 0xc7
 8009708:	d9f0      	bls.n	80096ec <USB_SetCurrentMode+0x2e>
 800970a:	e01a      	b.n	8009742 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800970c:	78fb      	ldrb	r3, [r7, #3]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d115      	bne.n	800973e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800971e:	200a      	movs	r0, #10
 8009720:	f7fb fcdc 	bl	80050dc <HAL_Delay>
      ms += 10U;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	330a      	adds	r3, #10
 8009728:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fa1e 	bl	8009b6c <USB_GetMode>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d005      	beq.n	8009742 <USB_SetCurrentMode+0x84>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2bc7      	cmp	r3, #199	@ 0xc7
 800973a:	d9f0      	bls.n	800971e <USB_SetCurrentMode+0x60>
 800973c:	e001      	b.n	8009742 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	e005      	b.n	800974e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2bc8      	cmp	r3, #200	@ 0xc8
 8009746:	d101      	bne.n	800974c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	e000      	b.n	800974e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
	...

08009758 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009758:	b084      	sub	sp, #16
 800975a:	b580      	push	{r7, lr}
 800975c:	b086      	sub	sp, #24
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009766:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009772:	2300      	movs	r3, #0
 8009774:	613b      	str	r3, [r7, #16]
 8009776:	e009      	b.n	800978c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	3340      	adds	r3, #64	@ 0x40
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	4413      	add	r3, r2
 8009782:	2200      	movs	r2, #0
 8009784:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	3301      	adds	r3, #1
 800978a:	613b      	str	r3, [r7, #16]
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	2b0e      	cmp	r3, #14
 8009790:	d9f2      	bls.n	8009778 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009792:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009796:	2b00      	cmp	r3, #0
 8009798:	d11c      	bne.n	80097d4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	68fa      	ldr	r2, [r7, #12]
 80097a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097a8:	f043 0302 	orr.w	r3, r3, #2
 80097ac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	601a      	str	r2, [r3, #0]
 80097d2:	e005      	b.n	80097e0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80097e6:	461a      	mov	r2, r3
 80097e8:	2300      	movs	r3, #0
 80097ea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80097ec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d10d      	bne.n	8009810 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80097f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d104      	bne.n	8009806 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80097fc:	2100      	movs	r1, #0
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f97a 	bl	8009af8 <USB_SetDevSpeed>
 8009804:	e01a      	b.n	800983c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009806:	2101      	movs	r1, #1
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 f975 	bl	8009af8 <USB_SetDevSpeed>
 800980e:	e015      	b.n	800983c <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8009810:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009814:	2b03      	cmp	r3, #3
 8009816:	d10d      	bne.n	8009834 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800981c:	2b00      	cmp	r3, #0
 800981e:	d104      	bne.n	800982a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009820:	2100      	movs	r1, #0
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f968 	bl	8009af8 <USB_SetDevSpeed>
 8009828:	e008      	b.n	800983c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800982a:	2101      	movs	r1, #1
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 f963 	bl	8009af8 <USB_SetDevSpeed>
 8009832:	e003      	b.n	800983c <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009834:	2103      	movs	r1, #3
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 f95e 	bl	8009af8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800983c:	2110      	movs	r1, #16
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f8fa 	bl	8009a38 <USB_FlushTxFifo>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d001      	beq.n	800984e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800984a:	2301      	movs	r3, #1
 800984c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 f924 	bl	8009a9c <USB_FlushRxFifo>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d001      	beq.n	800985e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009864:	461a      	mov	r2, r3
 8009866:	2300      	movs	r3, #0
 8009868:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009870:	461a      	mov	r2, r3
 8009872:	2300      	movs	r3, #0
 8009874:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800987c:	461a      	mov	r2, r3
 800987e:	2300      	movs	r3, #0
 8009880:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009882:	2300      	movs	r3, #0
 8009884:	613b      	str	r3, [r7, #16]
 8009886:	e043      	b.n	8009910 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	015a      	lsls	r2, r3, #5
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	4413      	add	r3, r2
 8009890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800989a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800989e:	d118      	bne.n	80098d2 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10a      	bne.n	80098bc <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	015a      	lsls	r2, r3, #5
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	4413      	add	r3, r2
 80098ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098b2:	461a      	mov	r2, r3
 80098b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	e013      	b.n	80098e4 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	015a      	lsls	r2, r3, #5
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4413      	add	r3, r2
 80098c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098c8:	461a      	mov	r2, r3
 80098ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80098ce:	6013      	str	r3, [r2, #0]
 80098d0:	e008      	b.n	80098e4 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	015a      	lsls	r2, r3, #5
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	4413      	add	r3, r2
 80098da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098de:	461a      	mov	r2, r3
 80098e0:	2300      	movs	r3, #0
 80098e2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	015a      	lsls	r2, r3, #5
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	4413      	add	r3, r2
 80098ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f0:	461a      	mov	r2, r3
 80098f2:	2300      	movs	r3, #0
 80098f4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	015a      	lsls	r2, r3, #5
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	4413      	add	r3, r2
 80098fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009902:	461a      	mov	r2, r3
 8009904:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009908:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	3301      	adds	r3, #1
 800990e:	613b      	str	r3, [r7, #16]
 8009910:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009914:	461a      	mov	r2, r3
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	4293      	cmp	r3, r2
 800991a:	d3b5      	bcc.n	8009888 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800991c:	2300      	movs	r3, #0
 800991e:	613b      	str	r3, [r7, #16]
 8009920:	e043      	b.n	80099aa <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	015a      	lsls	r2, r3, #5
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	4413      	add	r3, r2
 800992a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009934:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009938:	d118      	bne.n	800996c <USB_DevInit+0x214>
    {
      if (i == 0U)
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10a      	bne.n	8009956 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	015a      	lsls	r2, r3, #5
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	4413      	add	r3, r2
 8009948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800994c:	461a      	mov	r2, r3
 800994e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009952:	6013      	str	r3, [r2, #0]
 8009954:	e013      	b.n	800997e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	015a      	lsls	r2, r3, #5
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	4413      	add	r3, r2
 800995e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009962:	461a      	mov	r2, r3
 8009964:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	e008      	b.n	800997e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	015a      	lsls	r2, r3, #5
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	4413      	add	r3, r2
 8009974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009978:	461a      	mov	r2, r3
 800997a:	2300      	movs	r3, #0
 800997c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	4413      	add	r3, r2
 8009986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800998a:	461a      	mov	r2, r3
 800998c:	2300      	movs	r3, #0
 800998e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	015a      	lsls	r2, r3, #5
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	4413      	add	r3, r2
 8009998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800999c:	461a      	mov	r2, r3
 800999e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80099a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	3301      	adds	r3, #1
 80099a8:	613b      	str	r3, [r7, #16]
 80099aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80099ae:	461a      	mov	r2, r3
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d3b5      	bcc.n	8009922 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099bc:	691b      	ldr	r3, [r3, #16]
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099c8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80099d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d105      	bne.n	80099ec <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	699b      	ldr	r3, [r3, #24]
 80099e4:	f043 0210 	orr.w	r2, r3, #16
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	699a      	ldr	r2, [r3, #24]
 80099f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009a30 <USB_DevInit+0x2d8>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80099f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d005      	beq.n	8009a0c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	f043 0208 	orr.w	r2, r3, #8
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d105      	bne.n	8009a20 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	699a      	ldr	r2, [r3, #24]
 8009a18:	4b06      	ldr	r3, [pc, #24]	@ (8009a34 <USB_DevInit+0x2dc>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3718      	adds	r7, #24
 8009a26:	46bd      	mov	sp, r7
 8009a28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a2c:	b004      	add	sp, #16
 8009a2e:	4770      	bx	lr
 8009a30:	803c3800 	.word	0x803c3800
 8009a34:	40000004 	.word	0x40000004

08009a38 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a42:	2300      	movs	r3, #0
 8009a44:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a52:	d901      	bls.n	8009a58 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009a54:	2303      	movs	r3, #3
 8009a56:	e01b      	b.n	8009a90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	daf2      	bge.n	8009a46 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	019b      	lsls	r3, r3, #6
 8009a68:	f043 0220 	orr.w	r2, r3, #32
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	3301      	adds	r3, #1
 8009a74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a7c:	d901      	bls.n	8009a82 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e006      	b.n	8009a90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	f003 0320 	and.w	r3, r3, #32
 8009a8a:	2b20      	cmp	r3, #32
 8009a8c:	d0f0      	beq.n	8009a70 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009a8e:	2300      	movs	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3714      	adds	r7, #20
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr

08009a9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3301      	adds	r3, #1
 8009aac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ab4:	d901      	bls.n	8009aba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e018      	b.n	8009aec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	daf2      	bge.n	8009aa8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2210      	movs	r2, #16
 8009aca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3301      	adds	r3, #1
 8009ad0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ad8:	d901      	bls.n	8009ade <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e006      	b.n	8009aec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	691b      	ldr	r3, [r3, #16]
 8009ae2:	f003 0310 	and.w	r3, r3, #16
 8009ae6:	2b10      	cmp	r3, #16
 8009ae8:	d0f0      	beq.n	8009acc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009aea:	2300      	movs	r3, #0
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3714      	adds	r7, #20
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	460b      	mov	r3, r1
 8009b02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	78fb      	ldrb	r3, [r7, #3]
 8009b12:	68f9      	ldr	r1, [r7, #12]
 8009b14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr

08009b2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68fa      	ldr	r2, [r7, #12]
 8009b40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b44:	f023 0303 	bic.w	r3, r3, #3
 8009b48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b58:	f043 0302 	orr.w	r3, r3, #2
 8009b5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3714      	adds	r7, #20
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	f003 0301 	and.w	r3, r3, #1
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b90:	2300      	movs	r3, #0
 8009b92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	3301      	adds	r3, #1
 8009b98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ba0:	d901      	bls.n	8009ba6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	e022      	b.n	8009bec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	daf2      	bge.n	8009b94 <USB_CoreReset+0xc>

  count = 10U;
 8009bae:	230a      	movs	r3, #10
 8009bb0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009bb2:	e002      	b.n	8009bba <USB_CoreReset+0x32>
  {
    count--;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	3b01      	subs	r3, #1
 8009bb8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1f9      	bne.n	8009bb4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	f043 0201 	orr.w	r2, r3, #1
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	3301      	adds	r3, #1
 8009bd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009bd8:	d901      	bls.n	8009bde <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009bda:	2303      	movs	r3, #3
 8009bdc:	e006      	b.n	8009bec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	691b      	ldr	r3, [r3, #16]
 8009be2:	f003 0301 	and.w	r3, r3, #1
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d0f0      	beq.n	8009bcc <USB_CoreReset+0x44>

  return HAL_OK;
 8009bea:	2300      	movs	r3, #0
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3714      	adds	r7, #20
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <__cvt>:
 8009bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bfc:	ec57 6b10 	vmov	r6, r7, d0
 8009c00:	2f00      	cmp	r7, #0
 8009c02:	460c      	mov	r4, r1
 8009c04:	4619      	mov	r1, r3
 8009c06:	463b      	mov	r3, r7
 8009c08:	bfbb      	ittet	lt
 8009c0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c0e:	461f      	movlt	r7, r3
 8009c10:	2300      	movge	r3, #0
 8009c12:	232d      	movlt	r3, #45	@ 0x2d
 8009c14:	700b      	strb	r3, [r1, #0]
 8009c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c1c:	4691      	mov	r9, r2
 8009c1e:	f023 0820 	bic.w	r8, r3, #32
 8009c22:	bfbc      	itt	lt
 8009c24:	4632      	movlt	r2, r6
 8009c26:	4616      	movlt	r6, r2
 8009c28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c2c:	d005      	beq.n	8009c3a <__cvt+0x42>
 8009c2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c32:	d100      	bne.n	8009c36 <__cvt+0x3e>
 8009c34:	3401      	adds	r4, #1
 8009c36:	2102      	movs	r1, #2
 8009c38:	e000      	b.n	8009c3c <__cvt+0x44>
 8009c3a:	2103      	movs	r1, #3
 8009c3c:	ab03      	add	r3, sp, #12
 8009c3e:	9301      	str	r3, [sp, #4]
 8009c40:	ab02      	add	r3, sp, #8
 8009c42:	9300      	str	r3, [sp, #0]
 8009c44:	ec47 6b10 	vmov	d0, r6, r7
 8009c48:	4653      	mov	r3, sl
 8009c4a:	4622      	mov	r2, r4
 8009c4c:	f001 f9bc 	bl	800afc8 <_dtoa_r>
 8009c50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009c54:	4605      	mov	r5, r0
 8009c56:	d119      	bne.n	8009c8c <__cvt+0x94>
 8009c58:	f019 0f01 	tst.w	r9, #1
 8009c5c:	d00e      	beq.n	8009c7c <__cvt+0x84>
 8009c5e:	eb00 0904 	add.w	r9, r0, r4
 8009c62:	2200      	movs	r2, #0
 8009c64:	2300      	movs	r3, #0
 8009c66:	4630      	mov	r0, r6
 8009c68:	4639      	mov	r1, r7
 8009c6a:	f7f6 ffb5 	bl	8000bd8 <__aeabi_dcmpeq>
 8009c6e:	b108      	cbz	r0, 8009c74 <__cvt+0x7c>
 8009c70:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c74:	2230      	movs	r2, #48	@ 0x30
 8009c76:	9b03      	ldr	r3, [sp, #12]
 8009c78:	454b      	cmp	r3, r9
 8009c7a:	d31e      	bcc.n	8009cba <__cvt+0xc2>
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c80:	1b5b      	subs	r3, r3, r5
 8009c82:	4628      	mov	r0, r5
 8009c84:	6013      	str	r3, [r2, #0]
 8009c86:	b004      	add	sp, #16
 8009c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c90:	eb00 0904 	add.w	r9, r0, r4
 8009c94:	d1e5      	bne.n	8009c62 <__cvt+0x6a>
 8009c96:	7803      	ldrb	r3, [r0, #0]
 8009c98:	2b30      	cmp	r3, #48	@ 0x30
 8009c9a:	d10a      	bne.n	8009cb2 <__cvt+0xba>
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	4639      	mov	r1, r7
 8009ca4:	f7f6 ff98 	bl	8000bd8 <__aeabi_dcmpeq>
 8009ca8:	b918      	cbnz	r0, 8009cb2 <__cvt+0xba>
 8009caa:	f1c4 0401 	rsb	r4, r4, #1
 8009cae:	f8ca 4000 	str.w	r4, [sl]
 8009cb2:	f8da 3000 	ldr.w	r3, [sl]
 8009cb6:	4499      	add	r9, r3
 8009cb8:	e7d3      	b.n	8009c62 <__cvt+0x6a>
 8009cba:	1c59      	adds	r1, r3, #1
 8009cbc:	9103      	str	r1, [sp, #12]
 8009cbe:	701a      	strb	r2, [r3, #0]
 8009cc0:	e7d9      	b.n	8009c76 <__cvt+0x7e>

08009cc2 <__exponent>:
 8009cc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cc4:	2900      	cmp	r1, #0
 8009cc6:	bfba      	itte	lt
 8009cc8:	4249      	neglt	r1, r1
 8009cca:	232d      	movlt	r3, #45	@ 0x2d
 8009ccc:	232b      	movge	r3, #43	@ 0x2b
 8009cce:	2909      	cmp	r1, #9
 8009cd0:	7002      	strb	r2, [r0, #0]
 8009cd2:	7043      	strb	r3, [r0, #1]
 8009cd4:	dd29      	ble.n	8009d2a <__exponent+0x68>
 8009cd6:	f10d 0307 	add.w	r3, sp, #7
 8009cda:	461d      	mov	r5, r3
 8009cdc:	270a      	movs	r7, #10
 8009cde:	461a      	mov	r2, r3
 8009ce0:	fbb1 f6f7 	udiv	r6, r1, r7
 8009ce4:	fb07 1416 	mls	r4, r7, r6, r1
 8009ce8:	3430      	adds	r4, #48	@ 0x30
 8009cea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009cee:	460c      	mov	r4, r1
 8009cf0:	2c63      	cmp	r4, #99	@ 0x63
 8009cf2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009cf6:	4631      	mov	r1, r6
 8009cf8:	dcf1      	bgt.n	8009cde <__exponent+0x1c>
 8009cfa:	3130      	adds	r1, #48	@ 0x30
 8009cfc:	1e94      	subs	r4, r2, #2
 8009cfe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d02:	1c41      	adds	r1, r0, #1
 8009d04:	4623      	mov	r3, r4
 8009d06:	42ab      	cmp	r3, r5
 8009d08:	d30a      	bcc.n	8009d20 <__exponent+0x5e>
 8009d0a:	f10d 0309 	add.w	r3, sp, #9
 8009d0e:	1a9b      	subs	r3, r3, r2
 8009d10:	42ac      	cmp	r4, r5
 8009d12:	bf88      	it	hi
 8009d14:	2300      	movhi	r3, #0
 8009d16:	3302      	adds	r3, #2
 8009d18:	4403      	add	r3, r0
 8009d1a:	1a18      	subs	r0, r3, r0
 8009d1c:	b003      	add	sp, #12
 8009d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d28:	e7ed      	b.n	8009d06 <__exponent+0x44>
 8009d2a:	2330      	movs	r3, #48	@ 0x30
 8009d2c:	3130      	adds	r1, #48	@ 0x30
 8009d2e:	7083      	strb	r3, [r0, #2]
 8009d30:	70c1      	strb	r1, [r0, #3]
 8009d32:	1d03      	adds	r3, r0, #4
 8009d34:	e7f1      	b.n	8009d1a <__exponent+0x58>
	...

08009d38 <_printf_float>:
 8009d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d3c:	b08d      	sub	sp, #52	@ 0x34
 8009d3e:	460c      	mov	r4, r1
 8009d40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009d44:	4616      	mov	r6, r2
 8009d46:	461f      	mov	r7, r3
 8009d48:	4605      	mov	r5, r0
 8009d4a:	f001 f835 	bl	800adb8 <_localeconv_r>
 8009d4e:	6803      	ldr	r3, [r0, #0]
 8009d50:	9304      	str	r3, [sp, #16]
 8009d52:	4618      	mov	r0, r3
 8009d54:	f7f6 fb14 	bl	8000380 <strlen>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d5c:	f8d8 3000 	ldr.w	r3, [r8]
 8009d60:	9005      	str	r0, [sp, #20]
 8009d62:	3307      	adds	r3, #7
 8009d64:	f023 0307 	bic.w	r3, r3, #7
 8009d68:	f103 0208 	add.w	r2, r3, #8
 8009d6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009d70:	f8d4 b000 	ldr.w	fp, [r4]
 8009d74:	f8c8 2000 	str.w	r2, [r8]
 8009d78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009d80:	9307      	str	r3, [sp, #28]
 8009d82:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d8e:	4b9c      	ldr	r3, [pc, #624]	@ (800a000 <_printf_float+0x2c8>)
 8009d90:	f04f 32ff 	mov.w	r2, #4294967295
 8009d94:	f7f6 ff52 	bl	8000c3c <__aeabi_dcmpun>
 8009d98:	bb70      	cbnz	r0, 8009df8 <_printf_float+0xc0>
 8009d9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d9e:	4b98      	ldr	r3, [pc, #608]	@ (800a000 <_printf_float+0x2c8>)
 8009da0:	f04f 32ff 	mov.w	r2, #4294967295
 8009da4:	f7f6 ff2c 	bl	8000c00 <__aeabi_dcmple>
 8009da8:	bb30      	cbnz	r0, 8009df8 <_printf_float+0xc0>
 8009daa:	2200      	movs	r2, #0
 8009dac:	2300      	movs	r3, #0
 8009dae:	4640      	mov	r0, r8
 8009db0:	4649      	mov	r1, r9
 8009db2:	f7f6 ff1b 	bl	8000bec <__aeabi_dcmplt>
 8009db6:	b110      	cbz	r0, 8009dbe <_printf_float+0x86>
 8009db8:	232d      	movs	r3, #45	@ 0x2d
 8009dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dbe:	4a91      	ldr	r2, [pc, #580]	@ (800a004 <_printf_float+0x2cc>)
 8009dc0:	4b91      	ldr	r3, [pc, #580]	@ (800a008 <_printf_float+0x2d0>)
 8009dc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009dc6:	bf8c      	ite	hi
 8009dc8:	4690      	movhi	r8, r2
 8009dca:	4698      	movls	r8, r3
 8009dcc:	2303      	movs	r3, #3
 8009dce:	6123      	str	r3, [r4, #16]
 8009dd0:	f02b 0304 	bic.w	r3, fp, #4
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	f04f 0900 	mov.w	r9, #0
 8009dda:	9700      	str	r7, [sp, #0]
 8009ddc:	4633      	mov	r3, r6
 8009dde:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009de0:	4621      	mov	r1, r4
 8009de2:	4628      	mov	r0, r5
 8009de4:	f000 f9d2 	bl	800a18c <_printf_common>
 8009de8:	3001      	adds	r0, #1
 8009dea:	f040 808d 	bne.w	8009f08 <_printf_float+0x1d0>
 8009dee:	f04f 30ff 	mov.w	r0, #4294967295
 8009df2:	b00d      	add	sp, #52	@ 0x34
 8009df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df8:	4642      	mov	r2, r8
 8009dfa:	464b      	mov	r3, r9
 8009dfc:	4640      	mov	r0, r8
 8009dfe:	4649      	mov	r1, r9
 8009e00:	f7f6 ff1c 	bl	8000c3c <__aeabi_dcmpun>
 8009e04:	b140      	cbz	r0, 8009e18 <_printf_float+0xe0>
 8009e06:	464b      	mov	r3, r9
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	bfbc      	itt	lt
 8009e0c:	232d      	movlt	r3, #45	@ 0x2d
 8009e0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e12:	4a7e      	ldr	r2, [pc, #504]	@ (800a00c <_printf_float+0x2d4>)
 8009e14:	4b7e      	ldr	r3, [pc, #504]	@ (800a010 <_printf_float+0x2d8>)
 8009e16:	e7d4      	b.n	8009dc2 <_printf_float+0x8a>
 8009e18:	6863      	ldr	r3, [r4, #4]
 8009e1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e1e:	9206      	str	r2, [sp, #24]
 8009e20:	1c5a      	adds	r2, r3, #1
 8009e22:	d13b      	bne.n	8009e9c <_printf_float+0x164>
 8009e24:	2306      	movs	r3, #6
 8009e26:	6063      	str	r3, [r4, #4]
 8009e28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	6022      	str	r2, [r4, #0]
 8009e30:	9303      	str	r3, [sp, #12]
 8009e32:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e38:	ab09      	add	r3, sp, #36	@ 0x24
 8009e3a:	9300      	str	r3, [sp, #0]
 8009e3c:	6861      	ldr	r1, [r4, #4]
 8009e3e:	ec49 8b10 	vmov	d0, r8, r9
 8009e42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009e46:	4628      	mov	r0, r5
 8009e48:	f7ff fed6 	bl	8009bf8 <__cvt>
 8009e4c:	9b06      	ldr	r3, [sp, #24]
 8009e4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e50:	2b47      	cmp	r3, #71	@ 0x47
 8009e52:	4680      	mov	r8, r0
 8009e54:	d129      	bne.n	8009eaa <_printf_float+0x172>
 8009e56:	1cc8      	adds	r0, r1, #3
 8009e58:	db02      	blt.n	8009e60 <_printf_float+0x128>
 8009e5a:	6863      	ldr	r3, [r4, #4]
 8009e5c:	4299      	cmp	r1, r3
 8009e5e:	dd41      	ble.n	8009ee4 <_printf_float+0x1ac>
 8009e60:	f1aa 0a02 	sub.w	sl, sl, #2
 8009e64:	fa5f fa8a 	uxtb.w	sl, sl
 8009e68:	3901      	subs	r1, #1
 8009e6a:	4652      	mov	r2, sl
 8009e6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009e70:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e72:	f7ff ff26 	bl	8009cc2 <__exponent>
 8009e76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e78:	1813      	adds	r3, r2, r0
 8009e7a:	2a01      	cmp	r2, #1
 8009e7c:	4681      	mov	r9, r0
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	dc02      	bgt.n	8009e88 <_printf_float+0x150>
 8009e82:	6822      	ldr	r2, [r4, #0]
 8009e84:	07d2      	lsls	r2, r2, #31
 8009e86:	d501      	bpl.n	8009e8c <_printf_float+0x154>
 8009e88:	3301      	adds	r3, #1
 8009e8a:	6123      	str	r3, [r4, #16]
 8009e8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0a2      	beq.n	8009dda <_printf_float+0xa2>
 8009e94:	232d      	movs	r3, #45	@ 0x2d
 8009e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e9a:	e79e      	b.n	8009dda <_printf_float+0xa2>
 8009e9c:	9a06      	ldr	r2, [sp, #24]
 8009e9e:	2a47      	cmp	r2, #71	@ 0x47
 8009ea0:	d1c2      	bne.n	8009e28 <_printf_float+0xf0>
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1c0      	bne.n	8009e28 <_printf_float+0xf0>
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e7bd      	b.n	8009e26 <_printf_float+0xee>
 8009eaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009eae:	d9db      	bls.n	8009e68 <_printf_float+0x130>
 8009eb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009eb4:	d118      	bne.n	8009ee8 <_printf_float+0x1b0>
 8009eb6:	2900      	cmp	r1, #0
 8009eb8:	6863      	ldr	r3, [r4, #4]
 8009eba:	dd0b      	ble.n	8009ed4 <_printf_float+0x19c>
 8009ebc:	6121      	str	r1, [r4, #16]
 8009ebe:	b913      	cbnz	r3, 8009ec6 <_printf_float+0x18e>
 8009ec0:	6822      	ldr	r2, [r4, #0]
 8009ec2:	07d0      	lsls	r0, r2, #31
 8009ec4:	d502      	bpl.n	8009ecc <_printf_float+0x194>
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	440b      	add	r3, r1
 8009eca:	6123      	str	r3, [r4, #16]
 8009ecc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ece:	f04f 0900 	mov.w	r9, #0
 8009ed2:	e7db      	b.n	8009e8c <_printf_float+0x154>
 8009ed4:	b913      	cbnz	r3, 8009edc <_printf_float+0x1a4>
 8009ed6:	6822      	ldr	r2, [r4, #0]
 8009ed8:	07d2      	lsls	r2, r2, #31
 8009eda:	d501      	bpl.n	8009ee0 <_printf_float+0x1a8>
 8009edc:	3302      	adds	r3, #2
 8009ede:	e7f4      	b.n	8009eca <_printf_float+0x192>
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	e7f2      	b.n	8009eca <_printf_float+0x192>
 8009ee4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eea:	4299      	cmp	r1, r3
 8009eec:	db05      	blt.n	8009efa <_printf_float+0x1c2>
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	6121      	str	r1, [r4, #16]
 8009ef2:	07d8      	lsls	r0, r3, #31
 8009ef4:	d5ea      	bpl.n	8009ecc <_printf_float+0x194>
 8009ef6:	1c4b      	adds	r3, r1, #1
 8009ef8:	e7e7      	b.n	8009eca <_printf_float+0x192>
 8009efa:	2900      	cmp	r1, #0
 8009efc:	bfd4      	ite	le
 8009efe:	f1c1 0202 	rsble	r2, r1, #2
 8009f02:	2201      	movgt	r2, #1
 8009f04:	4413      	add	r3, r2
 8009f06:	e7e0      	b.n	8009eca <_printf_float+0x192>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	055a      	lsls	r2, r3, #21
 8009f0c:	d407      	bmi.n	8009f1e <_printf_float+0x1e6>
 8009f0e:	6923      	ldr	r3, [r4, #16]
 8009f10:	4642      	mov	r2, r8
 8009f12:	4631      	mov	r1, r6
 8009f14:	4628      	mov	r0, r5
 8009f16:	47b8      	blx	r7
 8009f18:	3001      	adds	r0, #1
 8009f1a:	d12b      	bne.n	8009f74 <_printf_float+0x23c>
 8009f1c:	e767      	b.n	8009dee <_printf_float+0xb6>
 8009f1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f22:	f240 80dd 	bls.w	800a0e0 <_printf_float+0x3a8>
 8009f26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f7f6 fe53 	bl	8000bd8 <__aeabi_dcmpeq>
 8009f32:	2800      	cmp	r0, #0
 8009f34:	d033      	beq.n	8009f9e <_printf_float+0x266>
 8009f36:	4a37      	ldr	r2, [pc, #220]	@ (800a014 <_printf_float+0x2dc>)
 8009f38:	2301      	movs	r3, #1
 8009f3a:	4631      	mov	r1, r6
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	47b8      	blx	r7
 8009f40:	3001      	adds	r0, #1
 8009f42:	f43f af54 	beq.w	8009dee <_printf_float+0xb6>
 8009f46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009f4a:	4543      	cmp	r3, r8
 8009f4c:	db02      	blt.n	8009f54 <_printf_float+0x21c>
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	07d8      	lsls	r0, r3, #31
 8009f52:	d50f      	bpl.n	8009f74 <_printf_float+0x23c>
 8009f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f58:	4631      	mov	r1, r6
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	47b8      	blx	r7
 8009f5e:	3001      	adds	r0, #1
 8009f60:	f43f af45 	beq.w	8009dee <_printf_float+0xb6>
 8009f64:	f04f 0900 	mov.w	r9, #0
 8009f68:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f6c:	f104 0a1a 	add.w	sl, r4, #26
 8009f70:	45c8      	cmp	r8, r9
 8009f72:	dc09      	bgt.n	8009f88 <_printf_float+0x250>
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	079b      	lsls	r3, r3, #30
 8009f78:	f100 8103 	bmi.w	800a182 <_printf_float+0x44a>
 8009f7c:	68e0      	ldr	r0, [r4, #12]
 8009f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f80:	4298      	cmp	r0, r3
 8009f82:	bfb8      	it	lt
 8009f84:	4618      	movlt	r0, r3
 8009f86:	e734      	b.n	8009df2 <_printf_float+0xba>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	4652      	mov	r2, sl
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4628      	mov	r0, r5
 8009f90:	47b8      	blx	r7
 8009f92:	3001      	adds	r0, #1
 8009f94:	f43f af2b 	beq.w	8009dee <_printf_float+0xb6>
 8009f98:	f109 0901 	add.w	r9, r9, #1
 8009f9c:	e7e8      	b.n	8009f70 <_printf_float+0x238>
 8009f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	dc39      	bgt.n	800a018 <_printf_float+0x2e0>
 8009fa4:	4a1b      	ldr	r2, [pc, #108]	@ (800a014 <_printf_float+0x2dc>)
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	4631      	mov	r1, r6
 8009faa:	4628      	mov	r0, r5
 8009fac:	47b8      	blx	r7
 8009fae:	3001      	adds	r0, #1
 8009fb0:	f43f af1d 	beq.w	8009dee <_printf_float+0xb6>
 8009fb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009fb8:	ea59 0303 	orrs.w	r3, r9, r3
 8009fbc:	d102      	bne.n	8009fc4 <_printf_float+0x28c>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	07d9      	lsls	r1, r3, #31
 8009fc2:	d5d7      	bpl.n	8009f74 <_printf_float+0x23c>
 8009fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fc8:	4631      	mov	r1, r6
 8009fca:	4628      	mov	r0, r5
 8009fcc:	47b8      	blx	r7
 8009fce:	3001      	adds	r0, #1
 8009fd0:	f43f af0d 	beq.w	8009dee <_printf_float+0xb6>
 8009fd4:	f04f 0a00 	mov.w	sl, #0
 8009fd8:	f104 0b1a 	add.w	fp, r4, #26
 8009fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fde:	425b      	negs	r3, r3
 8009fe0:	4553      	cmp	r3, sl
 8009fe2:	dc01      	bgt.n	8009fe8 <_printf_float+0x2b0>
 8009fe4:	464b      	mov	r3, r9
 8009fe6:	e793      	b.n	8009f10 <_printf_float+0x1d8>
 8009fe8:	2301      	movs	r3, #1
 8009fea:	465a      	mov	r2, fp
 8009fec:	4631      	mov	r1, r6
 8009fee:	4628      	mov	r0, r5
 8009ff0:	47b8      	blx	r7
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	f43f aefb 	beq.w	8009dee <_printf_float+0xb6>
 8009ff8:	f10a 0a01 	add.w	sl, sl, #1
 8009ffc:	e7ee      	b.n	8009fdc <_printf_float+0x2a4>
 8009ffe:	bf00      	nop
 800a000:	7fefffff 	.word	0x7fefffff
 800a004:	080199a8 	.word	0x080199a8
 800a008:	080199a4 	.word	0x080199a4
 800a00c:	080199b0 	.word	0x080199b0
 800a010:	080199ac 	.word	0x080199ac
 800a014:	080199b4 	.word	0x080199b4
 800a018:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a01a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a01e:	4553      	cmp	r3, sl
 800a020:	bfa8      	it	ge
 800a022:	4653      	movge	r3, sl
 800a024:	2b00      	cmp	r3, #0
 800a026:	4699      	mov	r9, r3
 800a028:	dc36      	bgt.n	800a098 <_printf_float+0x360>
 800a02a:	f04f 0b00 	mov.w	fp, #0
 800a02e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a032:	f104 021a 	add.w	r2, r4, #26
 800a036:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a038:	9306      	str	r3, [sp, #24]
 800a03a:	eba3 0309 	sub.w	r3, r3, r9
 800a03e:	455b      	cmp	r3, fp
 800a040:	dc31      	bgt.n	800a0a6 <_printf_float+0x36e>
 800a042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a044:	459a      	cmp	sl, r3
 800a046:	dc3a      	bgt.n	800a0be <_printf_float+0x386>
 800a048:	6823      	ldr	r3, [r4, #0]
 800a04a:	07da      	lsls	r2, r3, #31
 800a04c:	d437      	bmi.n	800a0be <_printf_float+0x386>
 800a04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a050:	ebaa 0903 	sub.w	r9, sl, r3
 800a054:	9b06      	ldr	r3, [sp, #24]
 800a056:	ebaa 0303 	sub.w	r3, sl, r3
 800a05a:	4599      	cmp	r9, r3
 800a05c:	bfa8      	it	ge
 800a05e:	4699      	movge	r9, r3
 800a060:	f1b9 0f00 	cmp.w	r9, #0
 800a064:	dc33      	bgt.n	800a0ce <_printf_float+0x396>
 800a066:	f04f 0800 	mov.w	r8, #0
 800a06a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a06e:	f104 0b1a 	add.w	fp, r4, #26
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	ebaa 0303 	sub.w	r3, sl, r3
 800a078:	eba3 0309 	sub.w	r3, r3, r9
 800a07c:	4543      	cmp	r3, r8
 800a07e:	f77f af79 	ble.w	8009f74 <_printf_float+0x23c>
 800a082:	2301      	movs	r3, #1
 800a084:	465a      	mov	r2, fp
 800a086:	4631      	mov	r1, r6
 800a088:	4628      	mov	r0, r5
 800a08a:	47b8      	blx	r7
 800a08c:	3001      	adds	r0, #1
 800a08e:	f43f aeae 	beq.w	8009dee <_printf_float+0xb6>
 800a092:	f108 0801 	add.w	r8, r8, #1
 800a096:	e7ec      	b.n	800a072 <_printf_float+0x33a>
 800a098:	4642      	mov	r2, r8
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	d1c2      	bne.n	800a02a <_printf_float+0x2f2>
 800a0a4:	e6a3      	b.n	8009dee <_printf_float+0xb6>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	4631      	mov	r1, r6
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	9206      	str	r2, [sp, #24]
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f ae9c 	beq.w	8009dee <_printf_float+0xb6>
 800a0b6:	9a06      	ldr	r2, [sp, #24]
 800a0b8:	f10b 0b01 	add.w	fp, fp, #1
 800a0bc:	e7bb      	b.n	800a036 <_printf_float+0x2fe>
 800a0be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0c2:	4631      	mov	r1, r6
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	47b8      	blx	r7
 800a0c8:	3001      	adds	r0, #1
 800a0ca:	d1c0      	bne.n	800a04e <_printf_float+0x316>
 800a0cc:	e68f      	b.n	8009dee <_printf_float+0xb6>
 800a0ce:	9a06      	ldr	r2, [sp, #24]
 800a0d0:	464b      	mov	r3, r9
 800a0d2:	4442      	add	r2, r8
 800a0d4:	4631      	mov	r1, r6
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	47b8      	blx	r7
 800a0da:	3001      	adds	r0, #1
 800a0dc:	d1c3      	bne.n	800a066 <_printf_float+0x32e>
 800a0de:	e686      	b.n	8009dee <_printf_float+0xb6>
 800a0e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a0e4:	f1ba 0f01 	cmp.w	sl, #1
 800a0e8:	dc01      	bgt.n	800a0ee <_printf_float+0x3b6>
 800a0ea:	07db      	lsls	r3, r3, #31
 800a0ec:	d536      	bpl.n	800a15c <_printf_float+0x424>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	4642      	mov	r2, r8
 800a0f2:	4631      	mov	r1, r6
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	47b8      	blx	r7
 800a0f8:	3001      	adds	r0, #1
 800a0fa:	f43f ae78 	beq.w	8009dee <_printf_float+0xb6>
 800a0fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a102:	4631      	mov	r1, r6
 800a104:	4628      	mov	r0, r5
 800a106:	47b8      	blx	r7
 800a108:	3001      	adds	r0, #1
 800a10a:	f43f ae70 	beq.w	8009dee <_printf_float+0xb6>
 800a10e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a112:	2200      	movs	r2, #0
 800a114:	2300      	movs	r3, #0
 800a116:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a11a:	f7f6 fd5d 	bl	8000bd8 <__aeabi_dcmpeq>
 800a11e:	b9c0      	cbnz	r0, 800a152 <_printf_float+0x41a>
 800a120:	4653      	mov	r3, sl
 800a122:	f108 0201 	add.w	r2, r8, #1
 800a126:	4631      	mov	r1, r6
 800a128:	4628      	mov	r0, r5
 800a12a:	47b8      	blx	r7
 800a12c:	3001      	adds	r0, #1
 800a12e:	d10c      	bne.n	800a14a <_printf_float+0x412>
 800a130:	e65d      	b.n	8009dee <_printf_float+0xb6>
 800a132:	2301      	movs	r3, #1
 800a134:	465a      	mov	r2, fp
 800a136:	4631      	mov	r1, r6
 800a138:	4628      	mov	r0, r5
 800a13a:	47b8      	blx	r7
 800a13c:	3001      	adds	r0, #1
 800a13e:	f43f ae56 	beq.w	8009dee <_printf_float+0xb6>
 800a142:	f108 0801 	add.w	r8, r8, #1
 800a146:	45d0      	cmp	r8, sl
 800a148:	dbf3      	blt.n	800a132 <_printf_float+0x3fa>
 800a14a:	464b      	mov	r3, r9
 800a14c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a150:	e6df      	b.n	8009f12 <_printf_float+0x1da>
 800a152:	f04f 0800 	mov.w	r8, #0
 800a156:	f104 0b1a 	add.w	fp, r4, #26
 800a15a:	e7f4      	b.n	800a146 <_printf_float+0x40e>
 800a15c:	2301      	movs	r3, #1
 800a15e:	4642      	mov	r2, r8
 800a160:	e7e1      	b.n	800a126 <_printf_float+0x3ee>
 800a162:	2301      	movs	r3, #1
 800a164:	464a      	mov	r2, r9
 800a166:	4631      	mov	r1, r6
 800a168:	4628      	mov	r0, r5
 800a16a:	47b8      	blx	r7
 800a16c:	3001      	adds	r0, #1
 800a16e:	f43f ae3e 	beq.w	8009dee <_printf_float+0xb6>
 800a172:	f108 0801 	add.w	r8, r8, #1
 800a176:	68e3      	ldr	r3, [r4, #12]
 800a178:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a17a:	1a5b      	subs	r3, r3, r1
 800a17c:	4543      	cmp	r3, r8
 800a17e:	dcf0      	bgt.n	800a162 <_printf_float+0x42a>
 800a180:	e6fc      	b.n	8009f7c <_printf_float+0x244>
 800a182:	f04f 0800 	mov.w	r8, #0
 800a186:	f104 0919 	add.w	r9, r4, #25
 800a18a:	e7f4      	b.n	800a176 <_printf_float+0x43e>

0800a18c <_printf_common>:
 800a18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a190:	4616      	mov	r6, r2
 800a192:	4698      	mov	r8, r3
 800a194:	688a      	ldr	r2, [r1, #8]
 800a196:	690b      	ldr	r3, [r1, #16]
 800a198:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a19c:	4293      	cmp	r3, r2
 800a19e:	bfb8      	it	lt
 800a1a0:	4613      	movlt	r3, r2
 800a1a2:	6033      	str	r3, [r6, #0]
 800a1a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a1a8:	4607      	mov	r7, r0
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	b10a      	cbz	r2, 800a1b2 <_printf_common+0x26>
 800a1ae:	3301      	adds	r3, #1
 800a1b0:	6033      	str	r3, [r6, #0]
 800a1b2:	6823      	ldr	r3, [r4, #0]
 800a1b4:	0699      	lsls	r1, r3, #26
 800a1b6:	bf42      	ittt	mi
 800a1b8:	6833      	ldrmi	r3, [r6, #0]
 800a1ba:	3302      	addmi	r3, #2
 800a1bc:	6033      	strmi	r3, [r6, #0]
 800a1be:	6825      	ldr	r5, [r4, #0]
 800a1c0:	f015 0506 	ands.w	r5, r5, #6
 800a1c4:	d106      	bne.n	800a1d4 <_printf_common+0x48>
 800a1c6:	f104 0a19 	add.w	sl, r4, #25
 800a1ca:	68e3      	ldr	r3, [r4, #12]
 800a1cc:	6832      	ldr	r2, [r6, #0]
 800a1ce:	1a9b      	subs	r3, r3, r2
 800a1d0:	42ab      	cmp	r3, r5
 800a1d2:	dc26      	bgt.n	800a222 <_printf_common+0x96>
 800a1d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a1d8:	6822      	ldr	r2, [r4, #0]
 800a1da:	3b00      	subs	r3, #0
 800a1dc:	bf18      	it	ne
 800a1de:	2301      	movne	r3, #1
 800a1e0:	0692      	lsls	r2, r2, #26
 800a1e2:	d42b      	bmi.n	800a23c <_printf_common+0xb0>
 800a1e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a1e8:	4641      	mov	r1, r8
 800a1ea:	4638      	mov	r0, r7
 800a1ec:	47c8      	blx	r9
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	d01e      	beq.n	800a230 <_printf_common+0xa4>
 800a1f2:	6823      	ldr	r3, [r4, #0]
 800a1f4:	6922      	ldr	r2, [r4, #16]
 800a1f6:	f003 0306 	and.w	r3, r3, #6
 800a1fa:	2b04      	cmp	r3, #4
 800a1fc:	bf02      	ittt	eq
 800a1fe:	68e5      	ldreq	r5, [r4, #12]
 800a200:	6833      	ldreq	r3, [r6, #0]
 800a202:	1aed      	subeq	r5, r5, r3
 800a204:	68a3      	ldr	r3, [r4, #8]
 800a206:	bf0c      	ite	eq
 800a208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a20c:	2500      	movne	r5, #0
 800a20e:	4293      	cmp	r3, r2
 800a210:	bfc4      	itt	gt
 800a212:	1a9b      	subgt	r3, r3, r2
 800a214:	18ed      	addgt	r5, r5, r3
 800a216:	2600      	movs	r6, #0
 800a218:	341a      	adds	r4, #26
 800a21a:	42b5      	cmp	r5, r6
 800a21c:	d11a      	bne.n	800a254 <_printf_common+0xc8>
 800a21e:	2000      	movs	r0, #0
 800a220:	e008      	b.n	800a234 <_printf_common+0xa8>
 800a222:	2301      	movs	r3, #1
 800a224:	4652      	mov	r2, sl
 800a226:	4641      	mov	r1, r8
 800a228:	4638      	mov	r0, r7
 800a22a:	47c8      	blx	r9
 800a22c:	3001      	adds	r0, #1
 800a22e:	d103      	bne.n	800a238 <_printf_common+0xac>
 800a230:	f04f 30ff 	mov.w	r0, #4294967295
 800a234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a238:	3501      	adds	r5, #1
 800a23a:	e7c6      	b.n	800a1ca <_printf_common+0x3e>
 800a23c:	18e1      	adds	r1, r4, r3
 800a23e:	1c5a      	adds	r2, r3, #1
 800a240:	2030      	movs	r0, #48	@ 0x30
 800a242:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a246:	4422      	add	r2, r4
 800a248:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a24c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a250:	3302      	adds	r3, #2
 800a252:	e7c7      	b.n	800a1e4 <_printf_common+0x58>
 800a254:	2301      	movs	r3, #1
 800a256:	4622      	mov	r2, r4
 800a258:	4641      	mov	r1, r8
 800a25a:	4638      	mov	r0, r7
 800a25c:	47c8      	blx	r9
 800a25e:	3001      	adds	r0, #1
 800a260:	d0e6      	beq.n	800a230 <_printf_common+0xa4>
 800a262:	3601      	adds	r6, #1
 800a264:	e7d9      	b.n	800a21a <_printf_common+0x8e>
	...

0800a268 <_printf_i>:
 800a268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a26c:	7e0f      	ldrb	r7, [r1, #24]
 800a26e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a270:	2f78      	cmp	r7, #120	@ 0x78
 800a272:	4691      	mov	r9, r2
 800a274:	4680      	mov	r8, r0
 800a276:	460c      	mov	r4, r1
 800a278:	469a      	mov	sl, r3
 800a27a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a27e:	d807      	bhi.n	800a290 <_printf_i+0x28>
 800a280:	2f62      	cmp	r7, #98	@ 0x62
 800a282:	d80a      	bhi.n	800a29a <_printf_i+0x32>
 800a284:	2f00      	cmp	r7, #0
 800a286:	f000 80d1 	beq.w	800a42c <_printf_i+0x1c4>
 800a28a:	2f58      	cmp	r7, #88	@ 0x58
 800a28c:	f000 80b8 	beq.w	800a400 <_printf_i+0x198>
 800a290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a294:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a298:	e03a      	b.n	800a310 <_printf_i+0xa8>
 800a29a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a29e:	2b15      	cmp	r3, #21
 800a2a0:	d8f6      	bhi.n	800a290 <_printf_i+0x28>
 800a2a2:	a101      	add	r1, pc, #4	@ (adr r1, 800a2a8 <_printf_i+0x40>)
 800a2a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2a8:	0800a301 	.word	0x0800a301
 800a2ac:	0800a315 	.word	0x0800a315
 800a2b0:	0800a291 	.word	0x0800a291
 800a2b4:	0800a291 	.word	0x0800a291
 800a2b8:	0800a291 	.word	0x0800a291
 800a2bc:	0800a291 	.word	0x0800a291
 800a2c0:	0800a315 	.word	0x0800a315
 800a2c4:	0800a291 	.word	0x0800a291
 800a2c8:	0800a291 	.word	0x0800a291
 800a2cc:	0800a291 	.word	0x0800a291
 800a2d0:	0800a291 	.word	0x0800a291
 800a2d4:	0800a413 	.word	0x0800a413
 800a2d8:	0800a33f 	.word	0x0800a33f
 800a2dc:	0800a3cd 	.word	0x0800a3cd
 800a2e0:	0800a291 	.word	0x0800a291
 800a2e4:	0800a291 	.word	0x0800a291
 800a2e8:	0800a435 	.word	0x0800a435
 800a2ec:	0800a291 	.word	0x0800a291
 800a2f0:	0800a33f 	.word	0x0800a33f
 800a2f4:	0800a291 	.word	0x0800a291
 800a2f8:	0800a291 	.word	0x0800a291
 800a2fc:	0800a3d5 	.word	0x0800a3d5
 800a300:	6833      	ldr	r3, [r6, #0]
 800a302:	1d1a      	adds	r2, r3, #4
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	6032      	str	r2, [r6, #0]
 800a308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a30c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a310:	2301      	movs	r3, #1
 800a312:	e09c      	b.n	800a44e <_printf_i+0x1e6>
 800a314:	6833      	ldr	r3, [r6, #0]
 800a316:	6820      	ldr	r0, [r4, #0]
 800a318:	1d19      	adds	r1, r3, #4
 800a31a:	6031      	str	r1, [r6, #0]
 800a31c:	0606      	lsls	r6, r0, #24
 800a31e:	d501      	bpl.n	800a324 <_printf_i+0xbc>
 800a320:	681d      	ldr	r5, [r3, #0]
 800a322:	e003      	b.n	800a32c <_printf_i+0xc4>
 800a324:	0645      	lsls	r5, r0, #25
 800a326:	d5fb      	bpl.n	800a320 <_printf_i+0xb8>
 800a328:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a32c:	2d00      	cmp	r5, #0
 800a32e:	da03      	bge.n	800a338 <_printf_i+0xd0>
 800a330:	232d      	movs	r3, #45	@ 0x2d
 800a332:	426d      	negs	r5, r5
 800a334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a338:	4858      	ldr	r0, [pc, #352]	@ (800a49c <_printf_i+0x234>)
 800a33a:	230a      	movs	r3, #10
 800a33c:	e011      	b.n	800a362 <_printf_i+0xfa>
 800a33e:	6821      	ldr	r1, [r4, #0]
 800a340:	6833      	ldr	r3, [r6, #0]
 800a342:	0608      	lsls	r0, r1, #24
 800a344:	f853 5b04 	ldr.w	r5, [r3], #4
 800a348:	d402      	bmi.n	800a350 <_printf_i+0xe8>
 800a34a:	0649      	lsls	r1, r1, #25
 800a34c:	bf48      	it	mi
 800a34e:	b2ad      	uxthmi	r5, r5
 800a350:	2f6f      	cmp	r7, #111	@ 0x6f
 800a352:	4852      	ldr	r0, [pc, #328]	@ (800a49c <_printf_i+0x234>)
 800a354:	6033      	str	r3, [r6, #0]
 800a356:	bf14      	ite	ne
 800a358:	230a      	movne	r3, #10
 800a35a:	2308      	moveq	r3, #8
 800a35c:	2100      	movs	r1, #0
 800a35e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a362:	6866      	ldr	r6, [r4, #4]
 800a364:	60a6      	str	r6, [r4, #8]
 800a366:	2e00      	cmp	r6, #0
 800a368:	db05      	blt.n	800a376 <_printf_i+0x10e>
 800a36a:	6821      	ldr	r1, [r4, #0]
 800a36c:	432e      	orrs	r6, r5
 800a36e:	f021 0104 	bic.w	r1, r1, #4
 800a372:	6021      	str	r1, [r4, #0]
 800a374:	d04b      	beq.n	800a40e <_printf_i+0x1a6>
 800a376:	4616      	mov	r6, r2
 800a378:	fbb5 f1f3 	udiv	r1, r5, r3
 800a37c:	fb03 5711 	mls	r7, r3, r1, r5
 800a380:	5dc7      	ldrb	r7, [r0, r7]
 800a382:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a386:	462f      	mov	r7, r5
 800a388:	42bb      	cmp	r3, r7
 800a38a:	460d      	mov	r5, r1
 800a38c:	d9f4      	bls.n	800a378 <_printf_i+0x110>
 800a38e:	2b08      	cmp	r3, #8
 800a390:	d10b      	bne.n	800a3aa <_printf_i+0x142>
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	07df      	lsls	r7, r3, #31
 800a396:	d508      	bpl.n	800a3aa <_printf_i+0x142>
 800a398:	6923      	ldr	r3, [r4, #16]
 800a39a:	6861      	ldr	r1, [r4, #4]
 800a39c:	4299      	cmp	r1, r3
 800a39e:	bfde      	ittt	le
 800a3a0:	2330      	movle	r3, #48	@ 0x30
 800a3a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a3a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a3aa:	1b92      	subs	r2, r2, r6
 800a3ac:	6122      	str	r2, [r4, #16]
 800a3ae:	f8cd a000 	str.w	sl, [sp]
 800a3b2:	464b      	mov	r3, r9
 800a3b4:	aa03      	add	r2, sp, #12
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4640      	mov	r0, r8
 800a3ba:	f7ff fee7 	bl	800a18c <_printf_common>
 800a3be:	3001      	adds	r0, #1
 800a3c0:	d14a      	bne.n	800a458 <_printf_i+0x1f0>
 800a3c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c6:	b004      	add	sp, #16
 800a3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3cc:	6823      	ldr	r3, [r4, #0]
 800a3ce:	f043 0320 	orr.w	r3, r3, #32
 800a3d2:	6023      	str	r3, [r4, #0]
 800a3d4:	4832      	ldr	r0, [pc, #200]	@ (800a4a0 <_printf_i+0x238>)
 800a3d6:	2778      	movs	r7, #120	@ 0x78
 800a3d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	6831      	ldr	r1, [r6, #0]
 800a3e0:	061f      	lsls	r7, r3, #24
 800a3e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a3e6:	d402      	bmi.n	800a3ee <_printf_i+0x186>
 800a3e8:	065f      	lsls	r7, r3, #25
 800a3ea:	bf48      	it	mi
 800a3ec:	b2ad      	uxthmi	r5, r5
 800a3ee:	6031      	str	r1, [r6, #0]
 800a3f0:	07d9      	lsls	r1, r3, #31
 800a3f2:	bf44      	itt	mi
 800a3f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a3f8:	6023      	strmi	r3, [r4, #0]
 800a3fa:	b11d      	cbz	r5, 800a404 <_printf_i+0x19c>
 800a3fc:	2310      	movs	r3, #16
 800a3fe:	e7ad      	b.n	800a35c <_printf_i+0xf4>
 800a400:	4826      	ldr	r0, [pc, #152]	@ (800a49c <_printf_i+0x234>)
 800a402:	e7e9      	b.n	800a3d8 <_printf_i+0x170>
 800a404:	6823      	ldr	r3, [r4, #0]
 800a406:	f023 0320 	bic.w	r3, r3, #32
 800a40a:	6023      	str	r3, [r4, #0]
 800a40c:	e7f6      	b.n	800a3fc <_printf_i+0x194>
 800a40e:	4616      	mov	r6, r2
 800a410:	e7bd      	b.n	800a38e <_printf_i+0x126>
 800a412:	6833      	ldr	r3, [r6, #0]
 800a414:	6825      	ldr	r5, [r4, #0]
 800a416:	6961      	ldr	r1, [r4, #20]
 800a418:	1d18      	adds	r0, r3, #4
 800a41a:	6030      	str	r0, [r6, #0]
 800a41c:	062e      	lsls	r6, r5, #24
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	d501      	bpl.n	800a426 <_printf_i+0x1be>
 800a422:	6019      	str	r1, [r3, #0]
 800a424:	e002      	b.n	800a42c <_printf_i+0x1c4>
 800a426:	0668      	lsls	r0, r5, #25
 800a428:	d5fb      	bpl.n	800a422 <_printf_i+0x1ba>
 800a42a:	8019      	strh	r1, [r3, #0]
 800a42c:	2300      	movs	r3, #0
 800a42e:	6123      	str	r3, [r4, #16]
 800a430:	4616      	mov	r6, r2
 800a432:	e7bc      	b.n	800a3ae <_printf_i+0x146>
 800a434:	6833      	ldr	r3, [r6, #0]
 800a436:	1d1a      	adds	r2, r3, #4
 800a438:	6032      	str	r2, [r6, #0]
 800a43a:	681e      	ldr	r6, [r3, #0]
 800a43c:	6862      	ldr	r2, [r4, #4]
 800a43e:	2100      	movs	r1, #0
 800a440:	4630      	mov	r0, r6
 800a442:	f7f5 ff4d 	bl	80002e0 <memchr>
 800a446:	b108      	cbz	r0, 800a44c <_printf_i+0x1e4>
 800a448:	1b80      	subs	r0, r0, r6
 800a44a:	6060      	str	r0, [r4, #4]
 800a44c:	6863      	ldr	r3, [r4, #4]
 800a44e:	6123      	str	r3, [r4, #16]
 800a450:	2300      	movs	r3, #0
 800a452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a456:	e7aa      	b.n	800a3ae <_printf_i+0x146>
 800a458:	6923      	ldr	r3, [r4, #16]
 800a45a:	4632      	mov	r2, r6
 800a45c:	4649      	mov	r1, r9
 800a45e:	4640      	mov	r0, r8
 800a460:	47d0      	blx	sl
 800a462:	3001      	adds	r0, #1
 800a464:	d0ad      	beq.n	800a3c2 <_printf_i+0x15a>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	079b      	lsls	r3, r3, #30
 800a46a:	d413      	bmi.n	800a494 <_printf_i+0x22c>
 800a46c:	68e0      	ldr	r0, [r4, #12]
 800a46e:	9b03      	ldr	r3, [sp, #12]
 800a470:	4298      	cmp	r0, r3
 800a472:	bfb8      	it	lt
 800a474:	4618      	movlt	r0, r3
 800a476:	e7a6      	b.n	800a3c6 <_printf_i+0x15e>
 800a478:	2301      	movs	r3, #1
 800a47a:	4632      	mov	r2, r6
 800a47c:	4649      	mov	r1, r9
 800a47e:	4640      	mov	r0, r8
 800a480:	47d0      	blx	sl
 800a482:	3001      	adds	r0, #1
 800a484:	d09d      	beq.n	800a3c2 <_printf_i+0x15a>
 800a486:	3501      	adds	r5, #1
 800a488:	68e3      	ldr	r3, [r4, #12]
 800a48a:	9903      	ldr	r1, [sp, #12]
 800a48c:	1a5b      	subs	r3, r3, r1
 800a48e:	42ab      	cmp	r3, r5
 800a490:	dcf2      	bgt.n	800a478 <_printf_i+0x210>
 800a492:	e7eb      	b.n	800a46c <_printf_i+0x204>
 800a494:	2500      	movs	r5, #0
 800a496:	f104 0619 	add.w	r6, r4, #25
 800a49a:	e7f5      	b.n	800a488 <_printf_i+0x220>
 800a49c:	080199b6 	.word	0x080199b6
 800a4a0:	080199c7 	.word	0x080199c7

0800a4a4 <_scanf_float>:
 800a4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a8:	b087      	sub	sp, #28
 800a4aa:	4691      	mov	r9, r2
 800a4ac:	9303      	str	r3, [sp, #12]
 800a4ae:	688b      	ldr	r3, [r1, #8]
 800a4b0:	1e5a      	subs	r2, r3, #1
 800a4b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a4b6:	bf81      	itttt	hi
 800a4b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a4bc:	eb03 0b05 	addhi.w	fp, r3, r5
 800a4c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a4c4:	608b      	strhi	r3, [r1, #8]
 800a4c6:	680b      	ldr	r3, [r1, #0]
 800a4c8:	460a      	mov	r2, r1
 800a4ca:	f04f 0500 	mov.w	r5, #0
 800a4ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a4d2:	f842 3b1c 	str.w	r3, [r2], #28
 800a4d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a4da:	4680      	mov	r8, r0
 800a4dc:	460c      	mov	r4, r1
 800a4de:	bf98      	it	ls
 800a4e0:	f04f 0b00 	movls.w	fp, #0
 800a4e4:	9201      	str	r2, [sp, #4]
 800a4e6:	4616      	mov	r6, r2
 800a4e8:	46aa      	mov	sl, r5
 800a4ea:	462f      	mov	r7, r5
 800a4ec:	9502      	str	r5, [sp, #8]
 800a4ee:	68a2      	ldr	r2, [r4, #8]
 800a4f0:	b15a      	cbz	r2, 800a50a <_scanf_float+0x66>
 800a4f2:	f8d9 3000 	ldr.w	r3, [r9]
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	2b4e      	cmp	r3, #78	@ 0x4e
 800a4fa:	d863      	bhi.n	800a5c4 <_scanf_float+0x120>
 800a4fc:	2b40      	cmp	r3, #64	@ 0x40
 800a4fe:	d83b      	bhi.n	800a578 <_scanf_float+0xd4>
 800a500:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a504:	b2c8      	uxtb	r0, r1
 800a506:	280e      	cmp	r0, #14
 800a508:	d939      	bls.n	800a57e <_scanf_float+0xda>
 800a50a:	b11f      	cbz	r7, 800a514 <_scanf_float+0x70>
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a518:	f1ba 0f01 	cmp.w	sl, #1
 800a51c:	f200 8114 	bhi.w	800a748 <_scanf_float+0x2a4>
 800a520:	9b01      	ldr	r3, [sp, #4]
 800a522:	429e      	cmp	r6, r3
 800a524:	f200 8105 	bhi.w	800a732 <_scanf_float+0x28e>
 800a528:	2001      	movs	r0, #1
 800a52a:	b007      	add	sp, #28
 800a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a530:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a534:	2a0d      	cmp	r2, #13
 800a536:	d8e8      	bhi.n	800a50a <_scanf_float+0x66>
 800a538:	a101      	add	r1, pc, #4	@ (adr r1, 800a540 <_scanf_float+0x9c>)
 800a53a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a53e:	bf00      	nop
 800a540:	0800a689 	.word	0x0800a689
 800a544:	0800a50b 	.word	0x0800a50b
 800a548:	0800a50b 	.word	0x0800a50b
 800a54c:	0800a50b 	.word	0x0800a50b
 800a550:	0800a6e5 	.word	0x0800a6e5
 800a554:	0800a6bf 	.word	0x0800a6bf
 800a558:	0800a50b 	.word	0x0800a50b
 800a55c:	0800a50b 	.word	0x0800a50b
 800a560:	0800a697 	.word	0x0800a697
 800a564:	0800a50b 	.word	0x0800a50b
 800a568:	0800a50b 	.word	0x0800a50b
 800a56c:	0800a50b 	.word	0x0800a50b
 800a570:	0800a50b 	.word	0x0800a50b
 800a574:	0800a653 	.word	0x0800a653
 800a578:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a57c:	e7da      	b.n	800a534 <_scanf_float+0x90>
 800a57e:	290e      	cmp	r1, #14
 800a580:	d8c3      	bhi.n	800a50a <_scanf_float+0x66>
 800a582:	a001      	add	r0, pc, #4	@ (adr r0, 800a588 <_scanf_float+0xe4>)
 800a584:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a588:	0800a643 	.word	0x0800a643
 800a58c:	0800a50b 	.word	0x0800a50b
 800a590:	0800a643 	.word	0x0800a643
 800a594:	0800a6d3 	.word	0x0800a6d3
 800a598:	0800a50b 	.word	0x0800a50b
 800a59c:	0800a5e5 	.word	0x0800a5e5
 800a5a0:	0800a629 	.word	0x0800a629
 800a5a4:	0800a629 	.word	0x0800a629
 800a5a8:	0800a629 	.word	0x0800a629
 800a5ac:	0800a629 	.word	0x0800a629
 800a5b0:	0800a629 	.word	0x0800a629
 800a5b4:	0800a629 	.word	0x0800a629
 800a5b8:	0800a629 	.word	0x0800a629
 800a5bc:	0800a629 	.word	0x0800a629
 800a5c0:	0800a629 	.word	0x0800a629
 800a5c4:	2b6e      	cmp	r3, #110	@ 0x6e
 800a5c6:	d809      	bhi.n	800a5dc <_scanf_float+0x138>
 800a5c8:	2b60      	cmp	r3, #96	@ 0x60
 800a5ca:	d8b1      	bhi.n	800a530 <_scanf_float+0x8c>
 800a5cc:	2b54      	cmp	r3, #84	@ 0x54
 800a5ce:	d07b      	beq.n	800a6c8 <_scanf_float+0x224>
 800a5d0:	2b59      	cmp	r3, #89	@ 0x59
 800a5d2:	d19a      	bne.n	800a50a <_scanf_float+0x66>
 800a5d4:	2d07      	cmp	r5, #7
 800a5d6:	d198      	bne.n	800a50a <_scanf_float+0x66>
 800a5d8:	2508      	movs	r5, #8
 800a5da:	e02f      	b.n	800a63c <_scanf_float+0x198>
 800a5dc:	2b74      	cmp	r3, #116	@ 0x74
 800a5de:	d073      	beq.n	800a6c8 <_scanf_float+0x224>
 800a5e0:	2b79      	cmp	r3, #121	@ 0x79
 800a5e2:	e7f6      	b.n	800a5d2 <_scanf_float+0x12e>
 800a5e4:	6821      	ldr	r1, [r4, #0]
 800a5e6:	05c8      	lsls	r0, r1, #23
 800a5e8:	d51e      	bpl.n	800a628 <_scanf_float+0x184>
 800a5ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a5ee:	6021      	str	r1, [r4, #0]
 800a5f0:	3701      	adds	r7, #1
 800a5f2:	f1bb 0f00 	cmp.w	fp, #0
 800a5f6:	d003      	beq.n	800a600 <_scanf_float+0x15c>
 800a5f8:	3201      	adds	r2, #1
 800a5fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5fe:	60a2      	str	r2, [r4, #8]
 800a600:	68a3      	ldr	r3, [r4, #8]
 800a602:	3b01      	subs	r3, #1
 800a604:	60a3      	str	r3, [r4, #8]
 800a606:	6923      	ldr	r3, [r4, #16]
 800a608:	3301      	adds	r3, #1
 800a60a:	6123      	str	r3, [r4, #16]
 800a60c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a610:	3b01      	subs	r3, #1
 800a612:	2b00      	cmp	r3, #0
 800a614:	f8c9 3004 	str.w	r3, [r9, #4]
 800a618:	f340 8082 	ble.w	800a720 <_scanf_float+0x27c>
 800a61c:	f8d9 3000 	ldr.w	r3, [r9]
 800a620:	3301      	adds	r3, #1
 800a622:	f8c9 3000 	str.w	r3, [r9]
 800a626:	e762      	b.n	800a4ee <_scanf_float+0x4a>
 800a628:	eb1a 0105 	adds.w	r1, sl, r5
 800a62c:	f47f af6d 	bne.w	800a50a <_scanf_float+0x66>
 800a630:	6822      	ldr	r2, [r4, #0]
 800a632:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a636:	6022      	str	r2, [r4, #0]
 800a638:	460d      	mov	r5, r1
 800a63a:	468a      	mov	sl, r1
 800a63c:	f806 3b01 	strb.w	r3, [r6], #1
 800a640:	e7de      	b.n	800a600 <_scanf_float+0x15c>
 800a642:	6822      	ldr	r2, [r4, #0]
 800a644:	0610      	lsls	r0, r2, #24
 800a646:	f57f af60 	bpl.w	800a50a <_scanf_float+0x66>
 800a64a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a64e:	6022      	str	r2, [r4, #0]
 800a650:	e7f4      	b.n	800a63c <_scanf_float+0x198>
 800a652:	f1ba 0f00 	cmp.w	sl, #0
 800a656:	d10c      	bne.n	800a672 <_scanf_float+0x1ce>
 800a658:	b977      	cbnz	r7, 800a678 <_scanf_float+0x1d4>
 800a65a:	6822      	ldr	r2, [r4, #0]
 800a65c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a660:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a664:	d108      	bne.n	800a678 <_scanf_float+0x1d4>
 800a666:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a66a:	6022      	str	r2, [r4, #0]
 800a66c:	f04f 0a01 	mov.w	sl, #1
 800a670:	e7e4      	b.n	800a63c <_scanf_float+0x198>
 800a672:	f1ba 0f02 	cmp.w	sl, #2
 800a676:	d050      	beq.n	800a71a <_scanf_float+0x276>
 800a678:	2d01      	cmp	r5, #1
 800a67a:	d002      	beq.n	800a682 <_scanf_float+0x1de>
 800a67c:	2d04      	cmp	r5, #4
 800a67e:	f47f af44 	bne.w	800a50a <_scanf_float+0x66>
 800a682:	3501      	adds	r5, #1
 800a684:	b2ed      	uxtb	r5, r5
 800a686:	e7d9      	b.n	800a63c <_scanf_float+0x198>
 800a688:	f1ba 0f01 	cmp.w	sl, #1
 800a68c:	f47f af3d 	bne.w	800a50a <_scanf_float+0x66>
 800a690:	f04f 0a02 	mov.w	sl, #2
 800a694:	e7d2      	b.n	800a63c <_scanf_float+0x198>
 800a696:	b975      	cbnz	r5, 800a6b6 <_scanf_float+0x212>
 800a698:	2f00      	cmp	r7, #0
 800a69a:	f47f af37 	bne.w	800a50c <_scanf_float+0x68>
 800a69e:	6822      	ldr	r2, [r4, #0]
 800a6a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a6a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a6a8:	f040 8103 	bne.w	800a8b2 <_scanf_float+0x40e>
 800a6ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a6b0:	6022      	str	r2, [r4, #0]
 800a6b2:	2501      	movs	r5, #1
 800a6b4:	e7c2      	b.n	800a63c <_scanf_float+0x198>
 800a6b6:	2d03      	cmp	r5, #3
 800a6b8:	d0e3      	beq.n	800a682 <_scanf_float+0x1de>
 800a6ba:	2d05      	cmp	r5, #5
 800a6bc:	e7df      	b.n	800a67e <_scanf_float+0x1da>
 800a6be:	2d02      	cmp	r5, #2
 800a6c0:	f47f af23 	bne.w	800a50a <_scanf_float+0x66>
 800a6c4:	2503      	movs	r5, #3
 800a6c6:	e7b9      	b.n	800a63c <_scanf_float+0x198>
 800a6c8:	2d06      	cmp	r5, #6
 800a6ca:	f47f af1e 	bne.w	800a50a <_scanf_float+0x66>
 800a6ce:	2507      	movs	r5, #7
 800a6d0:	e7b4      	b.n	800a63c <_scanf_float+0x198>
 800a6d2:	6822      	ldr	r2, [r4, #0]
 800a6d4:	0591      	lsls	r1, r2, #22
 800a6d6:	f57f af18 	bpl.w	800a50a <_scanf_float+0x66>
 800a6da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a6de:	6022      	str	r2, [r4, #0]
 800a6e0:	9702      	str	r7, [sp, #8]
 800a6e2:	e7ab      	b.n	800a63c <_scanf_float+0x198>
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a6ea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a6ee:	d005      	beq.n	800a6fc <_scanf_float+0x258>
 800a6f0:	0550      	lsls	r0, r2, #21
 800a6f2:	f57f af0a 	bpl.w	800a50a <_scanf_float+0x66>
 800a6f6:	2f00      	cmp	r7, #0
 800a6f8:	f000 80db 	beq.w	800a8b2 <_scanf_float+0x40e>
 800a6fc:	0591      	lsls	r1, r2, #22
 800a6fe:	bf58      	it	pl
 800a700:	9902      	ldrpl	r1, [sp, #8]
 800a702:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a706:	bf58      	it	pl
 800a708:	1a79      	subpl	r1, r7, r1
 800a70a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a70e:	bf58      	it	pl
 800a710:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a714:	6022      	str	r2, [r4, #0]
 800a716:	2700      	movs	r7, #0
 800a718:	e790      	b.n	800a63c <_scanf_float+0x198>
 800a71a:	f04f 0a03 	mov.w	sl, #3
 800a71e:	e78d      	b.n	800a63c <_scanf_float+0x198>
 800a720:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a724:	4649      	mov	r1, r9
 800a726:	4640      	mov	r0, r8
 800a728:	4798      	blx	r3
 800a72a:	2800      	cmp	r0, #0
 800a72c:	f43f aedf 	beq.w	800a4ee <_scanf_float+0x4a>
 800a730:	e6eb      	b.n	800a50a <_scanf_float+0x66>
 800a732:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a73a:	464a      	mov	r2, r9
 800a73c:	4640      	mov	r0, r8
 800a73e:	4798      	blx	r3
 800a740:	6923      	ldr	r3, [r4, #16]
 800a742:	3b01      	subs	r3, #1
 800a744:	6123      	str	r3, [r4, #16]
 800a746:	e6eb      	b.n	800a520 <_scanf_float+0x7c>
 800a748:	1e6b      	subs	r3, r5, #1
 800a74a:	2b06      	cmp	r3, #6
 800a74c:	d824      	bhi.n	800a798 <_scanf_float+0x2f4>
 800a74e:	2d02      	cmp	r5, #2
 800a750:	d836      	bhi.n	800a7c0 <_scanf_float+0x31c>
 800a752:	9b01      	ldr	r3, [sp, #4]
 800a754:	429e      	cmp	r6, r3
 800a756:	f67f aee7 	bls.w	800a528 <_scanf_float+0x84>
 800a75a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a75e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a762:	464a      	mov	r2, r9
 800a764:	4640      	mov	r0, r8
 800a766:	4798      	blx	r3
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	3b01      	subs	r3, #1
 800a76c:	6123      	str	r3, [r4, #16]
 800a76e:	e7f0      	b.n	800a752 <_scanf_float+0x2ae>
 800a770:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a774:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a778:	464a      	mov	r2, r9
 800a77a:	4640      	mov	r0, r8
 800a77c:	4798      	blx	r3
 800a77e:	6923      	ldr	r3, [r4, #16]
 800a780:	3b01      	subs	r3, #1
 800a782:	6123      	str	r3, [r4, #16]
 800a784:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a788:	fa5f fa8a 	uxtb.w	sl, sl
 800a78c:	f1ba 0f02 	cmp.w	sl, #2
 800a790:	d1ee      	bne.n	800a770 <_scanf_float+0x2cc>
 800a792:	3d03      	subs	r5, #3
 800a794:	b2ed      	uxtb	r5, r5
 800a796:	1b76      	subs	r6, r6, r5
 800a798:	6823      	ldr	r3, [r4, #0]
 800a79a:	05da      	lsls	r2, r3, #23
 800a79c:	d530      	bpl.n	800a800 <_scanf_float+0x35c>
 800a79e:	055b      	lsls	r3, r3, #21
 800a7a0:	d511      	bpl.n	800a7c6 <_scanf_float+0x322>
 800a7a2:	9b01      	ldr	r3, [sp, #4]
 800a7a4:	429e      	cmp	r6, r3
 800a7a6:	f67f aebf 	bls.w	800a528 <_scanf_float+0x84>
 800a7aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7b2:	464a      	mov	r2, r9
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	4798      	blx	r3
 800a7b8:	6923      	ldr	r3, [r4, #16]
 800a7ba:	3b01      	subs	r3, #1
 800a7bc:	6123      	str	r3, [r4, #16]
 800a7be:	e7f0      	b.n	800a7a2 <_scanf_float+0x2fe>
 800a7c0:	46aa      	mov	sl, r5
 800a7c2:	46b3      	mov	fp, r6
 800a7c4:	e7de      	b.n	800a784 <_scanf_float+0x2e0>
 800a7c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a7ca:	6923      	ldr	r3, [r4, #16]
 800a7cc:	2965      	cmp	r1, #101	@ 0x65
 800a7ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7d2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a7d6:	6123      	str	r3, [r4, #16]
 800a7d8:	d00c      	beq.n	800a7f4 <_scanf_float+0x350>
 800a7da:	2945      	cmp	r1, #69	@ 0x45
 800a7dc:	d00a      	beq.n	800a7f4 <_scanf_float+0x350>
 800a7de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7e2:	464a      	mov	r2, r9
 800a7e4:	4640      	mov	r0, r8
 800a7e6:	4798      	blx	r3
 800a7e8:	6923      	ldr	r3, [r4, #16]
 800a7ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a7ee:	3b01      	subs	r3, #1
 800a7f0:	1eb5      	subs	r5, r6, #2
 800a7f2:	6123      	str	r3, [r4, #16]
 800a7f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7f8:	464a      	mov	r2, r9
 800a7fa:	4640      	mov	r0, r8
 800a7fc:	4798      	blx	r3
 800a7fe:	462e      	mov	r6, r5
 800a800:	6822      	ldr	r2, [r4, #0]
 800a802:	f012 0210 	ands.w	r2, r2, #16
 800a806:	d001      	beq.n	800a80c <_scanf_float+0x368>
 800a808:	2000      	movs	r0, #0
 800a80a:	e68e      	b.n	800a52a <_scanf_float+0x86>
 800a80c:	7032      	strb	r2, [r6, #0]
 800a80e:	6823      	ldr	r3, [r4, #0]
 800a810:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a818:	d125      	bne.n	800a866 <_scanf_float+0x3c2>
 800a81a:	9b02      	ldr	r3, [sp, #8]
 800a81c:	429f      	cmp	r7, r3
 800a81e:	d00a      	beq.n	800a836 <_scanf_float+0x392>
 800a820:	1bda      	subs	r2, r3, r7
 800a822:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a826:	429e      	cmp	r6, r3
 800a828:	bf28      	it	cs
 800a82a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a82e:	4922      	ldr	r1, [pc, #136]	@ (800a8b8 <_scanf_float+0x414>)
 800a830:	4630      	mov	r0, r6
 800a832:	f000 f9ad 	bl	800ab90 <siprintf>
 800a836:	9901      	ldr	r1, [sp, #4]
 800a838:	2200      	movs	r2, #0
 800a83a:	4640      	mov	r0, r8
 800a83c:	f002 fd40 	bl	800d2c0 <_strtod_r>
 800a840:	9b03      	ldr	r3, [sp, #12]
 800a842:	6821      	ldr	r1, [r4, #0]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f011 0f02 	tst.w	r1, #2
 800a84a:	ec57 6b10 	vmov	r6, r7, d0
 800a84e:	f103 0204 	add.w	r2, r3, #4
 800a852:	d015      	beq.n	800a880 <_scanf_float+0x3dc>
 800a854:	9903      	ldr	r1, [sp, #12]
 800a856:	600a      	str	r2, [r1, #0]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	e9c3 6700 	strd	r6, r7, [r3]
 800a85e:	68e3      	ldr	r3, [r4, #12]
 800a860:	3301      	adds	r3, #1
 800a862:	60e3      	str	r3, [r4, #12]
 800a864:	e7d0      	b.n	800a808 <_scanf_float+0x364>
 800a866:	9b04      	ldr	r3, [sp, #16]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d0e4      	beq.n	800a836 <_scanf_float+0x392>
 800a86c:	9905      	ldr	r1, [sp, #20]
 800a86e:	230a      	movs	r3, #10
 800a870:	3101      	adds	r1, #1
 800a872:	4640      	mov	r0, r8
 800a874:	f002 fda4 	bl	800d3c0 <_strtol_r>
 800a878:	9b04      	ldr	r3, [sp, #16]
 800a87a:	9e05      	ldr	r6, [sp, #20]
 800a87c:	1ac2      	subs	r2, r0, r3
 800a87e:	e7d0      	b.n	800a822 <_scanf_float+0x37e>
 800a880:	f011 0f04 	tst.w	r1, #4
 800a884:	9903      	ldr	r1, [sp, #12]
 800a886:	600a      	str	r2, [r1, #0]
 800a888:	d1e6      	bne.n	800a858 <_scanf_float+0x3b4>
 800a88a:	681d      	ldr	r5, [r3, #0]
 800a88c:	4632      	mov	r2, r6
 800a88e:	463b      	mov	r3, r7
 800a890:	4630      	mov	r0, r6
 800a892:	4639      	mov	r1, r7
 800a894:	f7f6 f9d2 	bl	8000c3c <__aeabi_dcmpun>
 800a898:	b128      	cbz	r0, 800a8a6 <_scanf_float+0x402>
 800a89a:	4808      	ldr	r0, [pc, #32]	@ (800a8bc <_scanf_float+0x418>)
 800a89c:	f000 fb04 	bl	800aea8 <nanf>
 800a8a0:	ed85 0a00 	vstr	s0, [r5]
 800a8a4:	e7db      	b.n	800a85e <_scanf_float+0x3ba>
 800a8a6:	4630      	mov	r0, r6
 800a8a8:	4639      	mov	r1, r7
 800a8aa:	f7f6 fa25 	bl	8000cf8 <__aeabi_d2f>
 800a8ae:	6028      	str	r0, [r5, #0]
 800a8b0:	e7d5      	b.n	800a85e <_scanf_float+0x3ba>
 800a8b2:	2700      	movs	r7, #0
 800a8b4:	e62e      	b.n	800a514 <_scanf_float+0x70>
 800a8b6:	bf00      	nop
 800a8b8:	080199d8 	.word	0x080199d8
 800a8bc:	08019b19 	.word	0x08019b19

0800a8c0 <std>:
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	b510      	push	{r4, lr}
 800a8c4:	4604      	mov	r4, r0
 800a8c6:	e9c0 3300 	strd	r3, r3, [r0]
 800a8ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ce:	6083      	str	r3, [r0, #8]
 800a8d0:	8181      	strh	r1, [r0, #12]
 800a8d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8d4:	81c2      	strh	r2, [r0, #14]
 800a8d6:	6183      	str	r3, [r0, #24]
 800a8d8:	4619      	mov	r1, r3
 800a8da:	2208      	movs	r2, #8
 800a8dc:	305c      	adds	r0, #92	@ 0x5c
 800a8de:	f000 fa51 	bl	800ad84 <memset>
 800a8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a918 <std+0x58>)
 800a8e4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a91c <std+0x5c>)
 800a8e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a920 <std+0x60>)
 800a8ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a924 <std+0x64>)
 800a8f0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a928 <std+0x68>)
 800a8f4:	6224      	str	r4, [r4, #32]
 800a8f6:	429c      	cmp	r4, r3
 800a8f8:	d006      	beq.n	800a908 <std+0x48>
 800a8fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8fe:	4294      	cmp	r4, r2
 800a900:	d002      	beq.n	800a908 <std+0x48>
 800a902:	33d0      	adds	r3, #208	@ 0xd0
 800a904:	429c      	cmp	r4, r3
 800a906:	d105      	bne.n	800a914 <std+0x54>
 800a908:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a90c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a910:	f000 bac6 	b.w	800aea0 <__retarget_lock_init_recursive>
 800a914:	bd10      	pop	{r4, pc}
 800a916:	bf00      	nop
 800a918:	0800abd5 	.word	0x0800abd5
 800a91c:	0800abf7 	.word	0x0800abf7
 800a920:	0800ac2f 	.word	0x0800ac2f
 800a924:	0800ac53 	.word	0x0800ac53
 800a928:	2000ee0c 	.word	0x2000ee0c

0800a92c <stdio_exit_handler>:
 800a92c:	4a02      	ldr	r2, [pc, #8]	@ (800a938 <stdio_exit_handler+0xc>)
 800a92e:	4903      	ldr	r1, [pc, #12]	@ (800a93c <stdio_exit_handler+0x10>)
 800a930:	4803      	ldr	r0, [pc, #12]	@ (800a940 <stdio_exit_handler+0x14>)
 800a932:	f000 b869 	b.w	800aa08 <_fwalk_sglue>
 800a936:	bf00      	nop
 800a938:	20000038 	.word	0x20000038
 800a93c:	0800da01 	.word	0x0800da01
 800a940:	20000048 	.word	0x20000048

0800a944 <cleanup_stdio>:
 800a944:	6841      	ldr	r1, [r0, #4]
 800a946:	4b0c      	ldr	r3, [pc, #48]	@ (800a978 <cleanup_stdio+0x34>)
 800a948:	4299      	cmp	r1, r3
 800a94a:	b510      	push	{r4, lr}
 800a94c:	4604      	mov	r4, r0
 800a94e:	d001      	beq.n	800a954 <cleanup_stdio+0x10>
 800a950:	f003 f856 	bl	800da00 <_fflush_r>
 800a954:	68a1      	ldr	r1, [r4, #8]
 800a956:	4b09      	ldr	r3, [pc, #36]	@ (800a97c <cleanup_stdio+0x38>)
 800a958:	4299      	cmp	r1, r3
 800a95a:	d002      	beq.n	800a962 <cleanup_stdio+0x1e>
 800a95c:	4620      	mov	r0, r4
 800a95e:	f003 f84f 	bl	800da00 <_fflush_r>
 800a962:	68e1      	ldr	r1, [r4, #12]
 800a964:	4b06      	ldr	r3, [pc, #24]	@ (800a980 <cleanup_stdio+0x3c>)
 800a966:	4299      	cmp	r1, r3
 800a968:	d004      	beq.n	800a974 <cleanup_stdio+0x30>
 800a96a:	4620      	mov	r0, r4
 800a96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a970:	f003 b846 	b.w	800da00 <_fflush_r>
 800a974:	bd10      	pop	{r4, pc}
 800a976:	bf00      	nop
 800a978:	2000ee0c 	.word	0x2000ee0c
 800a97c:	2000ee74 	.word	0x2000ee74
 800a980:	2000eedc 	.word	0x2000eedc

0800a984 <global_stdio_init.part.0>:
 800a984:	b510      	push	{r4, lr}
 800a986:	4b0b      	ldr	r3, [pc, #44]	@ (800a9b4 <global_stdio_init.part.0+0x30>)
 800a988:	4c0b      	ldr	r4, [pc, #44]	@ (800a9b8 <global_stdio_init.part.0+0x34>)
 800a98a:	4a0c      	ldr	r2, [pc, #48]	@ (800a9bc <global_stdio_init.part.0+0x38>)
 800a98c:	601a      	str	r2, [r3, #0]
 800a98e:	4620      	mov	r0, r4
 800a990:	2200      	movs	r2, #0
 800a992:	2104      	movs	r1, #4
 800a994:	f7ff ff94 	bl	800a8c0 <std>
 800a998:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a99c:	2201      	movs	r2, #1
 800a99e:	2109      	movs	r1, #9
 800a9a0:	f7ff ff8e 	bl	800a8c0 <std>
 800a9a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a9a8:	2202      	movs	r2, #2
 800a9aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9ae:	2112      	movs	r1, #18
 800a9b0:	f7ff bf86 	b.w	800a8c0 <std>
 800a9b4:	2000ef44 	.word	0x2000ef44
 800a9b8:	2000ee0c 	.word	0x2000ee0c
 800a9bc:	0800a92d 	.word	0x0800a92d

0800a9c0 <__sfp_lock_acquire>:
 800a9c0:	4801      	ldr	r0, [pc, #4]	@ (800a9c8 <__sfp_lock_acquire+0x8>)
 800a9c2:	f000 ba6e 	b.w	800aea2 <__retarget_lock_acquire_recursive>
 800a9c6:	bf00      	nop
 800a9c8:	2000ef4d 	.word	0x2000ef4d

0800a9cc <__sfp_lock_release>:
 800a9cc:	4801      	ldr	r0, [pc, #4]	@ (800a9d4 <__sfp_lock_release+0x8>)
 800a9ce:	f000 ba69 	b.w	800aea4 <__retarget_lock_release_recursive>
 800a9d2:	bf00      	nop
 800a9d4:	2000ef4d 	.word	0x2000ef4d

0800a9d8 <__sinit>:
 800a9d8:	b510      	push	{r4, lr}
 800a9da:	4604      	mov	r4, r0
 800a9dc:	f7ff fff0 	bl	800a9c0 <__sfp_lock_acquire>
 800a9e0:	6a23      	ldr	r3, [r4, #32]
 800a9e2:	b11b      	cbz	r3, 800a9ec <__sinit+0x14>
 800a9e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e8:	f7ff bff0 	b.w	800a9cc <__sfp_lock_release>
 800a9ec:	4b04      	ldr	r3, [pc, #16]	@ (800aa00 <__sinit+0x28>)
 800a9ee:	6223      	str	r3, [r4, #32]
 800a9f0:	4b04      	ldr	r3, [pc, #16]	@ (800aa04 <__sinit+0x2c>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1f5      	bne.n	800a9e4 <__sinit+0xc>
 800a9f8:	f7ff ffc4 	bl	800a984 <global_stdio_init.part.0>
 800a9fc:	e7f2      	b.n	800a9e4 <__sinit+0xc>
 800a9fe:	bf00      	nop
 800aa00:	0800a945 	.word	0x0800a945
 800aa04:	2000ef44 	.word	0x2000ef44

0800aa08 <_fwalk_sglue>:
 800aa08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa0c:	4607      	mov	r7, r0
 800aa0e:	4688      	mov	r8, r1
 800aa10:	4614      	mov	r4, r2
 800aa12:	2600      	movs	r6, #0
 800aa14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa18:	f1b9 0901 	subs.w	r9, r9, #1
 800aa1c:	d505      	bpl.n	800aa2a <_fwalk_sglue+0x22>
 800aa1e:	6824      	ldr	r4, [r4, #0]
 800aa20:	2c00      	cmp	r4, #0
 800aa22:	d1f7      	bne.n	800aa14 <_fwalk_sglue+0xc>
 800aa24:	4630      	mov	r0, r6
 800aa26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa2a:	89ab      	ldrh	r3, [r5, #12]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d907      	bls.n	800aa40 <_fwalk_sglue+0x38>
 800aa30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa34:	3301      	adds	r3, #1
 800aa36:	d003      	beq.n	800aa40 <_fwalk_sglue+0x38>
 800aa38:	4629      	mov	r1, r5
 800aa3a:	4638      	mov	r0, r7
 800aa3c:	47c0      	blx	r8
 800aa3e:	4306      	orrs	r6, r0
 800aa40:	3568      	adds	r5, #104	@ 0x68
 800aa42:	e7e9      	b.n	800aa18 <_fwalk_sglue+0x10>

0800aa44 <iprintf>:
 800aa44:	b40f      	push	{r0, r1, r2, r3}
 800aa46:	b507      	push	{r0, r1, r2, lr}
 800aa48:	4906      	ldr	r1, [pc, #24]	@ (800aa64 <iprintf+0x20>)
 800aa4a:	ab04      	add	r3, sp, #16
 800aa4c:	6808      	ldr	r0, [r1, #0]
 800aa4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa52:	6881      	ldr	r1, [r0, #8]
 800aa54:	9301      	str	r3, [sp, #4]
 800aa56:	f002 fe37 	bl	800d6c8 <_vfiprintf_r>
 800aa5a:	b003      	add	sp, #12
 800aa5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa60:	b004      	add	sp, #16
 800aa62:	4770      	bx	lr
 800aa64:	20000044 	.word	0x20000044

0800aa68 <_puts_r>:
 800aa68:	6a03      	ldr	r3, [r0, #32]
 800aa6a:	b570      	push	{r4, r5, r6, lr}
 800aa6c:	6884      	ldr	r4, [r0, #8]
 800aa6e:	4605      	mov	r5, r0
 800aa70:	460e      	mov	r6, r1
 800aa72:	b90b      	cbnz	r3, 800aa78 <_puts_r+0x10>
 800aa74:	f7ff ffb0 	bl	800a9d8 <__sinit>
 800aa78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa7a:	07db      	lsls	r3, r3, #31
 800aa7c:	d405      	bmi.n	800aa8a <_puts_r+0x22>
 800aa7e:	89a3      	ldrh	r3, [r4, #12]
 800aa80:	0598      	lsls	r0, r3, #22
 800aa82:	d402      	bmi.n	800aa8a <_puts_r+0x22>
 800aa84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa86:	f000 fa0c 	bl	800aea2 <__retarget_lock_acquire_recursive>
 800aa8a:	89a3      	ldrh	r3, [r4, #12]
 800aa8c:	0719      	lsls	r1, r3, #28
 800aa8e:	d502      	bpl.n	800aa96 <_puts_r+0x2e>
 800aa90:	6923      	ldr	r3, [r4, #16]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d135      	bne.n	800ab02 <_puts_r+0x9a>
 800aa96:	4621      	mov	r1, r4
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f000 f91d 	bl	800acd8 <__swsetup_r>
 800aa9e:	b380      	cbz	r0, 800ab02 <_puts_r+0x9a>
 800aaa0:	f04f 35ff 	mov.w	r5, #4294967295
 800aaa4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aaa6:	07da      	lsls	r2, r3, #31
 800aaa8:	d405      	bmi.n	800aab6 <_puts_r+0x4e>
 800aaaa:	89a3      	ldrh	r3, [r4, #12]
 800aaac:	059b      	lsls	r3, r3, #22
 800aaae:	d402      	bmi.n	800aab6 <_puts_r+0x4e>
 800aab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aab2:	f000 f9f7 	bl	800aea4 <__retarget_lock_release_recursive>
 800aab6:	4628      	mov	r0, r5
 800aab8:	bd70      	pop	{r4, r5, r6, pc}
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	da04      	bge.n	800aac8 <_puts_r+0x60>
 800aabe:	69a2      	ldr	r2, [r4, #24]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	dc17      	bgt.n	800aaf4 <_puts_r+0x8c>
 800aac4:	290a      	cmp	r1, #10
 800aac6:	d015      	beq.n	800aaf4 <_puts_r+0x8c>
 800aac8:	6823      	ldr	r3, [r4, #0]
 800aaca:	1c5a      	adds	r2, r3, #1
 800aacc:	6022      	str	r2, [r4, #0]
 800aace:	7019      	strb	r1, [r3, #0]
 800aad0:	68a3      	ldr	r3, [r4, #8]
 800aad2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aad6:	3b01      	subs	r3, #1
 800aad8:	60a3      	str	r3, [r4, #8]
 800aada:	2900      	cmp	r1, #0
 800aadc:	d1ed      	bne.n	800aaba <_puts_r+0x52>
 800aade:	2b00      	cmp	r3, #0
 800aae0:	da11      	bge.n	800ab06 <_puts_r+0x9e>
 800aae2:	4622      	mov	r2, r4
 800aae4:	210a      	movs	r1, #10
 800aae6:	4628      	mov	r0, r5
 800aae8:	f000 f8b7 	bl	800ac5a <__swbuf_r>
 800aaec:	3001      	adds	r0, #1
 800aaee:	d0d7      	beq.n	800aaa0 <_puts_r+0x38>
 800aaf0:	250a      	movs	r5, #10
 800aaf2:	e7d7      	b.n	800aaa4 <_puts_r+0x3c>
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	f000 f8af 	bl	800ac5a <__swbuf_r>
 800aafc:	3001      	adds	r0, #1
 800aafe:	d1e7      	bne.n	800aad0 <_puts_r+0x68>
 800ab00:	e7ce      	b.n	800aaa0 <_puts_r+0x38>
 800ab02:	3e01      	subs	r6, #1
 800ab04:	e7e4      	b.n	800aad0 <_puts_r+0x68>
 800ab06:	6823      	ldr	r3, [r4, #0]
 800ab08:	1c5a      	adds	r2, r3, #1
 800ab0a:	6022      	str	r2, [r4, #0]
 800ab0c:	220a      	movs	r2, #10
 800ab0e:	701a      	strb	r2, [r3, #0]
 800ab10:	e7ee      	b.n	800aaf0 <_puts_r+0x88>
	...

0800ab14 <puts>:
 800ab14:	4b02      	ldr	r3, [pc, #8]	@ (800ab20 <puts+0xc>)
 800ab16:	4601      	mov	r1, r0
 800ab18:	6818      	ldr	r0, [r3, #0]
 800ab1a:	f7ff bfa5 	b.w	800aa68 <_puts_r>
 800ab1e:	bf00      	nop
 800ab20:	20000044 	.word	0x20000044

0800ab24 <sniprintf>:
 800ab24:	b40c      	push	{r2, r3}
 800ab26:	b530      	push	{r4, r5, lr}
 800ab28:	4b18      	ldr	r3, [pc, #96]	@ (800ab8c <sniprintf+0x68>)
 800ab2a:	1e0c      	subs	r4, r1, #0
 800ab2c:	681d      	ldr	r5, [r3, #0]
 800ab2e:	b09d      	sub	sp, #116	@ 0x74
 800ab30:	da08      	bge.n	800ab44 <sniprintf+0x20>
 800ab32:	238b      	movs	r3, #139	@ 0x8b
 800ab34:	602b      	str	r3, [r5, #0]
 800ab36:	f04f 30ff 	mov.w	r0, #4294967295
 800ab3a:	b01d      	add	sp, #116	@ 0x74
 800ab3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab40:	b002      	add	sp, #8
 800ab42:	4770      	bx	lr
 800ab44:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ab48:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab4c:	f04f 0300 	mov.w	r3, #0
 800ab50:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ab52:	bf14      	ite	ne
 800ab54:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ab58:	4623      	moveq	r3, r4
 800ab5a:	9304      	str	r3, [sp, #16]
 800ab5c:	9307      	str	r3, [sp, #28]
 800ab5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab62:	9002      	str	r0, [sp, #8]
 800ab64:	9006      	str	r0, [sp, #24]
 800ab66:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab6a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ab6c:	ab21      	add	r3, sp, #132	@ 0x84
 800ab6e:	a902      	add	r1, sp, #8
 800ab70:	4628      	mov	r0, r5
 800ab72:	9301      	str	r3, [sp, #4]
 800ab74:	f002 fc82 	bl	800d47c <_svfiprintf_r>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	bfbc      	itt	lt
 800ab7c:	238b      	movlt	r3, #139	@ 0x8b
 800ab7e:	602b      	strlt	r3, [r5, #0]
 800ab80:	2c00      	cmp	r4, #0
 800ab82:	d0da      	beq.n	800ab3a <sniprintf+0x16>
 800ab84:	9b02      	ldr	r3, [sp, #8]
 800ab86:	2200      	movs	r2, #0
 800ab88:	701a      	strb	r2, [r3, #0]
 800ab8a:	e7d6      	b.n	800ab3a <sniprintf+0x16>
 800ab8c:	20000044 	.word	0x20000044

0800ab90 <siprintf>:
 800ab90:	b40e      	push	{r1, r2, r3}
 800ab92:	b510      	push	{r4, lr}
 800ab94:	b09d      	sub	sp, #116	@ 0x74
 800ab96:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab98:	9002      	str	r0, [sp, #8]
 800ab9a:	9006      	str	r0, [sp, #24]
 800ab9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aba0:	480a      	ldr	r0, [pc, #40]	@ (800abcc <siprintf+0x3c>)
 800aba2:	9107      	str	r1, [sp, #28]
 800aba4:	9104      	str	r1, [sp, #16]
 800aba6:	490a      	ldr	r1, [pc, #40]	@ (800abd0 <siprintf+0x40>)
 800aba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800abac:	9105      	str	r1, [sp, #20]
 800abae:	2400      	movs	r4, #0
 800abb0:	a902      	add	r1, sp, #8
 800abb2:	6800      	ldr	r0, [r0, #0]
 800abb4:	9301      	str	r3, [sp, #4]
 800abb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800abb8:	f002 fc60 	bl	800d47c <_svfiprintf_r>
 800abbc:	9b02      	ldr	r3, [sp, #8]
 800abbe:	701c      	strb	r4, [r3, #0]
 800abc0:	b01d      	add	sp, #116	@ 0x74
 800abc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abc6:	b003      	add	sp, #12
 800abc8:	4770      	bx	lr
 800abca:	bf00      	nop
 800abcc:	20000044 	.word	0x20000044
 800abd0:	ffff0208 	.word	0xffff0208

0800abd4 <__sread>:
 800abd4:	b510      	push	{r4, lr}
 800abd6:	460c      	mov	r4, r1
 800abd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abdc:	f000 f912 	bl	800ae04 <_read_r>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	bfab      	itete	ge
 800abe4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800abe6:	89a3      	ldrhlt	r3, [r4, #12]
 800abe8:	181b      	addge	r3, r3, r0
 800abea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800abee:	bfac      	ite	ge
 800abf0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800abf2:	81a3      	strhlt	r3, [r4, #12]
 800abf4:	bd10      	pop	{r4, pc}

0800abf6 <__swrite>:
 800abf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abfa:	461f      	mov	r7, r3
 800abfc:	898b      	ldrh	r3, [r1, #12]
 800abfe:	05db      	lsls	r3, r3, #23
 800ac00:	4605      	mov	r5, r0
 800ac02:	460c      	mov	r4, r1
 800ac04:	4616      	mov	r6, r2
 800ac06:	d505      	bpl.n	800ac14 <__swrite+0x1e>
 800ac08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	2200      	movs	r2, #0
 800ac10:	f000 f8e6 	bl	800ade0 <_lseek_r>
 800ac14:	89a3      	ldrh	r3, [r4, #12]
 800ac16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac1e:	81a3      	strh	r3, [r4, #12]
 800ac20:	4632      	mov	r2, r6
 800ac22:	463b      	mov	r3, r7
 800ac24:	4628      	mov	r0, r5
 800ac26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac2a:	f000 b8fd 	b.w	800ae28 <_write_r>

0800ac2e <__sseek>:
 800ac2e:	b510      	push	{r4, lr}
 800ac30:	460c      	mov	r4, r1
 800ac32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac36:	f000 f8d3 	bl	800ade0 <_lseek_r>
 800ac3a:	1c43      	adds	r3, r0, #1
 800ac3c:	89a3      	ldrh	r3, [r4, #12]
 800ac3e:	bf15      	itete	ne
 800ac40:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac4a:	81a3      	strheq	r3, [r4, #12]
 800ac4c:	bf18      	it	ne
 800ac4e:	81a3      	strhne	r3, [r4, #12]
 800ac50:	bd10      	pop	{r4, pc}

0800ac52 <__sclose>:
 800ac52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac56:	f000 b8b3 	b.w	800adc0 <_close_r>

0800ac5a <__swbuf_r>:
 800ac5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac5c:	460e      	mov	r6, r1
 800ac5e:	4614      	mov	r4, r2
 800ac60:	4605      	mov	r5, r0
 800ac62:	b118      	cbz	r0, 800ac6c <__swbuf_r+0x12>
 800ac64:	6a03      	ldr	r3, [r0, #32]
 800ac66:	b90b      	cbnz	r3, 800ac6c <__swbuf_r+0x12>
 800ac68:	f7ff feb6 	bl	800a9d8 <__sinit>
 800ac6c:	69a3      	ldr	r3, [r4, #24]
 800ac6e:	60a3      	str	r3, [r4, #8]
 800ac70:	89a3      	ldrh	r3, [r4, #12]
 800ac72:	071a      	lsls	r2, r3, #28
 800ac74:	d501      	bpl.n	800ac7a <__swbuf_r+0x20>
 800ac76:	6923      	ldr	r3, [r4, #16]
 800ac78:	b943      	cbnz	r3, 800ac8c <__swbuf_r+0x32>
 800ac7a:	4621      	mov	r1, r4
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	f000 f82b 	bl	800acd8 <__swsetup_r>
 800ac82:	b118      	cbz	r0, 800ac8c <__swbuf_r+0x32>
 800ac84:	f04f 37ff 	mov.w	r7, #4294967295
 800ac88:	4638      	mov	r0, r7
 800ac8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	6922      	ldr	r2, [r4, #16]
 800ac90:	1a98      	subs	r0, r3, r2
 800ac92:	6963      	ldr	r3, [r4, #20]
 800ac94:	b2f6      	uxtb	r6, r6
 800ac96:	4283      	cmp	r3, r0
 800ac98:	4637      	mov	r7, r6
 800ac9a:	dc05      	bgt.n	800aca8 <__swbuf_r+0x4e>
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	4628      	mov	r0, r5
 800aca0:	f002 feae 	bl	800da00 <_fflush_r>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d1ed      	bne.n	800ac84 <__swbuf_r+0x2a>
 800aca8:	68a3      	ldr	r3, [r4, #8]
 800acaa:	3b01      	subs	r3, #1
 800acac:	60a3      	str	r3, [r4, #8]
 800acae:	6823      	ldr	r3, [r4, #0]
 800acb0:	1c5a      	adds	r2, r3, #1
 800acb2:	6022      	str	r2, [r4, #0]
 800acb4:	701e      	strb	r6, [r3, #0]
 800acb6:	6962      	ldr	r2, [r4, #20]
 800acb8:	1c43      	adds	r3, r0, #1
 800acba:	429a      	cmp	r2, r3
 800acbc:	d004      	beq.n	800acc8 <__swbuf_r+0x6e>
 800acbe:	89a3      	ldrh	r3, [r4, #12]
 800acc0:	07db      	lsls	r3, r3, #31
 800acc2:	d5e1      	bpl.n	800ac88 <__swbuf_r+0x2e>
 800acc4:	2e0a      	cmp	r6, #10
 800acc6:	d1df      	bne.n	800ac88 <__swbuf_r+0x2e>
 800acc8:	4621      	mov	r1, r4
 800acca:	4628      	mov	r0, r5
 800accc:	f002 fe98 	bl	800da00 <_fflush_r>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d0d9      	beq.n	800ac88 <__swbuf_r+0x2e>
 800acd4:	e7d6      	b.n	800ac84 <__swbuf_r+0x2a>
	...

0800acd8 <__swsetup_r>:
 800acd8:	b538      	push	{r3, r4, r5, lr}
 800acda:	4b29      	ldr	r3, [pc, #164]	@ (800ad80 <__swsetup_r+0xa8>)
 800acdc:	4605      	mov	r5, r0
 800acde:	6818      	ldr	r0, [r3, #0]
 800ace0:	460c      	mov	r4, r1
 800ace2:	b118      	cbz	r0, 800acec <__swsetup_r+0x14>
 800ace4:	6a03      	ldr	r3, [r0, #32]
 800ace6:	b90b      	cbnz	r3, 800acec <__swsetup_r+0x14>
 800ace8:	f7ff fe76 	bl	800a9d8 <__sinit>
 800acec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf0:	0719      	lsls	r1, r3, #28
 800acf2:	d422      	bmi.n	800ad3a <__swsetup_r+0x62>
 800acf4:	06da      	lsls	r2, r3, #27
 800acf6:	d407      	bmi.n	800ad08 <__swsetup_r+0x30>
 800acf8:	2209      	movs	r2, #9
 800acfa:	602a      	str	r2, [r5, #0]
 800acfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	f04f 30ff 	mov.w	r0, #4294967295
 800ad06:	e033      	b.n	800ad70 <__swsetup_r+0x98>
 800ad08:	0758      	lsls	r0, r3, #29
 800ad0a:	d512      	bpl.n	800ad32 <__swsetup_r+0x5a>
 800ad0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad0e:	b141      	cbz	r1, 800ad22 <__swsetup_r+0x4a>
 800ad10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad14:	4299      	cmp	r1, r3
 800ad16:	d002      	beq.n	800ad1e <__swsetup_r+0x46>
 800ad18:	4628      	mov	r0, r5
 800ad1a:	f000 ff25 	bl	800bb68 <_free_r>
 800ad1e:	2300      	movs	r3, #0
 800ad20:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad22:	89a3      	ldrh	r3, [r4, #12]
 800ad24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad28:	81a3      	strh	r3, [r4, #12]
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	6063      	str	r3, [r4, #4]
 800ad2e:	6923      	ldr	r3, [r4, #16]
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	89a3      	ldrh	r3, [r4, #12]
 800ad34:	f043 0308 	orr.w	r3, r3, #8
 800ad38:	81a3      	strh	r3, [r4, #12]
 800ad3a:	6923      	ldr	r3, [r4, #16]
 800ad3c:	b94b      	cbnz	r3, 800ad52 <__swsetup_r+0x7a>
 800ad3e:	89a3      	ldrh	r3, [r4, #12]
 800ad40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad48:	d003      	beq.n	800ad52 <__swsetup_r+0x7a>
 800ad4a:	4621      	mov	r1, r4
 800ad4c:	4628      	mov	r0, r5
 800ad4e:	f002 fea5 	bl	800da9c <__smakebuf_r>
 800ad52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad56:	f013 0201 	ands.w	r2, r3, #1
 800ad5a:	d00a      	beq.n	800ad72 <__swsetup_r+0x9a>
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	60a2      	str	r2, [r4, #8]
 800ad60:	6962      	ldr	r2, [r4, #20]
 800ad62:	4252      	negs	r2, r2
 800ad64:	61a2      	str	r2, [r4, #24]
 800ad66:	6922      	ldr	r2, [r4, #16]
 800ad68:	b942      	cbnz	r2, 800ad7c <__swsetup_r+0xa4>
 800ad6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ad6e:	d1c5      	bne.n	800acfc <__swsetup_r+0x24>
 800ad70:	bd38      	pop	{r3, r4, r5, pc}
 800ad72:	0799      	lsls	r1, r3, #30
 800ad74:	bf58      	it	pl
 800ad76:	6962      	ldrpl	r2, [r4, #20]
 800ad78:	60a2      	str	r2, [r4, #8]
 800ad7a:	e7f4      	b.n	800ad66 <__swsetup_r+0x8e>
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	e7f7      	b.n	800ad70 <__swsetup_r+0x98>
 800ad80:	20000044 	.word	0x20000044

0800ad84 <memset>:
 800ad84:	4402      	add	r2, r0
 800ad86:	4603      	mov	r3, r0
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d100      	bne.n	800ad8e <memset+0xa>
 800ad8c:	4770      	bx	lr
 800ad8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ad92:	e7f9      	b.n	800ad88 <memset+0x4>

0800ad94 <strncmp>:
 800ad94:	b510      	push	{r4, lr}
 800ad96:	b16a      	cbz	r2, 800adb4 <strncmp+0x20>
 800ad98:	3901      	subs	r1, #1
 800ad9a:	1884      	adds	r4, r0, r2
 800ad9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ada0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d103      	bne.n	800adb0 <strncmp+0x1c>
 800ada8:	42a0      	cmp	r0, r4
 800adaa:	d001      	beq.n	800adb0 <strncmp+0x1c>
 800adac:	2a00      	cmp	r2, #0
 800adae:	d1f5      	bne.n	800ad9c <strncmp+0x8>
 800adb0:	1ad0      	subs	r0, r2, r3
 800adb2:	bd10      	pop	{r4, pc}
 800adb4:	4610      	mov	r0, r2
 800adb6:	e7fc      	b.n	800adb2 <strncmp+0x1e>

0800adb8 <_localeconv_r>:
 800adb8:	4800      	ldr	r0, [pc, #0]	@ (800adbc <_localeconv_r+0x4>)
 800adba:	4770      	bx	lr
 800adbc:	20000184 	.word	0x20000184

0800adc0 <_close_r>:
 800adc0:	b538      	push	{r3, r4, r5, lr}
 800adc2:	4d06      	ldr	r5, [pc, #24]	@ (800addc <_close_r+0x1c>)
 800adc4:	2300      	movs	r3, #0
 800adc6:	4604      	mov	r4, r0
 800adc8:	4608      	mov	r0, r1
 800adca:	602b      	str	r3, [r5, #0]
 800adcc:	f7f7 ff9e 	bl	8002d0c <_close>
 800add0:	1c43      	adds	r3, r0, #1
 800add2:	d102      	bne.n	800adda <_close_r+0x1a>
 800add4:	682b      	ldr	r3, [r5, #0]
 800add6:	b103      	cbz	r3, 800adda <_close_r+0x1a>
 800add8:	6023      	str	r3, [r4, #0]
 800adda:	bd38      	pop	{r3, r4, r5, pc}
 800addc:	2000ef48 	.word	0x2000ef48

0800ade0 <_lseek_r>:
 800ade0:	b538      	push	{r3, r4, r5, lr}
 800ade2:	4d07      	ldr	r5, [pc, #28]	@ (800ae00 <_lseek_r+0x20>)
 800ade4:	4604      	mov	r4, r0
 800ade6:	4608      	mov	r0, r1
 800ade8:	4611      	mov	r1, r2
 800adea:	2200      	movs	r2, #0
 800adec:	602a      	str	r2, [r5, #0]
 800adee:	461a      	mov	r2, r3
 800adf0:	f7f7 ffb3 	bl	8002d5a <_lseek>
 800adf4:	1c43      	adds	r3, r0, #1
 800adf6:	d102      	bne.n	800adfe <_lseek_r+0x1e>
 800adf8:	682b      	ldr	r3, [r5, #0]
 800adfa:	b103      	cbz	r3, 800adfe <_lseek_r+0x1e>
 800adfc:	6023      	str	r3, [r4, #0]
 800adfe:	bd38      	pop	{r3, r4, r5, pc}
 800ae00:	2000ef48 	.word	0x2000ef48

0800ae04 <_read_r>:
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	4d07      	ldr	r5, [pc, #28]	@ (800ae24 <_read_r+0x20>)
 800ae08:	4604      	mov	r4, r0
 800ae0a:	4608      	mov	r0, r1
 800ae0c:	4611      	mov	r1, r2
 800ae0e:	2200      	movs	r2, #0
 800ae10:	602a      	str	r2, [r5, #0]
 800ae12:	461a      	mov	r2, r3
 800ae14:	f7f7 ff5d 	bl	8002cd2 <_read>
 800ae18:	1c43      	adds	r3, r0, #1
 800ae1a:	d102      	bne.n	800ae22 <_read_r+0x1e>
 800ae1c:	682b      	ldr	r3, [r5, #0]
 800ae1e:	b103      	cbz	r3, 800ae22 <_read_r+0x1e>
 800ae20:	6023      	str	r3, [r4, #0]
 800ae22:	bd38      	pop	{r3, r4, r5, pc}
 800ae24:	2000ef48 	.word	0x2000ef48

0800ae28 <_write_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d07      	ldr	r5, [pc, #28]	@ (800ae48 <_write_r+0x20>)
 800ae2c:	4604      	mov	r4, r0
 800ae2e:	4608      	mov	r0, r1
 800ae30:	4611      	mov	r1, r2
 800ae32:	2200      	movs	r2, #0
 800ae34:	602a      	str	r2, [r5, #0]
 800ae36:	461a      	mov	r2, r3
 800ae38:	f7f6 f97a 	bl	8001130 <_write>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_write_r+0x1e>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_write_r+0x1e>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	2000ef48 	.word	0x2000ef48

0800ae4c <__errno>:
 800ae4c:	4b01      	ldr	r3, [pc, #4]	@ (800ae54 <__errno+0x8>)
 800ae4e:	6818      	ldr	r0, [r3, #0]
 800ae50:	4770      	bx	lr
 800ae52:	bf00      	nop
 800ae54:	20000044 	.word	0x20000044

0800ae58 <__libc_init_array>:
 800ae58:	b570      	push	{r4, r5, r6, lr}
 800ae5a:	4d0d      	ldr	r5, [pc, #52]	@ (800ae90 <__libc_init_array+0x38>)
 800ae5c:	4c0d      	ldr	r4, [pc, #52]	@ (800ae94 <__libc_init_array+0x3c>)
 800ae5e:	1b64      	subs	r4, r4, r5
 800ae60:	10a4      	asrs	r4, r4, #2
 800ae62:	2600      	movs	r6, #0
 800ae64:	42a6      	cmp	r6, r4
 800ae66:	d109      	bne.n	800ae7c <__libc_init_array+0x24>
 800ae68:	4d0b      	ldr	r5, [pc, #44]	@ (800ae98 <__libc_init_array+0x40>)
 800ae6a:	4c0c      	ldr	r4, [pc, #48]	@ (800ae9c <__libc_init_array+0x44>)
 800ae6c:	f004 fcf0 	bl	800f850 <_init>
 800ae70:	1b64      	subs	r4, r4, r5
 800ae72:	10a4      	asrs	r4, r4, #2
 800ae74:	2600      	movs	r6, #0
 800ae76:	42a6      	cmp	r6, r4
 800ae78:	d105      	bne.n	800ae86 <__libc_init_array+0x2e>
 800ae7a:	bd70      	pop	{r4, r5, r6, pc}
 800ae7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae80:	4798      	blx	r3
 800ae82:	3601      	adds	r6, #1
 800ae84:	e7ee      	b.n	800ae64 <__libc_init_array+0xc>
 800ae86:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae8a:	4798      	blx	r3
 800ae8c:	3601      	adds	r6, #1
 800ae8e:	e7f2      	b.n	800ae76 <__libc_init_array+0x1e>
 800ae90:	0801a1bc 	.word	0x0801a1bc
 800ae94:	0801a1bc 	.word	0x0801a1bc
 800ae98:	0801a1bc 	.word	0x0801a1bc
 800ae9c:	0801a1c0 	.word	0x0801a1c0

0800aea0 <__retarget_lock_init_recursive>:
 800aea0:	4770      	bx	lr

0800aea2 <__retarget_lock_acquire_recursive>:
 800aea2:	4770      	bx	lr

0800aea4 <__retarget_lock_release_recursive>:
 800aea4:	4770      	bx	lr
	...

0800aea8 <nanf>:
 800aea8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aeb0 <nanf+0x8>
 800aeac:	4770      	bx	lr
 800aeae:	bf00      	nop
 800aeb0:	7fc00000 	.word	0x7fc00000

0800aeb4 <quorem>:
 800aeb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb8:	6903      	ldr	r3, [r0, #16]
 800aeba:	690c      	ldr	r4, [r1, #16]
 800aebc:	42a3      	cmp	r3, r4
 800aebe:	4607      	mov	r7, r0
 800aec0:	db7e      	blt.n	800afc0 <quorem+0x10c>
 800aec2:	3c01      	subs	r4, #1
 800aec4:	f101 0814 	add.w	r8, r1, #20
 800aec8:	00a3      	lsls	r3, r4, #2
 800aeca:	f100 0514 	add.w	r5, r0, #20
 800aece:	9300      	str	r3, [sp, #0]
 800aed0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aeda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aede:	3301      	adds	r3, #1
 800aee0:	429a      	cmp	r2, r3
 800aee2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aee6:	fbb2 f6f3 	udiv	r6, r2, r3
 800aeea:	d32e      	bcc.n	800af4a <quorem+0x96>
 800aeec:	f04f 0a00 	mov.w	sl, #0
 800aef0:	46c4      	mov	ip, r8
 800aef2:	46ae      	mov	lr, r5
 800aef4:	46d3      	mov	fp, sl
 800aef6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aefa:	b298      	uxth	r0, r3
 800aefc:	fb06 a000 	mla	r0, r6, r0, sl
 800af00:	0c02      	lsrs	r2, r0, #16
 800af02:	0c1b      	lsrs	r3, r3, #16
 800af04:	fb06 2303 	mla	r3, r6, r3, r2
 800af08:	f8de 2000 	ldr.w	r2, [lr]
 800af0c:	b280      	uxth	r0, r0
 800af0e:	b292      	uxth	r2, r2
 800af10:	1a12      	subs	r2, r2, r0
 800af12:	445a      	add	r2, fp
 800af14:	f8de 0000 	ldr.w	r0, [lr]
 800af18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af22:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af26:	b292      	uxth	r2, r2
 800af28:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af2c:	45e1      	cmp	r9, ip
 800af2e:	f84e 2b04 	str.w	r2, [lr], #4
 800af32:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af36:	d2de      	bcs.n	800aef6 <quorem+0x42>
 800af38:	9b00      	ldr	r3, [sp, #0]
 800af3a:	58eb      	ldr	r3, [r5, r3]
 800af3c:	b92b      	cbnz	r3, 800af4a <quorem+0x96>
 800af3e:	9b01      	ldr	r3, [sp, #4]
 800af40:	3b04      	subs	r3, #4
 800af42:	429d      	cmp	r5, r3
 800af44:	461a      	mov	r2, r3
 800af46:	d32f      	bcc.n	800afa8 <quorem+0xf4>
 800af48:	613c      	str	r4, [r7, #16]
 800af4a:	4638      	mov	r0, r7
 800af4c:	f001 f9c8 	bl	800c2e0 <__mcmp>
 800af50:	2800      	cmp	r0, #0
 800af52:	db25      	blt.n	800afa0 <quorem+0xec>
 800af54:	4629      	mov	r1, r5
 800af56:	2000      	movs	r0, #0
 800af58:	f858 2b04 	ldr.w	r2, [r8], #4
 800af5c:	f8d1 c000 	ldr.w	ip, [r1]
 800af60:	fa1f fe82 	uxth.w	lr, r2
 800af64:	fa1f f38c 	uxth.w	r3, ip
 800af68:	eba3 030e 	sub.w	r3, r3, lr
 800af6c:	4403      	add	r3, r0
 800af6e:	0c12      	lsrs	r2, r2, #16
 800af70:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800af74:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800af78:	b29b      	uxth	r3, r3
 800af7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af7e:	45c1      	cmp	r9, r8
 800af80:	f841 3b04 	str.w	r3, [r1], #4
 800af84:	ea4f 4022 	mov.w	r0, r2, asr #16
 800af88:	d2e6      	bcs.n	800af58 <quorem+0xa4>
 800af8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af92:	b922      	cbnz	r2, 800af9e <quorem+0xea>
 800af94:	3b04      	subs	r3, #4
 800af96:	429d      	cmp	r5, r3
 800af98:	461a      	mov	r2, r3
 800af9a:	d30b      	bcc.n	800afb4 <quorem+0x100>
 800af9c:	613c      	str	r4, [r7, #16]
 800af9e:	3601      	adds	r6, #1
 800afa0:	4630      	mov	r0, r6
 800afa2:	b003      	add	sp, #12
 800afa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa8:	6812      	ldr	r2, [r2, #0]
 800afaa:	3b04      	subs	r3, #4
 800afac:	2a00      	cmp	r2, #0
 800afae:	d1cb      	bne.n	800af48 <quorem+0x94>
 800afb0:	3c01      	subs	r4, #1
 800afb2:	e7c6      	b.n	800af42 <quorem+0x8e>
 800afb4:	6812      	ldr	r2, [r2, #0]
 800afb6:	3b04      	subs	r3, #4
 800afb8:	2a00      	cmp	r2, #0
 800afba:	d1ef      	bne.n	800af9c <quorem+0xe8>
 800afbc:	3c01      	subs	r4, #1
 800afbe:	e7ea      	b.n	800af96 <quorem+0xe2>
 800afc0:	2000      	movs	r0, #0
 800afc2:	e7ee      	b.n	800afa2 <quorem+0xee>
 800afc4:	0000      	movs	r0, r0
	...

0800afc8 <_dtoa_r>:
 800afc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afcc:	69c7      	ldr	r7, [r0, #28]
 800afce:	b097      	sub	sp, #92	@ 0x5c
 800afd0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800afd4:	ec55 4b10 	vmov	r4, r5, d0
 800afd8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800afda:	9107      	str	r1, [sp, #28]
 800afdc:	4681      	mov	r9, r0
 800afde:	920c      	str	r2, [sp, #48]	@ 0x30
 800afe0:	9311      	str	r3, [sp, #68]	@ 0x44
 800afe2:	b97f      	cbnz	r7, 800b004 <_dtoa_r+0x3c>
 800afe4:	2010      	movs	r0, #16
 800afe6:	f000 fe09 	bl	800bbfc <malloc>
 800afea:	4602      	mov	r2, r0
 800afec:	f8c9 001c 	str.w	r0, [r9, #28]
 800aff0:	b920      	cbnz	r0, 800affc <_dtoa_r+0x34>
 800aff2:	4ba9      	ldr	r3, [pc, #676]	@ (800b298 <_dtoa_r+0x2d0>)
 800aff4:	21ef      	movs	r1, #239	@ 0xef
 800aff6:	48a9      	ldr	r0, [pc, #676]	@ (800b29c <_dtoa_r+0x2d4>)
 800aff8:	f002 fdee 	bl	800dbd8 <__assert_func>
 800affc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b000:	6007      	str	r7, [r0, #0]
 800b002:	60c7      	str	r7, [r0, #12]
 800b004:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b008:	6819      	ldr	r1, [r3, #0]
 800b00a:	b159      	cbz	r1, 800b024 <_dtoa_r+0x5c>
 800b00c:	685a      	ldr	r2, [r3, #4]
 800b00e:	604a      	str	r2, [r1, #4]
 800b010:	2301      	movs	r3, #1
 800b012:	4093      	lsls	r3, r2
 800b014:	608b      	str	r3, [r1, #8]
 800b016:	4648      	mov	r0, r9
 800b018:	f000 fee6 	bl	800bde8 <_Bfree>
 800b01c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b020:	2200      	movs	r2, #0
 800b022:	601a      	str	r2, [r3, #0]
 800b024:	1e2b      	subs	r3, r5, #0
 800b026:	bfb9      	ittee	lt
 800b028:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b02c:	9305      	strlt	r3, [sp, #20]
 800b02e:	2300      	movge	r3, #0
 800b030:	6033      	strge	r3, [r6, #0]
 800b032:	9f05      	ldr	r7, [sp, #20]
 800b034:	4b9a      	ldr	r3, [pc, #616]	@ (800b2a0 <_dtoa_r+0x2d8>)
 800b036:	bfbc      	itt	lt
 800b038:	2201      	movlt	r2, #1
 800b03a:	6032      	strlt	r2, [r6, #0]
 800b03c:	43bb      	bics	r3, r7
 800b03e:	d112      	bne.n	800b066 <_dtoa_r+0x9e>
 800b040:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b042:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b046:	6013      	str	r3, [r2, #0]
 800b048:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b04c:	4323      	orrs	r3, r4
 800b04e:	f000 855a 	beq.w	800bb06 <_dtoa_r+0xb3e>
 800b052:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b054:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b2b4 <_dtoa_r+0x2ec>
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 855c 	beq.w	800bb16 <_dtoa_r+0xb4e>
 800b05e:	f10a 0303 	add.w	r3, sl, #3
 800b062:	f000 bd56 	b.w	800bb12 <_dtoa_r+0xb4a>
 800b066:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b06a:	2200      	movs	r2, #0
 800b06c:	ec51 0b17 	vmov	r0, r1, d7
 800b070:	2300      	movs	r3, #0
 800b072:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b076:	f7f5 fdaf 	bl	8000bd8 <__aeabi_dcmpeq>
 800b07a:	4680      	mov	r8, r0
 800b07c:	b158      	cbz	r0, 800b096 <_dtoa_r+0xce>
 800b07e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b080:	2301      	movs	r3, #1
 800b082:	6013      	str	r3, [r2, #0]
 800b084:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b086:	b113      	cbz	r3, 800b08e <_dtoa_r+0xc6>
 800b088:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b08a:	4b86      	ldr	r3, [pc, #536]	@ (800b2a4 <_dtoa_r+0x2dc>)
 800b08c:	6013      	str	r3, [r2, #0]
 800b08e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b2b8 <_dtoa_r+0x2f0>
 800b092:	f000 bd40 	b.w	800bb16 <_dtoa_r+0xb4e>
 800b096:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b09a:	aa14      	add	r2, sp, #80	@ 0x50
 800b09c:	a915      	add	r1, sp, #84	@ 0x54
 800b09e:	4648      	mov	r0, r9
 800b0a0:	f001 fa3e 	bl	800c520 <__d2b>
 800b0a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0a8:	9002      	str	r0, [sp, #8]
 800b0aa:	2e00      	cmp	r6, #0
 800b0ac:	d078      	beq.n	800b1a0 <_dtoa_r+0x1d8>
 800b0ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b0b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b0c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b0c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	4b76      	ldr	r3, [pc, #472]	@ (800b2a8 <_dtoa_r+0x2e0>)
 800b0ce:	f7f5 f963 	bl	8000398 <__aeabi_dsub>
 800b0d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b280 <_dtoa_r+0x2b8>)
 800b0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d8:	f7f5 fb16 	bl	8000708 <__aeabi_dmul>
 800b0dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b288 <_dtoa_r+0x2c0>)
 800b0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e2:	f7f5 f95b 	bl	800039c <__adddf3>
 800b0e6:	4604      	mov	r4, r0
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	460d      	mov	r5, r1
 800b0ec:	f7f5 faa2 	bl	8000634 <__aeabi_i2d>
 800b0f0:	a367      	add	r3, pc, #412	@ (adr r3, 800b290 <_dtoa_r+0x2c8>)
 800b0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f6:	f7f5 fb07 	bl	8000708 <__aeabi_dmul>
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	4620      	mov	r0, r4
 800b100:	4629      	mov	r1, r5
 800b102:	f7f5 f94b 	bl	800039c <__adddf3>
 800b106:	4604      	mov	r4, r0
 800b108:	460d      	mov	r5, r1
 800b10a:	f7f5 fdad 	bl	8000c68 <__aeabi_d2iz>
 800b10e:	2200      	movs	r2, #0
 800b110:	4607      	mov	r7, r0
 800b112:	2300      	movs	r3, #0
 800b114:	4620      	mov	r0, r4
 800b116:	4629      	mov	r1, r5
 800b118:	f7f5 fd68 	bl	8000bec <__aeabi_dcmplt>
 800b11c:	b140      	cbz	r0, 800b130 <_dtoa_r+0x168>
 800b11e:	4638      	mov	r0, r7
 800b120:	f7f5 fa88 	bl	8000634 <__aeabi_i2d>
 800b124:	4622      	mov	r2, r4
 800b126:	462b      	mov	r3, r5
 800b128:	f7f5 fd56 	bl	8000bd8 <__aeabi_dcmpeq>
 800b12c:	b900      	cbnz	r0, 800b130 <_dtoa_r+0x168>
 800b12e:	3f01      	subs	r7, #1
 800b130:	2f16      	cmp	r7, #22
 800b132:	d852      	bhi.n	800b1da <_dtoa_r+0x212>
 800b134:	4b5d      	ldr	r3, [pc, #372]	@ (800b2ac <_dtoa_r+0x2e4>)
 800b136:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b142:	f7f5 fd53 	bl	8000bec <__aeabi_dcmplt>
 800b146:	2800      	cmp	r0, #0
 800b148:	d049      	beq.n	800b1de <_dtoa_r+0x216>
 800b14a:	3f01      	subs	r7, #1
 800b14c:	2300      	movs	r3, #0
 800b14e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b150:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b152:	1b9b      	subs	r3, r3, r6
 800b154:	1e5a      	subs	r2, r3, #1
 800b156:	bf45      	ittet	mi
 800b158:	f1c3 0301 	rsbmi	r3, r3, #1
 800b15c:	9300      	strmi	r3, [sp, #0]
 800b15e:	2300      	movpl	r3, #0
 800b160:	2300      	movmi	r3, #0
 800b162:	9206      	str	r2, [sp, #24]
 800b164:	bf54      	ite	pl
 800b166:	9300      	strpl	r3, [sp, #0]
 800b168:	9306      	strmi	r3, [sp, #24]
 800b16a:	2f00      	cmp	r7, #0
 800b16c:	db39      	blt.n	800b1e2 <_dtoa_r+0x21a>
 800b16e:	9b06      	ldr	r3, [sp, #24]
 800b170:	970d      	str	r7, [sp, #52]	@ 0x34
 800b172:	443b      	add	r3, r7
 800b174:	9306      	str	r3, [sp, #24]
 800b176:	2300      	movs	r3, #0
 800b178:	9308      	str	r3, [sp, #32]
 800b17a:	9b07      	ldr	r3, [sp, #28]
 800b17c:	2b09      	cmp	r3, #9
 800b17e:	d863      	bhi.n	800b248 <_dtoa_r+0x280>
 800b180:	2b05      	cmp	r3, #5
 800b182:	bfc4      	itt	gt
 800b184:	3b04      	subgt	r3, #4
 800b186:	9307      	strgt	r3, [sp, #28]
 800b188:	9b07      	ldr	r3, [sp, #28]
 800b18a:	f1a3 0302 	sub.w	r3, r3, #2
 800b18e:	bfcc      	ite	gt
 800b190:	2400      	movgt	r4, #0
 800b192:	2401      	movle	r4, #1
 800b194:	2b03      	cmp	r3, #3
 800b196:	d863      	bhi.n	800b260 <_dtoa_r+0x298>
 800b198:	e8df f003 	tbb	[pc, r3]
 800b19c:	2b375452 	.word	0x2b375452
 800b1a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b1a4:	441e      	add	r6, r3
 800b1a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1aa:	2b20      	cmp	r3, #32
 800b1ac:	bfc1      	itttt	gt
 800b1ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1b2:	409f      	lslgt	r7, r3
 800b1b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1bc:	bfd6      	itet	le
 800b1be:	f1c3 0320 	rsble	r3, r3, #32
 800b1c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b1c6:	fa04 f003 	lslle.w	r0, r4, r3
 800b1ca:	f7f5 fa23 	bl	8000614 <__aeabi_ui2d>
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b1d4:	3e01      	subs	r6, #1
 800b1d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b1d8:	e776      	b.n	800b0c8 <_dtoa_r+0x100>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	e7b7      	b.n	800b14e <_dtoa_r+0x186>
 800b1de:	9010      	str	r0, [sp, #64]	@ 0x40
 800b1e0:	e7b6      	b.n	800b150 <_dtoa_r+0x188>
 800b1e2:	9b00      	ldr	r3, [sp, #0]
 800b1e4:	1bdb      	subs	r3, r3, r7
 800b1e6:	9300      	str	r3, [sp, #0]
 800b1e8:	427b      	negs	r3, r7
 800b1ea:	9308      	str	r3, [sp, #32]
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1f0:	e7c3      	b.n	800b17a <_dtoa_r+0x1b2>
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1f8:	eb07 0b03 	add.w	fp, r7, r3
 800b1fc:	f10b 0301 	add.w	r3, fp, #1
 800b200:	2b01      	cmp	r3, #1
 800b202:	9303      	str	r3, [sp, #12]
 800b204:	bfb8      	it	lt
 800b206:	2301      	movlt	r3, #1
 800b208:	e006      	b.n	800b218 <_dtoa_r+0x250>
 800b20a:	2301      	movs	r3, #1
 800b20c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b20e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b210:	2b00      	cmp	r3, #0
 800b212:	dd28      	ble.n	800b266 <_dtoa_r+0x29e>
 800b214:	469b      	mov	fp, r3
 800b216:	9303      	str	r3, [sp, #12]
 800b218:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b21c:	2100      	movs	r1, #0
 800b21e:	2204      	movs	r2, #4
 800b220:	f102 0514 	add.w	r5, r2, #20
 800b224:	429d      	cmp	r5, r3
 800b226:	d926      	bls.n	800b276 <_dtoa_r+0x2ae>
 800b228:	6041      	str	r1, [r0, #4]
 800b22a:	4648      	mov	r0, r9
 800b22c:	f000 fd9c 	bl	800bd68 <_Balloc>
 800b230:	4682      	mov	sl, r0
 800b232:	2800      	cmp	r0, #0
 800b234:	d142      	bne.n	800b2bc <_dtoa_r+0x2f4>
 800b236:	4b1e      	ldr	r3, [pc, #120]	@ (800b2b0 <_dtoa_r+0x2e8>)
 800b238:	4602      	mov	r2, r0
 800b23a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b23e:	e6da      	b.n	800aff6 <_dtoa_r+0x2e>
 800b240:	2300      	movs	r3, #0
 800b242:	e7e3      	b.n	800b20c <_dtoa_r+0x244>
 800b244:	2300      	movs	r3, #0
 800b246:	e7d5      	b.n	800b1f4 <_dtoa_r+0x22c>
 800b248:	2401      	movs	r4, #1
 800b24a:	2300      	movs	r3, #0
 800b24c:	9307      	str	r3, [sp, #28]
 800b24e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b250:	f04f 3bff 	mov.w	fp, #4294967295
 800b254:	2200      	movs	r2, #0
 800b256:	f8cd b00c 	str.w	fp, [sp, #12]
 800b25a:	2312      	movs	r3, #18
 800b25c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b25e:	e7db      	b.n	800b218 <_dtoa_r+0x250>
 800b260:	2301      	movs	r3, #1
 800b262:	9309      	str	r3, [sp, #36]	@ 0x24
 800b264:	e7f4      	b.n	800b250 <_dtoa_r+0x288>
 800b266:	f04f 0b01 	mov.w	fp, #1
 800b26a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b26e:	465b      	mov	r3, fp
 800b270:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b274:	e7d0      	b.n	800b218 <_dtoa_r+0x250>
 800b276:	3101      	adds	r1, #1
 800b278:	0052      	lsls	r2, r2, #1
 800b27a:	e7d1      	b.n	800b220 <_dtoa_r+0x258>
 800b27c:	f3af 8000 	nop.w
 800b280:	636f4361 	.word	0x636f4361
 800b284:	3fd287a7 	.word	0x3fd287a7
 800b288:	8b60c8b3 	.word	0x8b60c8b3
 800b28c:	3fc68a28 	.word	0x3fc68a28
 800b290:	509f79fb 	.word	0x509f79fb
 800b294:	3fd34413 	.word	0x3fd34413
 800b298:	080199ea 	.word	0x080199ea
 800b29c:	08019a01 	.word	0x08019a01
 800b2a0:	7ff00000 	.word	0x7ff00000
 800b2a4:	080199b5 	.word	0x080199b5
 800b2a8:	3ff80000 	.word	0x3ff80000
 800b2ac:	08019bb0 	.word	0x08019bb0
 800b2b0:	08019a59 	.word	0x08019a59
 800b2b4:	080199e6 	.word	0x080199e6
 800b2b8:	080199b4 	.word	0x080199b4
 800b2bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2c0:	6018      	str	r0, [r3, #0]
 800b2c2:	9b03      	ldr	r3, [sp, #12]
 800b2c4:	2b0e      	cmp	r3, #14
 800b2c6:	f200 80a1 	bhi.w	800b40c <_dtoa_r+0x444>
 800b2ca:	2c00      	cmp	r4, #0
 800b2cc:	f000 809e 	beq.w	800b40c <_dtoa_r+0x444>
 800b2d0:	2f00      	cmp	r7, #0
 800b2d2:	dd33      	ble.n	800b33c <_dtoa_r+0x374>
 800b2d4:	4b9c      	ldr	r3, [pc, #624]	@ (800b548 <_dtoa_r+0x580>)
 800b2d6:	f007 020f 	and.w	r2, r7, #15
 800b2da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2de:	ed93 7b00 	vldr	d7, [r3]
 800b2e2:	05f8      	lsls	r0, r7, #23
 800b2e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b2e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b2ec:	d516      	bpl.n	800b31c <_dtoa_r+0x354>
 800b2ee:	4b97      	ldr	r3, [pc, #604]	@ (800b54c <_dtoa_r+0x584>)
 800b2f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b2f8:	f7f5 fb30 	bl	800095c <__aeabi_ddiv>
 800b2fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b300:	f004 040f 	and.w	r4, r4, #15
 800b304:	2603      	movs	r6, #3
 800b306:	4d91      	ldr	r5, [pc, #580]	@ (800b54c <_dtoa_r+0x584>)
 800b308:	b954      	cbnz	r4, 800b320 <_dtoa_r+0x358>
 800b30a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b30e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b312:	f7f5 fb23 	bl	800095c <__aeabi_ddiv>
 800b316:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b31a:	e028      	b.n	800b36e <_dtoa_r+0x3a6>
 800b31c:	2602      	movs	r6, #2
 800b31e:	e7f2      	b.n	800b306 <_dtoa_r+0x33e>
 800b320:	07e1      	lsls	r1, r4, #31
 800b322:	d508      	bpl.n	800b336 <_dtoa_r+0x36e>
 800b324:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b328:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b32c:	f7f5 f9ec 	bl	8000708 <__aeabi_dmul>
 800b330:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b334:	3601      	adds	r6, #1
 800b336:	1064      	asrs	r4, r4, #1
 800b338:	3508      	adds	r5, #8
 800b33a:	e7e5      	b.n	800b308 <_dtoa_r+0x340>
 800b33c:	f000 80af 	beq.w	800b49e <_dtoa_r+0x4d6>
 800b340:	427c      	negs	r4, r7
 800b342:	4b81      	ldr	r3, [pc, #516]	@ (800b548 <_dtoa_r+0x580>)
 800b344:	4d81      	ldr	r5, [pc, #516]	@ (800b54c <_dtoa_r+0x584>)
 800b346:	f004 020f 	and.w	r2, r4, #15
 800b34a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b352:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b356:	f7f5 f9d7 	bl	8000708 <__aeabi_dmul>
 800b35a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b35e:	1124      	asrs	r4, r4, #4
 800b360:	2300      	movs	r3, #0
 800b362:	2602      	movs	r6, #2
 800b364:	2c00      	cmp	r4, #0
 800b366:	f040 808f 	bne.w	800b488 <_dtoa_r+0x4c0>
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d1d3      	bne.n	800b316 <_dtoa_r+0x34e>
 800b36e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b370:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b374:	2b00      	cmp	r3, #0
 800b376:	f000 8094 	beq.w	800b4a2 <_dtoa_r+0x4da>
 800b37a:	4b75      	ldr	r3, [pc, #468]	@ (800b550 <_dtoa_r+0x588>)
 800b37c:	2200      	movs	r2, #0
 800b37e:	4620      	mov	r0, r4
 800b380:	4629      	mov	r1, r5
 800b382:	f7f5 fc33 	bl	8000bec <__aeabi_dcmplt>
 800b386:	2800      	cmp	r0, #0
 800b388:	f000 808b 	beq.w	800b4a2 <_dtoa_r+0x4da>
 800b38c:	9b03      	ldr	r3, [sp, #12]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	f000 8087 	beq.w	800b4a2 <_dtoa_r+0x4da>
 800b394:	f1bb 0f00 	cmp.w	fp, #0
 800b398:	dd34      	ble.n	800b404 <_dtoa_r+0x43c>
 800b39a:	4620      	mov	r0, r4
 800b39c:	4b6d      	ldr	r3, [pc, #436]	@ (800b554 <_dtoa_r+0x58c>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7f5 f9b1 	bl	8000708 <__aeabi_dmul>
 800b3a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3ae:	3601      	adds	r6, #1
 800b3b0:	465c      	mov	r4, fp
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	f7f5 f93e 	bl	8000634 <__aeabi_i2d>
 800b3b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3bc:	f7f5 f9a4 	bl	8000708 <__aeabi_dmul>
 800b3c0:	4b65      	ldr	r3, [pc, #404]	@ (800b558 <_dtoa_r+0x590>)
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f7f4 ffea 	bl	800039c <__adddf3>
 800b3c8:	4605      	mov	r5, r0
 800b3ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b3ce:	2c00      	cmp	r4, #0
 800b3d0:	d16a      	bne.n	800b4a8 <_dtoa_r+0x4e0>
 800b3d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3d6:	4b61      	ldr	r3, [pc, #388]	@ (800b55c <_dtoa_r+0x594>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f7f4 ffdd 	bl	8000398 <__aeabi_dsub>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3e6:	462a      	mov	r2, r5
 800b3e8:	4633      	mov	r3, r6
 800b3ea:	f7f5 fc1d 	bl	8000c28 <__aeabi_dcmpgt>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	f040 8298 	bne.w	800b924 <_dtoa_r+0x95c>
 800b3f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3f8:	462a      	mov	r2, r5
 800b3fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b3fe:	f7f5 fbf5 	bl	8000bec <__aeabi_dcmplt>
 800b402:	bb38      	cbnz	r0, 800b454 <_dtoa_r+0x48c>
 800b404:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b408:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b40c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b40e:	2b00      	cmp	r3, #0
 800b410:	f2c0 8157 	blt.w	800b6c2 <_dtoa_r+0x6fa>
 800b414:	2f0e      	cmp	r7, #14
 800b416:	f300 8154 	bgt.w	800b6c2 <_dtoa_r+0x6fa>
 800b41a:	4b4b      	ldr	r3, [pc, #300]	@ (800b548 <_dtoa_r+0x580>)
 800b41c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b420:	ed93 7b00 	vldr	d7, [r3]
 800b424:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b426:	2b00      	cmp	r3, #0
 800b428:	ed8d 7b00 	vstr	d7, [sp]
 800b42c:	f280 80e5 	bge.w	800b5fa <_dtoa_r+0x632>
 800b430:	9b03      	ldr	r3, [sp, #12]
 800b432:	2b00      	cmp	r3, #0
 800b434:	f300 80e1 	bgt.w	800b5fa <_dtoa_r+0x632>
 800b438:	d10c      	bne.n	800b454 <_dtoa_r+0x48c>
 800b43a:	4b48      	ldr	r3, [pc, #288]	@ (800b55c <_dtoa_r+0x594>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	ec51 0b17 	vmov	r0, r1, d7
 800b442:	f7f5 f961 	bl	8000708 <__aeabi_dmul>
 800b446:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b44a:	f7f5 fbe3 	bl	8000c14 <__aeabi_dcmpge>
 800b44e:	2800      	cmp	r0, #0
 800b450:	f000 8266 	beq.w	800b920 <_dtoa_r+0x958>
 800b454:	2400      	movs	r4, #0
 800b456:	4625      	mov	r5, r4
 800b458:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b45a:	4656      	mov	r6, sl
 800b45c:	ea6f 0803 	mvn.w	r8, r3
 800b460:	2700      	movs	r7, #0
 800b462:	4621      	mov	r1, r4
 800b464:	4648      	mov	r0, r9
 800b466:	f000 fcbf 	bl	800bde8 <_Bfree>
 800b46a:	2d00      	cmp	r5, #0
 800b46c:	f000 80bd 	beq.w	800b5ea <_dtoa_r+0x622>
 800b470:	b12f      	cbz	r7, 800b47e <_dtoa_r+0x4b6>
 800b472:	42af      	cmp	r7, r5
 800b474:	d003      	beq.n	800b47e <_dtoa_r+0x4b6>
 800b476:	4639      	mov	r1, r7
 800b478:	4648      	mov	r0, r9
 800b47a:	f000 fcb5 	bl	800bde8 <_Bfree>
 800b47e:	4629      	mov	r1, r5
 800b480:	4648      	mov	r0, r9
 800b482:	f000 fcb1 	bl	800bde8 <_Bfree>
 800b486:	e0b0      	b.n	800b5ea <_dtoa_r+0x622>
 800b488:	07e2      	lsls	r2, r4, #31
 800b48a:	d505      	bpl.n	800b498 <_dtoa_r+0x4d0>
 800b48c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b490:	f7f5 f93a 	bl	8000708 <__aeabi_dmul>
 800b494:	3601      	adds	r6, #1
 800b496:	2301      	movs	r3, #1
 800b498:	1064      	asrs	r4, r4, #1
 800b49a:	3508      	adds	r5, #8
 800b49c:	e762      	b.n	800b364 <_dtoa_r+0x39c>
 800b49e:	2602      	movs	r6, #2
 800b4a0:	e765      	b.n	800b36e <_dtoa_r+0x3a6>
 800b4a2:	9c03      	ldr	r4, [sp, #12]
 800b4a4:	46b8      	mov	r8, r7
 800b4a6:	e784      	b.n	800b3b2 <_dtoa_r+0x3ea>
 800b4a8:	4b27      	ldr	r3, [pc, #156]	@ (800b548 <_dtoa_r+0x580>)
 800b4aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b4b4:	4454      	add	r4, sl
 800b4b6:	2900      	cmp	r1, #0
 800b4b8:	d054      	beq.n	800b564 <_dtoa_r+0x59c>
 800b4ba:	4929      	ldr	r1, [pc, #164]	@ (800b560 <_dtoa_r+0x598>)
 800b4bc:	2000      	movs	r0, #0
 800b4be:	f7f5 fa4d 	bl	800095c <__aeabi_ddiv>
 800b4c2:	4633      	mov	r3, r6
 800b4c4:	462a      	mov	r2, r5
 800b4c6:	f7f4 ff67 	bl	8000398 <__aeabi_dsub>
 800b4ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b4ce:	4656      	mov	r6, sl
 800b4d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4d4:	f7f5 fbc8 	bl	8000c68 <__aeabi_d2iz>
 800b4d8:	4605      	mov	r5, r0
 800b4da:	f7f5 f8ab 	bl	8000634 <__aeabi_i2d>
 800b4de:	4602      	mov	r2, r0
 800b4e0:	460b      	mov	r3, r1
 800b4e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4e6:	f7f4 ff57 	bl	8000398 <__aeabi_dsub>
 800b4ea:	3530      	adds	r5, #48	@ 0x30
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b4f4:	f806 5b01 	strb.w	r5, [r6], #1
 800b4f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4fc:	f7f5 fb76 	bl	8000bec <__aeabi_dcmplt>
 800b500:	2800      	cmp	r0, #0
 800b502:	d172      	bne.n	800b5ea <_dtoa_r+0x622>
 800b504:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b508:	4911      	ldr	r1, [pc, #68]	@ (800b550 <_dtoa_r+0x588>)
 800b50a:	2000      	movs	r0, #0
 800b50c:	f7f4 ff44 	bl	8000398 <__aeabi_dsub>
 800b510:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b514:	f7f5 fb6a 	bl	8000bec <__aeabi_dcmplt>
 800b518:	2800      	cmp	r0, #0
 800b51a:	f040 80b4 	bne.w	800b686 <_dtoa_r+0x6be>
 800b51e:	42a6      	cmp	r6, r4
 800b520:	f43f af70 	beq.w	800b404 <_dtoa_r+0x43c>
 800b524:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b528:	4b0a      	ldr	r3, [pc, #40]	@ (800b554 <_dtoa_r+0x58c>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	f7f5 f8ec 	bl	8000708 <__aeabi_dmul>
 800b530:	4b08      	ldr	r3, [pc, #32]	@ (800b554 <_dtoa_r+0x58c>)
 800b532:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b536:	2200      	movs	r2, #0
 800b538:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b53c:	f7f5 f8e4 	bl	8000708 <__aeabi_dmul>
 800b540:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b544:	e7c4      	b.n	800b4d0 <_dtoa_r+0x508>
 800b546:	bf00      	nop
 800b548:	08019bb0 	.word	0x08019bb0
 800b54c:	08019b88 	.word	0x08019b88
 800b550:	3ff00000 	.word	0x3ff00000
 800b554:	40240000 	.word	0x40240000
 800b558:	401c0000 	.word	0x401c0000
 800b55c:	40140000 	.word	0x40140000
 800b560:	3fe00000 	.word	0x3fe00000
 800b564:	4631      	mov	r1, r6
 800b566:	4628      	mov	r0, r5
 800b568:	f7f5 f8ce 	bl	8000708 <__aeabi_dmul>
 800b56c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b570:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b572:	4656      	mov	r6, sl
 800b574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b578:	f7f5 fb76 	bl	8000c68 <__aeabi_d2iz>
 800b57c:	4605      	mov	r5, r0
 800b57e:	f7f5 f859 	bl	8000634 <__aeabi_i2d>
 800b582:	4602      	mov	r2, r0
 800b584:	460b      	mov	r3, r1
 800b586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b58a:	f7f4 ff05 	bl	8000398 <__aeabi_dsub>
 800b58e:	3530      	adds	r5, #48	@ 0x30
 800b590:	f806 5b01 	strb.w	r5, [r6], #1
 800b594:	4602      	mov	r2, r0
 800b596:	460b      	mov	r3, r1
 800b598:	42a6      	cmp	r6, r4
 800b59a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b59e:	f04f 0200 	mov.w	r2, #0
 800b5a2:	d124      	bne.n	800b5ee <_dtoa_r+0x626>
 800b5a4:	4baf      	ldr	r3, [pc, #700]	@ (800b864 <_dtoa_r+0x89c>)
 800b5a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5aa:	f7f4 fef7 	bl	800039c <__adddf3>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	460b      	mov	r3, r1
 800b5b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b6:	f7f5 fb37 	bl	8000c28 <__aeabi_dcmpgt>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d163      	bne.n	800b686 <_dtoa_r+0x6be>
 800b5be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5c2:	49a8      	ldr	r1, [pc, #672]	@ (800b864 <_dtoa_r+0x89c>)
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	f7f4 fee7 	bl	8000398 <__aeabi_dsub>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5d2:	f7f5 fb0b 	bl	8000bec <__aeabi_dcmplt>
 800b5d6:	2800      	cmp	r0, #0
 800b5d8:	f43f af14 	beq.w	800b404 <_dtoa_r+0x43c>
 800b5dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b5de:	1e73      	subs	r3, r6, #1
 800b5e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b5e6:	2b30      	cmp	r3, #48	@ 0x30
 800b5e8:	d0f8      	beq.n	800b5dc <_dtoa_r+0x614>
 800b5ea:	4647      	mov	r7, r8
 800b5ec:	e03b      	b.n	800b666 <_dtoa_r+0x69e>
 800b5ee:	4b9e      	ldr	r3, [pc, #632]	@ (800b868 <_dtoa_r+0x8a0>)
 800b5f0:	f7f5 f88a 	bl	8000708 <__aeabi_dmul>
 800b5f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5f8:	e7bc      	b.n	800b574 <_dtoa_r+0x5ac>
 800b5fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b5fe:	4656      	mov	r6, sl
 800b600:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b604:	4620      	mov	r0, r4
 800b606:	4629      	mov	r1, r5
 800b608:	f7f5 f9a8 	bl	800095c <__aeabi_ddiv>
 800b60c:	f7f5 fb2c 	bl	8000c68 <__aeabi_d2iz>
 800b610:	4680      	mov	r8, r0
 800b612:	f7f5 f80f 	bl	8000634 <__aeabi_i2d>
 800b616:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b61a:	f7f5 f875 	bl	8000708 <__aeabi_dmul>
 800b61e:	4602      	mov	r2, r0
 800b620:	460b      	mov	r3, r1
 800b622:	4620      	mov	r0, r4
 800b624:	4629      	mov	r1, r5
 800b626:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b62a:	f7f4 feb5 	bl	8000398 <__aeabi_dsub>
 800b62e:	f806 4b01 	strb.w	r4, [r6], #1
 800b632:	9d03      	ldr	r5, [sp, #12]
 800b634:	eba6 040a 	sub.w	r4, r6, sl
 800b638:	42a5      	cmp	r5, r4
 800b63a:	4602      	mov	r2, r0
 800b63c:	460b      	mov	r3, r1
 800b63e:	d133      	bne.n	800b6a8 <_dtoa_r+0x6e0>
 800b640:	f7f4 feac 	bl	800039c <__adddf3>
 800b644:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b648:	4604      	mov	r4, r0
 800b64a:	460d      	mov	r5, r1
 800b64c:	f7f5 faec 	bl	8000c28 <__aeabi_dcmpgt>
 800b650:	b9c0      	cbnz	r0, 800b684 <_dtoa_r+0x6bc>
 800b652:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b656:	4620      	mov	r0, r4
 800b658:	4629      	mov	r1, r5
 800b65a:	f7f5 fabd 	bl	8000bd8 <__aeabi_dcmpeq>
 800b65e:	b110      	cbz	r0, 800b666 <_dtoa_r+0x69e>
 800b660:	f018 0f01 	tst.w	r8, #1
 800b664:	d10e      	bne.n	800b684 <_dtoa_r+0x6bc>
 800b666:	9902      	ldr	r1, [sp, #8]
 800b668:	4648      	mov	r0, r9
 800b66a:	f000 fbbd 	bl	800bde8 <_Bfree>
 800b66e:	2300      	movs	r3, #0
 800b670:	7033      	strb	r3, [r6, #0]
 800b672:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b674:	3701      	adds	r7, #1
 800b676:	601f      	str	r7, [r3, #0]
 800b678:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	f000 824b 	beq.w	800bb16 <_dtoa_r+0xb4e>
 800b680:	601e      	str	r6, [r3, #0]
 800b682:	e248      	b.n	800bb16 <_dtoa_r+0xb4e>
 800b684:	46b8      	mov	r8, r7
 800b686:	4633      	mov	r3, r6
 800b688:	461e      	mov	r6, r3
 800b68a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b68e:	2a39      	cmp	r2, #57	@ 0x39
 800b690:	d106      	bne.n	800b6a0 <_dtoa_r+0x6d8>
 800b692:	459a      	cmp	sl, r3
 800b694:	d1f8      	bne.n	800b688 <_dtoa_r+0x6c0>
 800b696:	2230      	movs	r2, #48	@ 0x30
 800b698:	f108 0801 	add.w	r8, r8, #1
 800b69c:	f88a 2000 	strb.w	r2, [sl]
 800b6a0:	781a      	ldrb	r2, [r3, #0]
 800b6a2:	3201      	adds	r2, #1
 800b6a4:	701a      	strb	r2, [r3, #0]
 800b6a6:	e7a0      	b.n	800b5ea <_dtoa_r+0x622>
 800b6a8:	4b6f      	ldr	r3, [pc, #444]	@ (800b868 <_dtoa_r+0x8a0>)
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f7f5 f82c 	bl	8000708 <__aeabi_dmul>
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460d      	mov	r5, r1
 800b6b8:	f7f5 fa8e 	bl	8000bd8 <__aeabi_dcmpeq>
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d09f      	beq.n	800b600 <_dtoa_r+0x638>
 800b6c0:	e7d1      	b.n	800b666 <_dtoa_r+0x69e>
 800b6c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6c4:	2a00      	cmp	r2, #0
 800b6c6:	f000 80ea 	beq.w	800b89e <_dtoa_r+0x8d6>
 800b6ca:	9a07      	ldr	r2, [sp, #28]
 800b6cc:	2a01      	cmp	r2, #1
 800b6ce:	f300 80cd 	bgt.w	800b86c <_dtoa_r+0x8a4>
 800b6d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b6d4:	2a00      	cmp	r2, #0
 800b6d6:	f000 80c1 	beq.w	800b85c <_dtoa_r+0x894>
 800b6da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b6de:	9c08      	ldr	r4, [sp, #32]
 800b6e0:	9e00      	ldr	r6, [sp, #0]
 800b6e2:	9a00      	ldr	r2, [sp, #0]
 800b6e4:	441a      	add	r2, r3
 800b6e6:	9200      	str	r2, [sp, #0]
 800b6e8:	9a06      	ldr	r2, [sp, #24]
 800b6ea:	2101      	movs	r1, #1
 800b6ec:	441a      	add	r2, r3
 800b6ee:	4648      	mov	r0, r9
 800b6f0:	9206      	str	r2, [sp, #24]
 800b6f2:	f000 fc77 	bl	800bfe4 <__i2b>
 800b6f6:	4605      	mov	r5, r0
 800b6f8:	b166      	cbz	r6, 800b714 <_dtoa_r+0x74c>
 800b6fa:	9b06      	ldr	r3, [sp, #24]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	dd09      	ble.n	800b714 <_dtoa_r+0x74c>
 800b700:	42b3      	cmp	r3, r6
 800b702:	9a00      	ldr	r2, [sp, #0]
 800b704:	bfa8      	it	ge
 800b706:	4633      	movge	r3, r6
 800b708:	1ad2      	subs	r2, r2, r3
 800b70a:	9200      	str	r2, [sp, #0]
 800b70c:	9a06      	ldr	r2, [sp, #24]
 800b70e:	1af6      	subs	r6, r6, r3
 800b710:	1ad3      	subs	r3, r2, r3
 800b712:	9306      	str	r3, [sp, #24]
 800b714:	9b08      	ldr	r3, [sp, #32]
 800b716:	b30b      	cbz	r3, 800b75c <_dtoa_r+0x794>
 800b718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f000 80c6 	beq.w	800b8ac <_dtoa_r+0x8e4>
 800b720:	2c00      	cmp	r4, #0
 800b722:	f000 80c0 	beq.w	800b8a6 <_dtoa_r+0x8de>
 800b726:	4629      	mov	r1, r5
 800b728:	4622      	mov	r2, r4
 800b72a:	4648      	mov	r0, r9
 800b72c:	f000 fd12 	bl	800c154 <__pow5mult>
 800b730:	9a02      	ldr	r2, [sp, #8]
 800b732:	4601      	mov	r1, r0
 800b734:	4605      	mov	r5, r0
 800b736:	4648      	mov	r0, r9
 800b738:	f000 fc6a 	bl	800c010 <__multiply>
 800b73c:	9902      	ldr	r1, [sp, #8]
 800b73e:	4680      	mov	r8, r0
 800b740:	4648      	mov	r0, r9
 800b742:	f000 fb51 	bl	800bde8 <_Bfree>
 800b746:	9b08      	ldr	r3, [sp, #32]
 800b748:	1b1b      	subs	r3, r3, r4
 800b74a:	9308      	str	r3, [sp, #32]
 800b74c:	f000 80b1 	beq.w	800b8b2 <_dtoa_r+0x8ea>
 800b750:	9a08      	ldr	r2, [sp, #32]
 800b752:	4641      	mov	r1, r8
 800b754:	4648      	mov	r0, r9
 800b756:	f000 fcfd 	bl	800c154 <__pow5mult>
 800b75a:	9002      	str	r0, [sp, #8]
 800b75c:	2101      	movs	r1, #1
 800b75e:	4648      	mov	r0, r9
 800b760:	f000 fc40 	bl	800bfe4 <__i2b>
 800b764:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b766:	4604      	mov	r4, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f000 81d8 	beq.w	800bb1e <_dtoa_r+0xb56>
 800b76e:	461a      	mov	r2, r3
 800b770:	4601      	mov	r1, r0
 800b772:	4648      	mov	r0, r9
 800b774:	f000 fcee 	bl	800c154 <__pow5mult>
 800b778:	9b07      	ldr	r3, [sp, #28]
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	4604      	mov	r4, r0
 800b77e:	f300 809f 	bgt.w	800b8c0 <_dtoa_r+0x8f8>
 800b782:	9b04      	ldr	r3, [sp, #16]
 800b784:	2b00      	cmp	r3, #0
 800b786:	f040 8097 	bne.w	800b8b8 <_dtoa_r+0x8f0>
 800b78a:	9b05      	ldr	r3, [sp, #20]
 800b78c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b790:	2b00      	cmp	r3, #0
 800b792:	f040 8093 	bne.w	800b8bc <_dtoa_r+0x8f4>
 800b796:	9b05      	ldr	r3, [sp, #20]
 800b798:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b79c:	0d1b      	lsrs	r3, r3, #20
 800b79e:	051b      	lsls	r3, r3, #20
 800b7a0:	b133      	cbz	r3, 800b7b0 <_dtoa_r+0x7e8>
 800b7a2:	9b00      	ldr	r3, [sp, #0]
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	9300      	str	r3, [sp, #0]
 800b7a8:	9b06      	ldr	r3, [sp, #24]
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	9306      	str	r3, [sp, #24]
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	9308      	str	r3, [sp, #32]
 800b7b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	f000 81b8 	beq.w	800bb2a <_dtoa_r+0xb62>
 800b7ba:	6923      	ldr	r3, [r4, #16]
 800b7bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7c0:	6918      	ldr	r0, [r3, #16]
 800b7c2:	f000 fbc3 	bl	800bf4c <__hi0bits>
 800b7c6:	f1c0 0020 	rsb	r0, r0, #32
 800b7ca:	9b06      	ldr	r3, [sp, #24]
 800b7cc:	4418      	add	r0, r3
 800b7ce:	f010 001f 	ands.w	r0, r0, #31
 800b7d2:	f000 8082 	beq.w	800b8da <_dtoa_r+0x912>
 800b7d6:	f1c0 0320 	rsb	r3, r0, #32
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	dd73      	ble.n	800b8c6 <_dtoa_r+0x8fe>
 800b7de:	9b00      	ldr	r3, [sp, #0]
 800b7e0:	f1c0 001c 	rsb	r0, r0, #28
 800b7e4:	4403      	add	r3, r0
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	9b06      	ldr	r3, [sp, #24]
 800b7ea:	4403      	add	r3, r0
 800b7ec:	4406      	add	r6, r0
 800b7ee:	9306      	str	r3, [sp, #24]
 800b7f0:	9b00      	ldr	r3, [sp, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	dd05      	ble.n	800b802 <_dtoa_r+0x83a>
 800b7f6:	9902      	ldr	r1, [sp, #8]
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	4648      	mov	r0, r9
 800b7fc:	f000 fd04 	bl	800c208 <__lshift>
 800b800:	9002      	str	r0, [sp, #8]
 800b802:	9b06      	ldr	r3, [sp, #24]
 800b804:	2b00      	cmp	r3, #0
 800b806:	dd05      	ble.n	800b814 <_dtoa_r+0x84c>
 800b808:	4621      	mov	r1, r4
 800b80a:	461a      	mov	r2, r3
 800b80c:	4648      	mov	r0, r9
 800b80e:	f000 fcfb 	bl	800c208 <__lshift>
 800b812:	4604      	mov	r4, r0
 800b814:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b816:	2b00      	cmp	r3, #0
 800b818:	d061      	beq.n	800b8de <_dtoa_r+0x916>
 800b81a:	9802      	ldr	r0, [sp, #8]
 800b81c:	4621      	mov	r1, r4
 800b81e:	f000 fd5f 	bl	800c2e0 <__mcmp>
 800b822:	2800      	cmp	r0, #0
 800b824:	da5b      	bge.n	800b8de <_dtoa_r+0x916>
 800b826:	2300      	movs	r3, #0
 800b828:	9902      	ldr	r1, [sp, #8]
 800b82a:	220a      	movs	r2, #10
 800b82c:	4648      	mov	r0, r9
 800b82e:	f000 fafd 	bl	800be2c <__multadd>
 800b832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b834:	9002      	str	r0, [sp, #8]
 800b836:	f107 38ff 	add.w	r8, r7, #4294967295
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	f000 8177 	beq.w	800bb2e <_dtoa_r+0xb66>
 800b840:	4629      	mov	r1, r5
 800b842:	2300      	movs	r3, #0
 800b844:	220a      	movs	r2, #10
 800b846:	4648      	mov	r0, r9
 800b848:	f000 faf0 	bl	800be2c <__multadd>
 800b84c:	f1bb 0f00 	cmp.w	fp, #0
 800b850:	4605      	mov	r5, r0
 800b852:	dc6f      	bgt.n	800b934 <_dtoa_r+0x96c>
 800b854:	9b07      	ldr	r3, [sp, #28]
 800b856:	2b02      	cmp	r3, #2
 800b858:	dc49      	bgt.n	800b8ee <_dtoa_r+0x926>
 800b85a:	e06b      	b.n	800b934 <_dtoa_r+0x96c>
 800b85c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b85e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b862:	e73c      	b.n	800b6de <_dtoa_r+0x716>
 800b864:	3fe00000 	.word	0x3fe00000
 800b868:	40240000 	.word	0x40240000
 800b86c:	9b03      	ldr	r3, [sp, #12]
 800b86e:	1e5c      	subs	r4, r3, #1
 800b870:	9b08      	ldr	r3, [sp, #32]
 800b872:	42a3      	cmp	r3, r4
 800b874:	db09      	blt.n	800b88a <_dtoa_r+0x8c2>
 800b876:	1b1c      	subs	r4, r3, r4
 800b878:	9b03      	ldr	r3, [sp, #12]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f6bf af30 	bge.w	800b6e0 <_dtoa_r+0x718>
 800b880:	9b00      	ldr	r3, [sp, #0]
 800b882:	9a03      	ldr	r2, [sp, #12]
 800b884:	1a9e      	subs	r6, r3, r2
 800b886:	2300      	movs	r3, #0
 800b888:	e72b      	b.n	800b6e2 <_dtoa_r+0x71a>
 800b88a:	9b08      	ldr	r3, [sp, #32]
 800b88c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b88e:	9408      	str	r4, [sp, #32]
 800b890:	1ae3      	subs	r3, r4, r3
 800b892:	441a      	add	r2, r3
 800b894:	9e00      	ldr	r6, [sp, #0]
 800b896:	9b03      	ldr	r3, [sp, #12]
 800b898:	920d      	str	r2, [sp, #52]	@ 0x34
 800b89a:	2400      	movs	r4, #0
 800b89c:	e721      	b.n	800b6e2 <_dtoa_r+0x71a>
 800b89e:	9c08      	ldr	r4, [sp, #32]
 800b8a0:	9e00      	ldr	r6, [sp, #0]
 800b8a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b8a4:	e728      	b.n	800b6f8 <_dtoa_r+0x730>
 800b8a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b8aa:	e751      	b.n	800b750 <_dtoa_r+0x788>
 800b8ac:	9a08      	ldr	r2, [sp, #32]
 800b8ae:	9902      	ldr	r1, [sp, #8]
 800b8b0:	e750      	b.n	800b754 <_dtoa_r+0x78c>
 800b8b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b8b6:	e751      	b.n	800b75c <_dtoa_r+0x794>
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	e779      	b.n	800b7b0 <_dtoa_r+0x7e8>
 800b8bc:	9b04      	ldr	r3, [sp, #16]
 800b8be:	e777      	b.n	800b7b0 <_dtoa_r+0x7e8>
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	9308      	str	r3, [sp, #32]
 800b8c4:	e779      	b.n	800b7ba <_dtoa_r+0x7f2>
 800b8c6:	d093      	beq.n	800b7f0 <_dtoa_r+0x828>
 800b8c8:	9a00      	ldr	r2, [sp, #0]
 800b8ca:	331c      	adds	r3, #28
 800b8cc:	441a      	add	r2, r3
 800b8ce:	9200      	str	r2, [sp, #0]
 800b8d0:	9a06      	ldr	r2, [sp, #24]
 800b8d2:	441a      	add	r2, r3
 800b8d4:	441e      	add	r6, r3
 800b8d6:	9206      	str	r2, [sp, #24]
 800b8d8:	e78a      	b.n	800b7f0 <_dtoa_r+0x828>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	e7f4      	b.n	800b8c8 <_dtoa_r+0x900>
 800b8de:	9b03      	ldr	r3, [sp, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	46b8      	mov	r8, r7
 800b8e4:	dc20      	bgt.n	800b928 <_dtoa_r+0x960>
 800b8e6:	469b      	mov	fp, r3
 800b8e8:	9b07      	ldr	r3, [sp, #28]
 800b8ea:	2b02      	cmp	r3, #2
 800b8ec:	dd1e      	ble.n	800b92c <_dtoa_r+0x964>
 800b8ee:	f1bb 0f00 	cmp.w	fp, #0
 800b8f2:	f47f adb1 	bne.w	800b458 <_dtoa_r+0x490>
 800b8f6:	4621      	mov	r1, r4
 800b8f8:	465b      	mov	r3, fp
 800b8fa:	2205      	movs	r2, #5
 800b8fc:	4648      	mov	r0, r9
 800b8fe:	f000 fa95 	bl	800be2c <__multadd>
 800b902:	4601      	mov	r1, r0
 800b904:	4604      	mov	r4, r0
 800b906:	9802      	ldr	r0, [sp, #8]
 800b908:	f000 fcea 	bl	800c2e0 <__mcmp>
 800b90c:	2800      	cmp	r0, #0
 800b90e:	f77f ada3 	ble.w	800b458 <_dtoa_r+0x490>
 800b912:	4656      	mov	r6, sl
 800b914:	2331      	movs	r3, #49	@ 0x31
 800b916:	f806 3b01 	strb.w	r3, [r6], #1
 800b91a:	f108 0801 	add.w	r8, r8, #1
 800b91e:	e59f      	b.n	800b460 <_dtoa_r+0x498>
 800b920:	9c03      	ldr	r4, [sp, #12]
 800b922:	46b8      	mov	r8, r7
 800b924:	4625      	mov	r5, r4
 800b926:	e7f4      	b.n	800b912 <_dtoa_r+0x94a>
 800b928:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b92c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f000 8101 	beq.w	800bb36 <_dtoa_r+0xb6e>
 800b934:	2e00      	cmp	r6, #0
 800b936:	dd05      	ble.n	800b944 <_dtoa_r+0x97c>
 800b938:	4629      	mov	r1, r5
 800b93a:	4632      	mov	r2, r6
 800b93c:	4648      	mov	r0, r9
 800b93e:	f000 fc63 	bl	800c208 <__lshift>
 800b942:	4605      	mov	r5, r0
 800b944:	9b08      	ldr	r3, [sp, #32]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d05c      	beq.n	800ba04 <_dtoa_r+0xa3c>
 800b94a:	6869      	ldr	r1, [r5, #4]
 800b94c:	4648      	mov	r0, r9
 800b94e:	f000 fa0b 	bl	800bd68 <_Balloc>
 800b952:	4606      	mov	r6, r0
 800b954:	b928      	cbnz	r0, 800b962 <_dtoa_r+0x99a>
 800b956:	4b82      	ldr	r3, [pc, #520]	@ (800bb60 <_dtoa_r+0xb98>)
 800b958:	4602      	mov	r2, r0
 800b95a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b95e:	f7ff bb4a 	b.w	800aff6 <_dtoa_r+0x2e>
 800b962:	692a      	ldr	r2, [r5, #16]
 800b964:	3202      	adds	r2, #2
 800b966:	0092      	lsls	r2, r2, #2
 800b968:	f105 010c 	add.w	r1, r5, #12
 800b96c:	300c      	adds	r0, #12
 800b96e:	f002 f91d 	bl	800dbac <memcpy>
 800b972:	2201      	movs	r2, #1
 800b974:	4631      	mov	r1, r6
 800b976:	4648      	mov	r0, r9
 800b978:	f000 fc46 	bl	800c208 <__lshift>
 800b97c:	f10a 0301 	add.w	r3, sl, #1
 800b980:	9300      	str	r3, [sp, #0]
 800b982:	eb0a 030b 	add.w	r3, sl, fp
 800b986:	9308      	str	r3, [sp, #32]
 800b988:	9b04      	ldr	r3, [sp, #16]
 800b98a:	f003 0301 	and.w	r3, r3, #1
 800b98e:	462f      	mov	r7, r5
 800b990:	9306      	str	r3, [sp, #24]
 800b992:	4605      	mov	r5, r0
 800b994:	9b00      	ldr	r3, [sp, #0]
 800b996:	9802      	ldr	r0, [sp, #8]
 800b998:	4621      	mov	r1, r4
 800b99a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b99e:	f7ff fa89 	bl	800aeb4 <quorem>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	3330      	adds	r3, #48	@ 0x30
 800b9a6:	9003      	str	r0, [sp, #12]
 800b9a8:	4639      	mov	r1, r7
 800b9aa:	9802      	ldr	r0, [sp, #8]
 800b9ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ae:	f000 fc97 	bl	800c2e0 <__mcmp>
 800b9b2:	462a      	mov	r2, r5
 800b9b4:	9004      	str	r0, [sp, #16]
 800b9b6:	4621      	mov	r1, r4
 800b9b8:	4648      	mov	r0, r9
 800b9ba:	f000 fcad 	bl	800c318 <__mdiff>
 800b9be:	68c2      	ldr	r2, [r0, #12]
 800b9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c2:	4606      	mov	r6, r0
 800b9c4:	bb02      	cbnz	r2, 800ba08 <_dtoa_r+0xa40>
 800b9c6:	4601      	mov	r1, r0
 800b9c8:	9802      	ldr	r0, [sp, #8]
 800b9ca:	f000 fc89 	bl	800c2e0 <__mcmp>
 800b9ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4648      	mov	r0, r9
 800b9d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b9d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9da:	f000 fa05 	bl	800bde8 <_Bfree>
 800b9de:	9b07      	ldr	r3, [sp, #28]
 800b9e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b9e2:	9e00      	ldr	r6, [sp, #0]
 800b9e4:	ea42 0103 	orr.w	r1, r2, r3
 800b9e8:	9b06      	ldr	r3, [sp, #24]
 800b9ea:	4319      	orrs	r1, r3
 800b9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ee:	d10d      	bne.n	800ba0c <_dtoa_r+0xa44>
 800b9f0:	2b39      	cmp	r3, #57	@ 0x39
 800b9f2:	d027      	beq.n	800ba44 <_dtoa_r+0xa7c>
 800b9f4:	9a04      	ldr	r2, [sp, #16]
 800b9f6:	2a00      	cmp	r2, #0
 800b9f8:	dd01      	ble.n	800b9fe <_dtoa_r+0xa36>
 800b9fa:	9b03      	ldr	r3, [sp, #12]
 800b9fc:	3331      	adds	r3, #49	@ 0x31
 800b9fe:	f88b 3000 	strb.w	r3, [fp]
 800ba02:	e52e      	b.n	800b462 <_dtoa_r+0x49a>
 800ba04:	4628      	mov	r0, r5
 800ba06:	e7b9      	b.n	800b97c <_dtoa_r+0x9b4>
 800ba08:	2201      	movs	r2, #1
 800ba0a:	e7e2      	b.n	800b9d2 <_dtoa_r+0xa0a>
 800ba0c:	9904      	ldr	r1, [sp, #16]
 800ba0e:	2900      	cmp	r1, #0
 800ba10:	db04      	blt.n	800ba1c <_dtoa_r+0xa54>
 800ba12:	9807      	ldr	r0, [sp, #28]
 800ba14:	4301      	orrs	r1, r0
 800ba16:	9806      	ldr	r0, [sp, #24]
 800ba18:	4301      	orrs	r1, r0
 800ba1a:	d120      	bne.n	800ba5e <_dtoa_r+0xa96>
 800ba1c:	2a00      	cmp	r2, #0
 800ba1e:	ddee      	ble.n	800b9fe <_dtoa_r+0xa36>
 800ba20:	9902      	ldr	r1, [sp, #8]
 800ba22:	9300      	str	r3, [sp, #0]
 800ba24:	2201      	movs	r2, #1
 800ba26:	4648      	mov	r0, r9
 800ba28:	f000 fbee 	bl	800c208 <__lshift>
 800ba2c:	4621      	mov	r1, r4
 800ba2e:	9002      	str	r0, [sp, #8]
 800ba30:	f000 fc56 	bl	800c2e0 <__mcmp>
 800ba34:	2800      	cmp	r0, #0
 800ba36:	9b00      	ldr	r3, [sp, #0]
 800ba38:	dc02      	bgt.n	800ba40 <_dtoa_r+0xa78>
 800ba3a:	d1e0      	bne.n	800b9fe <_dtoa_r+0xa36>
 800ba3c:	07da      	lsls	r2, r3, #31
 800ba3e:	d5de      	bpl.n	800b9fe <_dtoa_r+0xa36>
 800ba40:	2b39      	cmp	r3, #57	@ 0x39
 800ba42:	d1da      	bne.n	800b9fa <_dtoa_r+0xa32>
 800ba44:	2339      	movs	r3, #57	@ 0x39
 800ba46:	f88b 3000 	strb.w	r3, [fp]
 800ba4a:	4633      	mov	r3, r6
 800ba4c:	461e      	mov	r6, r3
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba54:	2a39      	cmp	r2, #57	@ 0x39
 800ba56:	d04e      	beq.n	800baf6 <_dtoa_r+0xb2e>
 800ba58:	3201      	adds	r2, #1
 800ba5a:	701a      	strb	r2, [r3, #0]
 800ba5c:	e501      	b.n	800b462 <_dtoa_r+0x49a>
 800ba5e:	2a00      	cmp	r2, #0
 800ba60:	dd03      	ble.n	800ba6a <_dtoa_r+0xaa2>
 800ba62:	2b39      	cmp	r3, #57	@ 0x39
 800ba64:	d0ee      	beq.n	800ba44 <_dtoa_r+0xa7c>
 800ba66:	3301      	adds	r3, #1
 800ba68:	e7c9      	b.n	800b9fe <_dtoa_r+0xa36>
 800ba6a:	9a00      	ldr	r2, [sp, #0]
 800ba6c:	9908      	ldr	r1, [sp, #32]
 800ba6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ba72:	428a      	cmp	r2, r1
 800ba74:	d028      	beq.n	800bac8 <_dtoa_r+0xb00>
 800ba76:	9902      	ldr	r1, [sp, #8]
 800ba78:	2300      	movs	r3, #0
 800ba7a:	220a      	movs	r2, #10
 800ba7c:	4648      	mov	r0, r9
 800ba7e:	f000 f9d5 	bl	800be2c <__multadd>
 800ba82:	42af      	cmp	r7, r5
 800ba84:	9002      	str	r0, [sp, #8]
 800ba86:	f04f 0300 	mov.w	r3, #0
 800ba8a:	f04f 020a 	mov.w	r2, #10
 800ba8e:	4639      	mov	r1, r7
 800ba90:	4648      	mov	r0, r9
 800ba92:	d107      	bne.n	800baa4 <_dtoa_r+0xadc>
 800ba94:	f000 f9ca 	bl	800be2c <__multadd>
 800ba98:	4607      	mov	r7, r0
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	9b00      	ldr	r3, [sp, #0]
 800ba9e:	3301      	adds	r3, #1
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	e777      	b.n	800b994 <_dtoa_r+0x9cc>
 800baa4:	f000 f9c2 	bl	800be2c <__multadd>
 800baa8:	4629      	mov	r1, r5
 800baaa:	4607      	mov	r7, r0
 800baac:	2300      	movs	r3, #0
 800baae:	220a      	movs	r2, #10
 800bab0:	4648      	mov	r0, r9
 800bab2:	f000 f9bb 	bl	800be2c <__multadd>
 800bab6:	4605      	mov	r5, r0
 800bab8:	e7f0      	b.n	800ba9c <_dtoa_r+0xad4>
 800baba:	f1bb 0f00 	cmp.w	fp, #0
 800babe:	bfcc      	ite	gt
 800bac0:	465e      	movgt	r6, fp
 800bac2:	2601      	movle	r6, #1
 800bac4:	4456      	add	r6, sl
 800bac6:	2700      	movs	r7, #0
 800bac8:	9902      	ldr	r1, [sp, #8]
 800baca:	9300      	str	r3, [sp, #0]
 800bacc:	2201      	movs	r2, #1
 800bace:	4648      	mov	r0, r9
 800bad0:	f000 fb9a 	bl	800c208 <__lshift>
 800bad4:	4621      	mov	r1, r4
 800bad6:	9002      	str	r0, [sp, #8]
 800bad8:	f000 fc02 	bl	800c2e0 <__mcmp>
 800badc:	2800      	cmp	r0, #0
 800bade:	dcb4      	bgt.n	800ba4a <_dtoa_r+0xa82>
 800bae0:	d102      	bne.n	800bae8 <_dtoa_r+0xb20>
 800bae2:	9b00      	ldr	r3, [sp, #0]
 800bae4:	07db      	lsls	r3, r3, #31
 800bae6:	d4b0      	bmi.n	800ba4a <_dtoa_r+0xa82>
 800bae8:	4633      	mov	r3, r6
 800baea:	461e      	mov	r6, r3
 800baec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800baf0:	2a30      	cmp	r2, #48	@ 0x30
 800baf2:	d0fa      	beq.n	800baea <_dtoa_r+0xb22>
 800baf4:	e4b5      	b.n	800b462 <_dtoa_r+0x49a>
 800baf6:	459a      	cmp	sl, r3
 800baf8:	d1a8      	bne.n	800ba4c <_dtoa_r+0xa84>
 800bafa:	2331      	movs	r3, #49	@ 0x31
 800bafc:	f108 0801 	add.w	r8, r8, #1
 800bb00:	f88a 3000 	strb.w	r3, [sl]
 800bb04:	e4ad      	b.n	800b462 <_dtoa_r+0x49a>
 800bb06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bb64 <_dtoa_r+0xb9c>
 800bb0c:	b11b      	cbz	r3, 800bb16 <_dtoa_r+0xb4e>
 800bb0e:	f10a 0308 	add.w	r3, sl, #8
 800bb12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb14:	6013      	str	r3, [r2, #0]
 800bb16:	4650      	mov	r0, sl
 800bb18:	b017      	add	sp, #92	@ 0x5c
 800bb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1e:	9b07      	ldr	r3, [sp, #28]
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	f77f ae2e 	ble.w	800b782 <_dtoa_r+0x7ba>
 800bb26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb28:	9308      	str	r3, [sp, #32]
 800bb2a:	2001      	movs	r0, #1
 800bb2c:	e64d      	b.n	800b7ca <_dtoa_r+0x802>
 800bb2e:	f1bb 0f00 	cmp.w	fp, #0
 800bb32:	f77f aed9 	ble.w	800b8e8 <_dtoa_r+0x920>
 800bb36:	4656      	mov	r6, sl
 800bb38:	9802      	ldr	r0, [sp, #8]
 800bb3a:	4621      	mov	r1, r4
 800bb3c:	f7ff f9ba 	bl	800aeb4 <quorem>
 800bb40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb44:	f806 3b01 	strb.w	r3, [r6], #1
 800bb48:	eba6 020a 	sub.w	r2, r6, sl
 800bb4c:	4593      	cmp	fp, r2
 800bb4e:	ddb4      	ble.n	800baba <_dtoa_r+0xaf2>
 800bb50:	9902      	ldr	r1, [sp, #8]
 800bb52:	2300      	movs	r3, #0
 800bb54:	220a      	movs	r2, #10
 800bb56:	4648      	mov	r0, r9
 800bb58:	f000 f968 	bl	800be2c <__multadd>
 800bb5c:	9002      	str	r0, [sp, #8]
 800bb5e:	e7eb      	b.n	800bb38 <_dtoa_r+0xb70>
 800bb60:	08019a59 	.word	0x08019a59
 800bb64:	080199dd 	.word	0x080199dd

0800bb68 <_free_r>:
 800bb68:	b538      	push	{r3, r4, r5, lr}
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	2900      	cmp	r1, #0
 800bb6e:	d041      	beq.n	800bbf4 <_free_r+0x8c>
 800bb70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb74:	1f0c      	subs	r4, r1, #4
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	bfb8      	it	lt
 800bb7a:	18e4      	addlt	r4, r4, r3
 800bb7c:	f000 f8e8 	bl	800bd50 <__malloc_lock>
 800bb80:	4a1d      	ldr	r2, [pc, #116]	@ (800bbf8 <_free_r+0x90>)
 800bb82:	6813      	ldr	r3, [r2, #0]
 800bb84:	b933      	cbnz	r3, 800bb94 <_free_r+0x2c>
 800bb86:	6063      	str	r3, [r4, #4]
 800bb88:	6014      	str	r4, [r2, #0]
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb90:	f000 b8e4 	b.w	800bd5c <__malloc_unlock>
 800bb94:	42a3      	cmp	r3, r4
 800bb96:	d908      	bls.n	800bbaa <_free_r+0x42>
 800bb98:	6820      	ldr	r0, [r4, #0]
 800bb9a:	1821      	adds	r1, r4, r0
 800bb9c:	428b      	cmp	r3, r1
 800bb9e:	bf01      	itttt	eq
 800bba0:	6819      	ldreq	r1, [r3, #0]
 800bba2:	685b      	ldreq	r3, [r3, #4]
 800bba4:	1809      	addeq	r1, r1, r0
 800bba6:	6021      	streq	r1, [r4, #0]
 800bba8:	e7ed      	b.n	800bb86 <_free_r+0x1e>
 800bbaa:	461a      	mov	r2, r3
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	b10b      	cbz	r3, 800bbb4 <_free_r+0x4c>
 800bbb0:	42a3      	cmp	r3, r4
 800bbb2:	d9fa      	bls.n	800bbaa <_free_r+0x42>
 800bbb4:	6811      	ldr	r1, [r2, #0]
 800bbb6:	1850      	adds	r0, r2, r1
 800bbb8:	42a0      	cmp	r0, r4
 800bbba:	d10b      	bne.n	800bbd4 <_free_r+0x6c>
 800bbbc:	6820      	ldr	r0, [r4, #0]
 800bbbe:	4401      	add	r1, r0
 800bbc0:	1850      	adds	r0, r2, r1
 800bbc2:	4283      	cmp	r3, r0
 800bbc4:	6011      	str	r1, [r2, #0]
 800bbc6:	d1e0      	bne.n	800bb8a <_free_r+0x22>
 800bbc8:	6818      	ldr	r0, [r3, #0]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	6053      	str	r3, [r2, #4]
 800bbce:	4408      	add	r0, r1
 800bbd0:	6010      	str	r0, [r2, #0]
 800bbd2:	e7da      	b.n	800bb8a <_free_r+0x22>
 800bbd4:	d902      	bls.n	800bbdc <_free_r+0x74>
 800bbd6:	230c      	movs	r3, #12
 800bbd8:	602b      	str	r3, [r5, #0]
 800bbda:	e7d6      	b.n	800bb8a <_free_r+0x22>
 800bbdc:	6820      	ldr	r0, [r4, #0]
 800bbde:	1821      	adds	r1, r4, r0
 800bbe0:	428b      	cmp	r3, r1
 800bbe2:	bf04      	itt	eq
 800bbe4:	6819      	ldreq	r1, [r3, #0]
 800bbe6:	685b      	ldreq	r3, [r3, #4]
 800bbe8:	6063      	str	r3, [r4, #4]
 800bbea:	bf04      	itt	eq
 800bbec:	1809      	addeq	r1, r1, r0
 800bbee:	6021      	streq	r1, [r4, #0]
 800bbf0:	6054      	str	r4, [r2, #4]
 800bbf2:	e7ca      	b.n	800bb8a <_free_r+0x22>
 800bbf4:	bd38      	pop	{r3, r4, r5, pc}
 800bbf6:	bf00      	nop
 800bbf8:	2000ef54 	.word	0x2000ef54

0800bbfc <malloc>:
 800bbfc:	4b02      	ldr	r3, [pc, #8]	@ (800bc08 <malloc+0xc>)
 800bbfe:	4601      	mov	r1, r0
 800bc00:	6818      	ldr	r0, [r3, #0]
 800bc02:	f000 b825 	b.w	800bc50 <_malloc_r>
 800bc06:	bf00      	nop
 800bc08:	20000044 	.word	0x20000044

0800bc0c <sbrk_aligned>:
 800bc0c:	b570      	push	{r4, r5, r6, lr}
 800bc0e:	4e0f      	ldr	r6, [pc, #60]	@ (800bc4c <sbrk_aligned+0x40>)
 800bc10:	460c      	mov	r4, r1
 800bc12:	6831      	ldr	r1, [r6, #0]
 800bc14:	4605      	mov	r5, r0
 800bc16:	b911      	cbnz	r1, 800bc1e <sbrk_aligned+0x12>
 800bc18:	f001 ffb8 	bl	800db8c <_sbrk_r>
 800bc1c:	6030      	str	r0, [r6, #0]
 800bc1e:	4621      	mov	r1, r4
 800bc20:	4628      	mov	r0, r5
 800bc22:	f001 ffb3 	bl	800db8c <_sbrk_r>
 800bc26:	1c43      	adds	r3, r0, #1
 800bc28:	d103      	bne.n	800bc32 <sbrk_aligned+0x26>
 800bc2a:	f04f 34ff 	mov.w	r4, #4294967295
 800bc2e:	4620      	mov	r0, r4
 800bc30:	bd70      	pop	{r4, r5, r6, pc}
 800bc32:	1cc4      	adds	r4, r0, #3
 800bc34:	f024 0403 	bic.w	r4, r4, #3
 800bc38:	42a0      	cmp	r0, r4
 800bc3a:	d0f8      	beq.n	800bc2e <sbrk_aligned+0x22>
 800bc3c:	1a21      	subs	r1, r4, r0
 800bc3e:	4628      	mov	r0, r5
 800bc40:	f001 ffa4 	bl	800db8c <_sbrk_r>
 800bc44:	3001      	adds	r0, #1
 800bc46:	d1f2      	bne.n	800bc2e <sbrk_aligned+0x22>
 800bc48:	e7ef      	b.n	800bc2a <sbrk_aligned+0x1e>
 800bc4a:	bf00      	nop
 800bc4c:	2000ef50 	.word	0x2000ef50

0800bc50 <_malloc_r>:
 800bc50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc54:	1ccd      	adds	r5, r1, #3
 800bc56:	f025 0503 	bic.w	r5, r5, #3
 800bc5a:	3508      	adds	r5, #8
 800bc5c:	2d0c      	cmp	r5, #12
 800bc5e:	bf38      	it	cc
 800bc60:	250c      	movcc	r5, #12
 800bc62:	2d00      	cmp	r5, #0
 800bc64:	4606      	mov	r6, r0
 800bc66:	db01      	blt.n	800bc6c <_malloc_r+0x1c>
 800bc68:	42a9      	cmp	r1, r5
 800bc6a:	d904      	bls.n	800bc76 <_malloc_r+0x26>
 800bc6c:	230c      	movs	r3, #12
 800bc6e:	6033      	str	r3, [r6, #0]
 800bc70:	2000      	movs	r0, #0
 800bc72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd4c <_malloc_r+0xfc>
 800bc7a:	f000 f869 	bl	800bd50 <__malloc_lock>
 800bc7e:	f8d8 3000 	ldr.w	r3, [r8]
 800bc82:	461c      	mov	r4, r3
 800bc84:	bb44      	cbnz	r4, 800bcd8 <_malloc_r+0x88>
 800bc86:	4629      	mov	r1, r5
 800bc88:	4630      	mov	r0, r6
 800bc8a:	f7ff ffbf 	bl	800bc0c <sbrk_aligned>
 800bc8e:	1c43      	adds	r3, r0, #1
 800bc90:	4604      	mov	r4, r0
 800bc92:	d158      	bne.n	800bd46 <_malloc_r+0xf6>
 800bc94:	f8d8 4000 	ldr.w	r4, [r8]
 800bc98:	4627      	mov	r7, r4
 800bc9a:	2f00      	cmp	r7, #0
 800bc9c:	d143      	bne.n	800bd26 <_malloc_r+0xd6>
 800bc9e:	2c00      	cmp	r4, #0
 800bca0:	d04b      	beq.n	800bd3a <_malloc_r+0xea>
 800bca2:	6823      	ldr	r3, [r4, #0]
 800bca4:	4639      	mov	r1, r7
 800bca6:	4630      	mov	r0, r6
 800bca8:	eb04 0903 	add.w	r9, r4, r3
 800bcac:	f001 ff6e 	bl	800db8c <_sbrk_r>
 800bcb0:	4581      	cmp	r9, r0
 800bcb2:	d142      	bne.n	800bd3a <_malloc_r+0xea>
 800bcb4:	6821      	ldr	r1, [r4, #0]
 800bcb6:	1a6d      	subs	r5, r5, r1
 800bcb8:	4629      	mov	r1, r5
 800bcba:	4630      	mov	r0, r6
 800bcbc:	f7ff ffa6 	bl	800bc0c <sbrk_aligned>
 800bcc0:	3001      	adds	r0, #1
 800bcc2:	d03a      	beq.n	800bd3a <_malloc_r+0xea>
 800bcc4:	6823      	ldr	r3, [r4, #0]
 800bcc6:	442b      	add	r3, r5
 800bcc8:	6023      	str	r3, [r4, #0]
 800bcca:	f8d8 3000 	ldr.w	r3, [r8]
 800bcce:	685a      	ldr	r2, [r3, #4]
 800bcd0:	bb62      	cbnz	r2, 800bd2c <_malloc_r+0xdc>
 800bcd2:	f8c8 7000 	str.w	r7, [r8]
 800bcd6:	e00f      	b.n	800bcf8 <_malloc_r+0xa8>
 800bcd8:	6822      	ldr	r2, [r4, #0]
 800bcda:	1b52      	subs	r2, r2, r5
 800bcdc:	d420      	bmi.n	800bd20 <_malloc_r+0xd0>
 800bcde:	2a0b      	cmp	r2, #11
 800bce0:	d917      	bls.n	800bd12 <_malloc_r+0xc2>
 800bce2:	1961      	adds	r1, r4, r5
 800bce4:	42a3      	cmp	r3, r4
 800bce6:	6025      	str	r5, [r4, #0]
 800bce8:	bf18      	it	ne
 800bcea:	6059      	strne	r1, [r3, #4]
 800bcec:	6863      	ldr	r3, [r4, #4]
 800bcee:	bf08      	it	eq
 800bcf0:	f8c8 1000 	streq.w	r1, [r8]
 800bcf4:	5162      	str	r2, [r4, r5]
 800bcf6:	604b      	str	r3, [r1, #4]
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	f000 f82f 	bl	800bd5c <__malloc_unlock>
 800bcfe:	f104 000b 	add.w	r0, r4, #11
 800bd02:	1d23      	adds	r3, r4, #4
 800bd04:	f020 0007 	bic.w	r0, r0, #7
 800bd08:	1ac2      	subs	r2, r0, r3
 800bd0a:	bf1c      	itt	ne
 800bd0c:	1a1b      	subne	r3, r3, r0
 800bd0e:	50a3      	strne	r3, [r4, r2]
 800bd10:	e7af      	b.n	800bc72 <_malloc_r+0x22>
 800bd12:	6862      	ldr	r2, [r4, #4]
 800bd14:	42a3      	cmp	r3, r4
 800bd16:	bf0c      	ite	eq
 800bd18:	f8c8 2000 	streq.w	r2, [r8]
 800bd1c:	605a      	strne	r2, [r3, #4]
 800bd1e:	e7eb      	b.n	800bcf8 <_malloc_r+0xa8>
 800bd20:	4623      	mov	r3, r4
 800bd22:	6864      	ldr	r4, [r4, #4]
 800bd24:	e7ae      	b.n	800bc84 <_malloc_r+0x34>
 800bd26:	463c      	mov	r4, r7
 800bd28:	687f      	ldr	r7, [r7, #4]
 800bd2a:	e7b6      	b.n	800bc9a <_malloc_r+0x4a>
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	42a3      	cmp	r3, r4
 800bd32:	d1fb      	bne.n	800bd2c <_malloc_r+0xdc>
 800bd34:	2300      	movs	r3, #0
 800bd36:	6053      	str	r3, [r2, #4]
 800bd38:	e7de      	b.n	800bcf8 <_malloc_r+0xa8>
 800bd3a:	230c      	movs	r3, #12
 800bd3c:	6033      	str	r3, [r6, #0]
 800bd3e:	4630      	mov	r0, r6
 800bd40:	f000 f80c 	bl	800bd5c <__malloc_unlock>
 800bd44:	e794      	b.n	800bc70 <_malloc_r+0x20>
 800bd46:	6005      	str	r5, [r0, #0]
 800bd48:	e7d6      	b.n	800bcf8 <_malloc_r+0xa8>
 800bd4a:	bf00      	nop
 800bd4c:	2000ef54 	.word	0x2000ef54

0800bd50 <__malloc_lock>:
 800bd50:	4801      	ldr	r0, [pc, #4]	@ (800bd58 <__malloc_lock+0x8>)
 800bd52:	f7ff b8a6 	b.w	800aea2 <__retarget_lock_acquire_recursive>
 800bd56:	bf00      	nop
 800bd58:	2000ef4c 	.word	0x2000ef4c

0800bd5c <__malloc_unlock>:
 800bd5c:	4801      	ldr	r0, [pc, #4]	@ (800bd64 <__malloc_unlock+0x8>)
 800bd5e:	f7ff b8a1 	b.w	800aea4 <__retarget_lock_release_recursive>
 800bd62:	bf00      	nop
 800bd64:	2000ef4c 	.word	0x2000ef4c

0800bd68 <_Balloc>:
 800bd68:	b570      	push	{r4, r5, r6, lr}
 800bd6a:	69c6      	ldr	r6, [r0, #28]
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	460d      	mov	r5, r1
 800bd70:	b976      	cbnz	r6, 800bd90 <_Balloc+0x28>
 800bd72:	2010      	movs	r0, #16
 800bd74:	f7ff ff42 	bl	800bbfc <malloc>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	61e0      	str	r0, [r4, #28]
 800bd7c:	b920      	cbnz	r0, 800bd88 <_Balloc+0x20>
 800bd7e:	4b18      	ldr	r3, [pc, #96]	@ (800bde0 <_Balloc+0x78>)
 800bd80:	4818      	ldr	r0, [pc, #96]	@ (800bde4 <_Balloc+0x7c>)
 800bd82:	216b      	movs	r1, #107	@ 0x6b
 800bd84:	f001 ff28 	bl	800dbd8 <__assert_func>
 800bd88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd8c:	6006      	str	r6, [r0, #0]
 800bd8e:	60c6      	str	r6, [r0, #12]
 800bd90:	69e6      	ldr	r6, [r4, #28]
 800bd92:	68f3      	ldr	r3, [r6, #12]
 800bd94:	b183      	cbz	r3, 800bdb8 <_Balloc+0x50>
 800bd96:	69e3      	ldr	r3, [r4, #28]
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bd9e:	b9b8      	cbnz	r0, 800bdd0 <_Balloc+0x68>
 800bda0:	2101      	movs	r1, #1
 800bda2:	fa01 f605 	lsl.w	r6, r1, r5
 800bda6:	1d72      	adds	r2, r6, #5
 800bda8:	0092      	lsls	r2, r2, #2
 800bdaa:	4620      	mov	r0, r4
 800bdac:	f001 ff32 	bl	800dc14 <_calloc_r>
 800bdb0:	b160      	cbz	r0, 800bdcc <_Balloc+0x64>
 800bdb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdb6:	e00e      	b.n	800bdd6 <_Balloc+0x6e>
 800bdb8:	2221      	movs	r2, #33	@ 0x21
 800bdba:	2104      	movs	r1, #4
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f001 ff29 	bl	800dc14 <_calloc_r>
 800bdc2:	69e3      	ldr	r3, [r4, #28]
 800bdc4:	60f0      	str	r0, [r6, #12]
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1e4      	bne.n	800bd96 <_Balloc+0x2e>
 800bdcc:	2000      	movs	r0, #0
 800bdce:	bd70      	pop	{r4, r5, r6, pc}
 800bdd0:	6802      	ldr	r2, [r0, #0]
 800bdd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bddc:	e7f7      	b.n	800bdce <_Balloc+0x66>
 800bdde:	bf00      	nop
 800bde0:	080199ea 	.word	0x080199ea
 800bde4:	08019a6a 	.word	0x08019a6a

0800bde8 <_Bfree>:
 800bde8:	b570      	push	{r4, r5, r6, lr}
 800bdea:	69c6      	ldr	r6, [r0, #28]
 800bdec:	4605      	mov	r5, r0
 800bdee:	460c      	mov	r4, r1
 800bdf0:	b976      	cbnz	r6, 800be10 <_Bfree+0x28>
 800bdf2:	2010      	movs	r0, #16
 800bdf4:	f7ff ff02 	bl	800bbfc <malloc>
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	61e8      	str	r0, [r5, #28]
 800bdfc:	b920      	cbnz	r0, 800be08 <_Bfree+0x20>
 800bdfe:	4b09      	ldr	r3, [pc, #36]	@ (800be24 <_Bfree+0x3c>)
 800be00:	4809      	ldr	r0, [pc, #36]	@ (800be28 <_Bfree+0x40>)
 800be02:	218f      	movs	r1, #143	@ 0x8f
 800be04:	f001 fee8 	bl	800dbd8 <__assert_func>
 800be08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be0c:	6006      	str	r6, [r0, #0]
 800be0e:	60c6      	str	r6, [r0, #12]
 800be10:	b13c      	cbz	r4, 800be22 <_Bfree+0x3a>
 800be12:	69eb      	ldr	r3, [r5, #28]
 800be14:	6862      	ldr	r2, [r4, #4]
 800be16:	68db      	ldr	r3, [r3, #12]
 800be18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be1c:	6021      	str	r1, [r4, #0]
 800be1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be22:	bd70      	pop	{r4, r5, r6, pc}
 800be24:	080199ea 	.word	0x080199ea
 800be28:	08019a6a 	.word	0x08019a6a

0800be2c <__multadd>:
 800be2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be30:	690d      	ldr	r5, [r1, #16]
 800be32:	4607      	mov	r7, r0
 800be34:	460c      	mov	r4, r1
 800be36:	461e      	mov	r6, r3
 800be38:	f101 0c14 	add.w	ip, r1, #20
 800be3c:	2000      	movs	r0, #0
 800be3e:	f8dc 3000 	ldr.w	r3, [ip]
 800be42:	b299      	uxth	r1, r3
 800be44:	fb02 6101 	mla	r1, r2, r1, r6
 800be48:	0c1e      	lsrs	r6, r3, #16
 800be4a:	0c0b      	lsrs	r3, r1, #16
 800be4c:	fb02 3306 	mla	r3, r2, r6, r3
 800be50:	b289      	uxth	r1, r1
 800be52:	3001      	adds	r0, #1
 800be54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be58:	4285      	cmp	r5, r0
 800be5a:	f84c 1b04 	str.w	r1, [ip], #4
 800be5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be62:	dcec      	bgt.n	800be3e <__multadd+0x12>
 800be64:	b30e      	cbz	r6, 800beaa <__multadd+0x7e>
 800be66:	68a3      	ldr	r3, [r4, #8]
 800be68:	42ab      	cmp	r3, r5
 800be6a:	dc19      	bgt.n	800bea0 <__multadd+0x74>
 800be6c:	6861      	ldr	r1, [r4, #4]
 800be6e:	4638      	mov	r0, r7
 800be70:	3101      	adds	r1, #1
 800be72:	f7ff ff79 	bl	800bd68 <_Balloc>
 800be76:	4680      	mov	r8, r0
 800be78:	b928      	cbnz	r0, 800be86 <__multadd+0x5a>
 800be7a:	4602      	mov	r2, r0
 800be7c:	4b0c      	ldr	r3, [pc, #48]	@ (800beb0 <__multadd+0x84>)
 800be7e:	480d      	ldr	r0, [pc, #52]	@ (800beb4 <__multadd+0x88>)
 800be80:	21ba      	movs	r1, #186	@ 0xba
 800be82:	f001 fea9 	bl	800dbd8 <__assert_func>
 800be86:	6922      	ldr	r2, [r4, #16]
 800be88:	3202      	adds	r2, #2
 800be8a:	f104 010c 	add.w	r1, r4, #12
 800be8e:	0092      	lsls	r2, r2, #2
 800be90:	300c      	adds	r0, #12
 800be92:	f001 fe8b 	bl	800dbac <memcpy>
 800be96:	4621      	mov	r1, r4
 800be98:	4638      	mov	r0, r7
 800be9a:	f7ff ffa5 	bl	800bde8 <_Bfree>
 800be9e:	4644      	mov	r4, r8
 800bea0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bea4:	3501      	adds	r5, #1
 800bea6:	615e      	str	r6, [r3, #20]
 800bea8:	6125      	str	r5, [r4, #16]
 800beaa:	4620      	mov	r0, r4
 800beac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beb0:	08019a59 	.word	0x08019a59
 800beb4:	08019a6a 	.word	0x08019a6a

0800beb8 <__s2b>:
 800beb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bebc:	460c      	mov	r4, r1
 800bebe:	4615      	mov	r5, r2
 800bec0:	461f      	mov	r7, r3
 800bec2:	2209      	movs	r2, #9
 800bec4:	3308      	adds	r3, #8
 800bec6:	4606      	mov	r6, r0
 800bec8:	fb93 f3f2 	sdiv	r3, r3, r2
 800becc:	2100      	movs	r1, #0
 800bece:	2201      	movs	r2, #1
 800bed0:	429a      	cmp	r2, r3
 800bed2:	db09      	blt.n	800bee8 <__s2b+0x30>
 800bed4:	4630      	mov	r0, r6
 800bed6:	f7ff ff47 	bl	800bd68 <_Balloc>
 800beda:	b940      	cbnz	r0, 800beee <__s2b+0x36>
 800bedc:	4602      	mov	r2, r0
 800bede:	4b19      	ldr	r3, [pc, #100]	@ (800bf44 <__s2b+0x8c>)
 800bee0:	4819      	ldr	r0, [pc, #100]	@ (800bf48 <__s2b+0x90>)
 800bee2:	21d3      	movs	r1, #211	@ 0xd3
 800bee4:	f001 fe78 	bl	800dbd8 <__assert_func>
 800bee8:	0052      	lsls	r2, r2, #1
 800beea:	3101      	adds	r1, #1
 800beec:	e7f0      	b.n	800bed0 <__s2b+0x18>
 800beee:	9b08      	ldr	r3, [sp, #32]
 800bef0:	6143      	str	r3, [r0, #20]
 800bef2:	2d09      	cmp	r5, #9
 800bef4:	f04f 0301 	mov.w	r3, #1
 800bef8:	6103      	str	r3, [r0, #16]
 800befa:	dd16      	ble.n	800bf2a <__s2b+0x72>
 800befc:	f104 0909 	add.w	r9, r4, #9
 800bf00:	46c8      	mov	r8, r9
 800bf02:	442c      	add	r4, r5
 800bf04:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf08:	4601      	mov	r1, r0
 800bf0a:	3b30      	subs	r3, #48	@ 0x30
 800bf0c:	220a      	movs	r2, #10
 800bf0e:	4630      	mov	r0, r6
 800bf10:	f7ff ff8c 	bl	800be2c <__multadd>
 800bf14:	45a0      	cmp	r8, r4
 800bf16:	d1f5      	bne.n	800bf04 <__s2b+0x4c>
 800bf18:	f1a5 0408 	sub.w	r4, r5, #8
 800bf1c:	444c      	add	r4, r9
 800bf1e:	1b2d      	subs	r5, r5, r4
 800bf20:	1963      	adds	r3, r4, r5
 800bf22:	42bb      	cmp	r3, r7
 800bf24:	db04      	blt.n	800bf30 <__s2b+0x78>
 800bf26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf2a:	340a      	adds	r4, #10
 800bf2c:	2509      	movs	r5, #9
 800bf2e:	e7f6      	b.n	800bf1e <__s2b+0x66>
 800bf30:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bf34:	4601      	mov	r1, r0
 800bf36:	3b30      	subs	r3, #48	@ 0x30
 800bf38:	220a      	movs	r2, #10
 800bf3a:	4630      	mov	r0, r6
 800bf3c:	f7ff ff76 	bl	800be2c <__multadd>
 800bf40:	e7ee      	b.n	800bf20 <__s2b+0x68>
 800bf42:	bf00      	nop
 800bf44:	08019a59 	.word	0x08019a59
 800bf48:	08019a6a 	.word	0x08019a6a

0800bf4c <__hi0bits>:
 800bf4c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf50:	4603      	mov	r3, r0
 800bf52:	bf36      	itet	cc
 800bf54:	0403      	lslcc	r3, r0, #16
 800bf56:	2000      	movcs	r0, #0
 800bf58:	2010      	movcc	r0, #16
 800bf5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf5e:	bf3c      	itt	cc
 800bf60:	021b      	lslcc	r3, r3, #8
 800bf62:	3008      	addcc	r0, #8
 800bf64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf68:	bf3c      	itt	cc
 800bf6a:	011b      	lslcc	r3, r3, #4
 800bf6c:	3004      	addcc	r0, #4
 800bf6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf72:	bf3c      	itt	cc
 800bf74:	009b      	lslcc	r3, r3, #2
 800bf76:	3002      	addcc	r0, #2
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	db05      	blt.n	800bf88 <__hi0bits+0x3c>
 800bf7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf80:	f100 0001 	add.w	r0, r0, #1
 800bf84:	bf08      	it	eq
 800bf86:	2020      	moveq	r0, #32
 800bf88:	4770      	bx	lr

0800bf8a <__lo0bits>:
 800bf8a:	6803      	ldr	r3, [r0, #0]
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	f013 0007 	ands.w	r0, r3, #7
 800bf92:	d00b      	beq.n	800bfac <__lo0bits+0x22>
 800bf94:	07d9      	lsls	r1, r3, #31
 800bf96:	d421      	bmi.n	800bfdc <__lo0bits+0x52>
 800bf98:	0798      	lsls	r0, r3, #30
 800bf9a:	bf49      	itett	mi
 800bf9c:	085b      	lsrmi	r3, r3, #1
 800bf9e:	089b      	lsrpl	r3, r3, #2
 800bfa0:	2001      	movmi	r0, #1
 800bfa2:	6013      	strmi	r3, [r2, #0]
 800bfa4:	bf5c      	itt	pl
 800bfa6:	6013      	strpl	r3, [r2, #0]
 800bfa8:	2002      	movpl	r0, #2
 800bfaa:	4770      	bx	lr
 800bfac:	b299      	uxth	r1, r3
 800bfae:	b909      	cbnz	r1, 800bfb4 <__lo0bits+0x2a>
 800bfb0:	0c1b      	lsrs	r3, r3, #16
 800bfb2:	2010      	movs	r0, #16
 800bfb4:	b2d9      	uxtb	r1, r3
 800bfb6:	b909      	cbnz	r1, 800bfbc <__lo0bits+0x32>
 800bfb8:	3008      	adds	r0, #8
 800bfba:	0a1b      	lsrs	r3, r3, #8
 800bfbc:	0719      	lsls	r1, r3, #28
 800bfbe:	bf04      	itt	eq
 800bfc0:	091b      	lsreq	r3, r3, #4
 800bfc2:	3004      	addeq	r0, #4
 800bfc4:	0799      	lsls	r1, r3, #30
 800bfc6:	bf04      	itt	eq
 800bfc8:	089b      	lsreq	r3, r3, #2
 800bfca:	3002      	addeq	r0, #2
 800bfcc:	07d9      	lsls	r1, r3, #31
 800bfce:	d403      	bmi.n	800bfd8 <__lo0bits+0x4e>
 800bfd0:	085b      	lsrs	r3, r3, #1
 800bfd2:	f100 0001 	add.w	r0, r0, #1
 800bfd6:	d003      	beq.n	800bfe0 <__lo0bits+0x56>
 800bfd8:	6013      	str	r3, [r2, #0]
 800bfda:	4770      	bx	lr
 800bfdc:	2000      	movs	r0, #0
 800bfde:	4770      	bx	lr
 800bfe0:	2020      	movs	r0, #32
 800bfe2:	4770      	bx	lr

0800bfe4 <__i2b>:
 800bfe4:	b510      	push	{r4, lr}
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	2101      	movs	r1, #1
 800bfea:	f7ff febd 	bl	800bd68 <_Balloc>
 800bfee:	4602      	mov	r2, r0
 800bff0:	b928      	cbnz	r0, 800bffe <__i2b+0x1a>
 800bff2:	4b05      	ldr	r3, [pc, #20]	@ (800c008 <__i2b+0x24>)
 800bff4:	4805      	ldr	r0, [pc, #20]	@ (800c00c <__i2b+0x28>)
 800bff6:	f240 1145 	movw	r1, #325	@ 0x145
 800bffa:	f001 fded 	bl	800dbd8 <__assert_func>
 800bffe:	2301      	movs	r3, #1
 800c000:	6144      	str	r4, [r0, #20]
 800c002:	6103      	str	r3, [r0, #16]
 800c004:	bd10      	pop	{r4, pc}
 800c006:	bf00      	nop
 800c008:	08019a59 	.word	0x08019a59
 800c00c:	08019a6a 	.word	0x08019a6a

0800c010 <__multiply>:
 800c010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c014:	4617      	mov	r7, r2
 800c016:	690a      	ldr	r2, [r1, #16]
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	429a      	cmp	r2, r3
 800c01c:	bfa8      	it	ge
 800c01e:	463b      	movge	r3, r7
 800c020:	4689      	mov	r9, r1
 800c022:	bfa4      	itt	ge
 800c024:	460f      	movge	r7, r1
 800c026:	4699      	movge	r9, r3
 800c028:	693d      	ldr	r5, [r7, #16]
 800c02a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	6879      	ldr	r1, [r7, #4]
 800c032:	eb05 060a 	add.w	r6, r5, sl
 800c036:	42b3      	cmp	r3, r6
 800c038:	b085      	sub	sp, #20
 800c03a:	bfb8      	it	lt
 800c03c:	3101      	addlt	r1, #1
 800c03e:	f7ff fe93 	bl	800bd68 <_Balloc>
 800c042:	b930      	cbnz	r0, 800c052 <__multiply+0x42>
 800c044:	4602      	mov	r2, r0
 800c046:	4b41      	ldr	r3, [pc, #260]	@ (800c14c <__multiply+0x13c>)
 800c048:	4841      	ldr	r0, [pc, #260]	@ (800c150 <__multiply+0x140>)
 800c04a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c04e:	f001 fdc3 	bl	800dbd8 <__assert_func>
 800c052:	f100 0414 	add.w	r4, r0, #20
 800c056:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c05a:	4623      	mov	r3, r4
 800c05c:	2200      	movs	r2, #0
 800c05e:	4573      	cmp	r3, lr
 800c060:	d320      	bcc.n	800c0a4 <__multiply+0x94>
 800c062:	f107 0814 	add.w	r8, r7, #20
 800c066:	f109 0114 	add.w	r1, r9, #20
 800c06a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c06e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c072:	9302      	str	r3, [sp, #8]
 800c074:	1beb      	subs	r3, r5, r7
 800c076:	3b15      	subs	r3, #21
 800c078:	f023 0303 	bic.w	r3, r3, #3
 800c07c:	3304      	adds	r3, #4
 800c07e:	3715      	adds	r7, #21
 800c080:	42bd      	cmp	r5, r7
 800c082:	bf38      	it	cc
 800c084:	2304      	movcc	r3, #4
 800c086:	9301      	str	r3, [sp, #4]
 800c088:	9b02      	ldr	r3, [sp, #8]
 800c08a:	9103      	str	r1, [sp, #12]
 800c08c:	428b      	cmp	r3, r1
 800c08e:	d80c      	bhi.n	800c0aa <__multiply+0x9a>
 800c090:	2e00      	cmp	r6, #0
 800c092:	dd03      	ble.n	800c09c <__multiply+0x8c>
 800c094:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d055      	beq.n	800c148 <__multiply+0x138>
 800c09c:	6106      	str	r6, [r0, #16]
 800c09e:	b005      	add	sp, #20
 800c0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0a4:	f843 2b04 	str.w	r2, [r3], #4
 800c0a8:	e7d9      	b.n	800c05e <__multiply+0x4e>
 800c0aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800c0ae:	f1ba 0f00 	cmp.w	sl, #0
 800c0b2:	d01f      	beq.n	800c0f4 <__multiply+0xe4>
 800c0b4:	46c4      	mov	ip, r8
 800c0b6:	46a1      	mov	r9, r4
 800c0b8:	2700      	movs	r7, #0
 800c0ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c0be:	f8d9 3000 	ldr.w	r3, [r9]
 800c0c2:	fa1f fb82 	uxth.w	fp, r2
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c0cc:	443b      	add	r3, r7
 800c0ce:	f8d9 7000 	ldr.w	r7, [r9]
 800c0d2:	0c12      	lsrs	r2, r2, #16
 800c0d4:	0c3f      	lsrs	r7, r7, #16
 800c0d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800c0da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e4:	4565      	cmp	r5, ip
 800c0e6:	f849 3b04 	str.w	r3, [r9], #4
 800c0ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c0ee:	d8e4      	bhi.n	800c0ba <__multiply+0xaa>
 800c0f0:	9b01      	ldr	r3, [sp, #4]
 800c0f2:	50e7      	str	r7, [r4, r3]
 800c0f4:	9b03      	ldr	r3, [sp, #12]
 800c0f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c0fa:	3104      	adds	r1, #4
 800c0fc:	f1b9 0f00 	cmp.w	r9, #0
 800c100:	d020      	beq.n	800c144 <__multiply+0x134>
 800c102:	6823      	ldr	r3, [r4, #0]
 800c104:	4647      	mov	r7, r8
 800c106:	46a4      	mov	ip, r4
 800c108:	f04f 0a00 	mov.w	sl, #0
 800c10c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c110:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c114:	fb09 220b 	mla	r2, r9, fp, r2
 800c118:	4452      	add	r2, sl
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c120:	f84c 3b04 	str.w	r3, [ip], #4
 800c124:	f857 3b04 	ldr.w	r3, [r7], #4
 800c128:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c12c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c130:	fb09 330a 	mla	r3, r9, sl, r3
 800c134:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c138:	42bd      	cmp	r5, r7
 800c13a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c13e:	d8e5      	bhi.n	800c10c <__multiply+0xfc>
 800c140:	9a01      	ldr	r2, [sp, #4]
 800c142:	50a3      	str	r3, [r4, r2]
 800c144:	3404      	adds	r4, #4
 800c146:	e79f      	b.n	800c088 <__multiply+0x78>
 800c148:	3e01      	subs	r6, #1
 800c14a:	e7a1      	b.n	800c090 <__multiply+0x80>
 800c14c:	08019a59 	.word	0x08019a59
 800c150:	08019a6a 	.word	0x08019a6a

0800c154 <__pow5mult>:
 800c154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c158:	4615      	mov	r5, r2
 800c15a:	f012 0203 	ands.w	r2, r2, #3
 800c15e:	4607      	mov	r7, r0
 800c160:	460e      	mov	r6, r1
 800c162:	d007      	beq.n	800c174 <__pow5mult+0x20>
 800c164:	4c25      	ldr	r4, [pc, #148]	@ (800c1fc <__pow5mult+0xa8>)
 800c166:	3a01      	subs	r2, #1
 800c168:	2300      	movs	r3, #0
 800c16a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c16e:	f7ff fe5d 	bl	800be2c <__multadd>
 800c172:	4606      	mov	r6, r0
 800c174:	10ad      	asrs	r5, r5, #2
 800c176:	d03d      	beq.n	800c1f4 <__pow5mult+0xa0>
 800c178:	69fc      	ldr	r4, [r7, #28]
 800c17a:	b97c      	cbnz	r4, 800c19c <__pow5mult+0x48>
 800c17c:	2010      	movs	r0, #16
 800c17e:	f7ff fd3d 	bl	800bbfc <malloc>
 800c182:	4602      	mov	r2, r0
 800c184:	61f8      	str	r0, [r7, #28]
 800c186:	b928      	cbnz	r0, 800c194 <__pow5mult+0x40>
 800c188:	4b1d      	ldr	r3, [pc, #116]	@ (800c200 <__pow5mult+0xac>)
 800c18a:	481e      	ldr	r0, [pc, #120]	@ (800c204 <__pow5mult+0xb0>)
 800c18c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c190:	f001 fd22 	bl	800dbd8 <__assert_func>
 800c194:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c198:	6004      	str	r4, [r0, #0]
 800c19a:	60c4      	str	r4, [r0, #12]
 800c19c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c1a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1a4:	b94c      	cbnz	r4, 800c1ba <__pow5mult+0x66>
 800c1a6:	f240 2171 	movw	r1, #625	@ 0x271
 800c1aa:	4638      	mov	r0, r7
 800c1ac:	f7ff ff1a 	bl	800bfe4 <__i2b>
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	6003      	str	r3, [r0, #0]
 800c1ba:	f04f 0900 	mov.w	r9, #0
 800c1be:	07eb      	lsls	r3, r5, #31
 800c1c0:	d50a      	bpl.n	800c1d8 <__pow5mult+0x84>
 800c1c2:	4631      	mov	r1, r6
 800c1c4:	4622      	mov	r2, r4
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	f7ff ff22 	bl	800c010 <__multiply>
 800c1cc:	4631      	mov	r1, r6
 800c1ce:	4680      	mov	r8, r0
 800c1d0:	4638      	mov	r0, r7
 800c1d2:	f7ff fe09 	bl	800bde8 <_Bfree>
 800c1d6:	4646      	mov	r6, r8
 800c1d8:	106d      	asrs	r5, r5, #1
 800c1da:	d00b      	beq.n	800c1f4 <__pow5mult+0xa0>
 800c1dc:	6820      	ldr	r0, [r4, #0]
 800c1de:	b938      	cbnz	r0, 800c1f0 <__pow5mult+0x9c>
 800c1e0:	4622      	mov	r2, r4
 800c1e2:	4621      	mov	r1, r4
 800c1e4:	4638      	mov	r0, r7
 800c1e6:	f7ff ff13 	bl	800c010 <__multiply>
 800c1ea:	6020      	str	r0, [r4, #0]
 800c1ec:	f8c0 9000 	str.w	r9, [r0]
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	e7e4      	b.n	800c1be <__pow5mult+0x6a>
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1fa:	bf00      	nop
 800c1fc:	08019b7c 	.word	0x08019b7c
 800c200:	080199ea 	.word	0x080199ea
 800c204:	08019a6a 	.word	0x08019a6a

0800c208 <__lshift>:
 800c208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c20c:	460c      	mov	r4, r1
 800c20e:	6849      	ldr	r1, [r1, #4]
 800c210:	6923      	ldr	r3, [r4, #16]
 800c212:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c216:	68a3      	ldr	r3, [r4, #8]
 800c218:	4607      	mov	r7, r0
 800c21a:	4691      	mov	r9, r2
 800c21c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c220:	f108 0601 	add.w	r6, r8, #1
 800c224:	42b3      	cmp	r3, r6
 800c226:	db0b      	blt.n	800c240 <__lshift+0x38>
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff fd9d 	bl	800bd68 <_Balloc>
 800c22e:	4605      	mov	r5, r0
 800c230:	b948      	cbnz	r0, 800c246 <__lshift+0x3e>
 800c232:	4602      	mov	r2, r0
 800c234:	4b28      	ldr	r3, [pc, #160]	@ (800c2d8 <__lshift+0xd0>)
 800c236:	4829      	ldr	r0, [pc, #164]	@ (800c2dc <__lshift+0xd4>)
 800c238:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c23c:	f001 fccc 	bl	800dbd8 <__assert_func>
 800c240:	3101      	adds	r1, #1
 800c242:	005b      	lsls	r3, r3, #1
 800c244:	e7ee      	b.n	800c224 <__lshift+0x1c>
 800c246:	2300      	movs	r3, #0
 800c248:	f100 0114 	add.w	r1, r0, #20
 800c24c:	f100 0210 	add.w	r2, r0, #16
 800c250:	4618      	mov	r0, r3
 800c252:	4553      	cmp	r3, sl
 800c254:	db33      	blt.n	800c2be <__lshift+0xb6>
 800c256:	6920      	ldr	r0, [r4, #16]
 800c258:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c25c:	f104 0314 	add.w	r3, r4, #20
 800c260:	f019 091f 	ands.w	r9, r9, #31
 800c264:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c268:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c26c:	d02b      	beq.n	800c2c6 <__lshift+0xbe>
 800c26e:	f1c9 0e20 	rsb	lr, r9, #32
 800c272:	468a      	mov	sl, r1
 800c274:	2200      	movs	r2, #0
 800c276:	6818      	ldr	r0, [r3, #0]
 800c278:	fa00 f009 	lsl.w	r0, r0, r9
 800c27c:	4310      	orrs	r0, r2
 800c27e:	f84a 0b04 	str.w	r0, [sl], #4
 800c282:	f853 2b04 	ldr.w	r2, [r3], #4
 800c286:	459c      	cmp	ip, r3
 800c288:	fa22 f20e 	lsr.w	r2, r2, lr
 800c28c:	d8f3      	bhi.n	800c276 <__lshift+0x6e>
 800c28e:	ebac 0304 	sub.w	r3, ip, r4
 800c292:	3b15      	subs	r3, #21
 800c294:	f023 0303 	bic.w	r3, r3, #3
 800c298:	3304      	adds	r3, #4
 800c29a:	f104 0015 	add.w	r0, r4, #21
 800c29e:	4560      	cmp	r0, ip
 800c2a0:	bf88      	it	hi
 800c2a2:	2304      	movhi	r3, #4
 800c2a4:	50ca      	str	r2, [r1, r3]
 800c2a6:	b10a      	cbz	r2, 800c2ac <__lshift+0xa4>
 800c2a8:	f108 0602 	add.w	r6, r8, #2
 800c2ac:	3e01      	subs	r6, #1
 800c2ae:	4638      	mov	r0, r7
 800c2b0:	612e      	str	r6, [r5, #16]
 800c2b2:	4621      	mov	r1, r4
 800c2b4:	f7ff fd98 	bl	800bde8 <_Bfree>
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2be:	f842 0f04 	str.w	r0, [r2, #4]!
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	e7c5      	b.n	800c252 <__lshift+0x4a>
 800c2c6:	3904      	subs	r1, #4
 800c2c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c2d0:	459c      	cmp	ip, r3
 800c2d2:	d8f9      	bhi.n	800c2c8 <__lshift+0xc0>
 800c2d4:	e7ea      	b.n	800c2ac <__lshift+0xa4>
 800c2d6:	bf00      	nop
 800c2d8:	08019a59 	.word	0x08019a59
 800c2dc:	08019a6a 	.word	0x08019a6a

0800c2e0 <__mcmp>:
 800c2e0:	690a      	ldr	r2, [r1, #16]
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	6900      	ldr	r0, [r0, #16]
 800c2e6:	1a80      	subs	r0, r0, r2
 800c2e8:	b530      	push	{r4, r5, lr}
 800c2ea:	d10e      	bne.n	800c30a <__mcmp+0x2a>
 800c2ec:	3314      	adds	r3, #20
 800c2ee:	3114      	adds	r1, #20
 800c2f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c300:	4295      	cmp	r5, r2
 800c302:	d003      	beq.n	800c30c <__mcmp+0x2c>
 800c304:	d205      	bcs.n	800c312 <__mcmp+0x32>
 800c306:	f04f 30ff 	mov.w	r0, #4294967295
 800c30a:	bd30      	pop	{r4, r5, pc}
 800c30c:	42a3      	cmp	r3, r4
 800c30e:	d3f3      	bcc.n	800c2f8 <__mcmp+0x18>
 800c310:	e7fb      	b.n	800c30a <__mcmp+0x2a>
 800c312:	2001      	movs	r0, #1
 800c314:	e7f9      	b.n	800c30a <__mcmp+0x2a>
	...

0800c318 <__mdiff>:
 800c318:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c31c:	4689      	mov	r9, r1
 800c31e:	4606      	mov	r6, r0
 800c320:	4611      	mov	r1, r2
 800c322:	4648      	mov	r0, r9
 800c324:	4614      	mov	r4, r2
 800c326:	f7ff ffdb 	bl	800c2e0 <__mcmp>
 800c32a:	1e05      	subs	r5, r0, #0
 800c32c:	d112      	bne.n	800c354 <__mdiff+0x3c>
 800c32e:	4629      	mov	r1, r5
 800c330:	4630      	mov	r0, r6
 800c332:	f7ff fd19 	bl	800bd68 <_Balloc>
 800c336:	4602      	mov	r2, r0
 800c338:	b928      	cbnz	r0, 800c346 <__mdiff+0x2e>
 800c33a:	4b3f      	ldr	r3, [pc, #252]	@ (800c438 <__mdiff+0x120>)
 800c33c:	f240 2137 	movw	r1, #567	@ 0x237
 800c340:	483e      	ldr	r0, [pc, #248]	@ (800c43c <__mdiff+0x124>)
 800c342:	f001 fc49 	bl	800dbd8 <__assert_func>
 800c346:	2301      	movs	r3, #1
 800c348:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c34c:	4610      	mov	r0, r2
 800c34e:	b003      	add	sp, #12
 800c350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c354:	bfbc      	itt	lt
 800c356:	464b      	movlt	r3, r9
 800c358:	46a1      	movlt	r9, r4
 800c35a:	4630      	mov	r0, r6
 800c35c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c360:	bfba      	itte	lt
 800c362:	461c      	movlt	r4, r3
 800c364:	2501      	movlt	r5, #1
 800c366:	2500      	movge	r5, #0
 800c368:	f7ff fcfe 	bl	800bd68 <_Balloc>
 800c36c:	4602      	mov	r2, r0
 800c36e:	b918      	cbnz	r0, 800c378 <__mdiff+0x60>
 800c370:	4b31      	ldr	r3, [pc, #196]	@ (800c438 <__mdiff+0x120>)
 800c372:	f240 2145 	movw	r1, #581	@ 0x245
 800c376:	e7e3      	b.n	800c340 <__mdiff+0x28>
 800c378:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c37c:	6926      	ldr	r6, [r4, #16]
 800c37e:	60c5      	str	r5, [r0, #12]
 800c380:	f109 0310 	add.w	r3, r9, #16
 800c384:	f109 0514 	add.w	r5, r9, #20
 800c388:	f104 0e14 	add.w	lr, r4, #20
 800c38c:	f100 0b14 	add.w	fp, r0, #20
 800c390:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c394:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c398:	9301      	str	r3, [sp, #4]
 800c39a:	46d9      	mov	r9, fp
 800c39c:	f04f 0c00 	mov.w	ip, #0
 800c3a0:	9b01      	ldr	r3, [sp, #4]
 800c3a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c3a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c3aa:	9301      	str	r3, [sp, #4]
 800c3ac:	fa1f f38a 	uxth.w	r3, sl
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	b283      	uxth	r3, r0
 800c3b4:	1acb      	subs	r3, r1, r3
 800c3b6:	0c00      	lsrs	r0, r0, #16
 800c3b8:	4463      	add	r3, ip
 800c3ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c3be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c3c8:	4576      	cmp	r6, lr
 800c3ca:	f849 3b04 	str.w	r3, [r9], #4
 800c3ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3d2:	d8e5      	bhi.n	800c3a0 <__mdiff+0x88>
 800c3d4:	1b33      	subs	r3, r6, r4
 800c3d6:	3b15      	subs	r3, #21
 800c3d8:	f023 0303 	bic.w	r3, r3, #3
 800c3dc:	3415      	adds	r4, #21
 800c3de:	3304      	adds	r3, #4
 800c3e0:	42a6      	cmp	r6, r4
 800c3e2:	bf38      	it	cc
 800c3e4:	2304      	movcc	r3, #4
 800c3e6:	441d      	add	r5, r3
 800c3e8:	445b      	add	r3, fp
 800c3ea:	461e      	mov	r6, r3
 800c3ec:	462c      	mov	r4, r5
 800c3ee:	4544      	cmp	r4, r8
 800c3f0:	d30e      	bcc.n	800c410 <__mdiff+0xf8>
 800c3f2:	f108 0103 	add.w	r1, r8, #3
 800c3f6:	1b49      	subs	r1, r1, r5
 800c3f8:	f021 0103 	bic.w	r1, r1, #3
 800c3fc:	3d03      	subs	r5, #3
 800c3fe:	45a8      	cmp	r8, r5
 800c400:	bf38      	it	cc
 800c402:	2100      	movcc	r1, #0
 800c404:	440b      	add	r3, r1
 800c406:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c40a:	b191      	cbz	r1, 800c432 <__mdiff+0x11a>
 800c40c:	6117      	str	r7, [r2, #16]
 800c40e:	e79d      	b.n	800c34c <__mdiff+0x34>
 800c410:	f854 1b04 	ldr.w	r1, [r4], #4
 800c414:	46e6      	mov	lr, ip
 800c416:	0c08      	lsrs	r0, r1, #16
 800c418:	fa1c fc81 	uxtah	ip, ip, r1
 800c41c:	4471      	add	r1, lr
 800c41e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c422:	b289      	uxth	r1, r1
 800c424:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c428:	f846 1b04 	str.w	r1, [r6], #4
 800c42c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c430:	e7dd      	b.n	800c3ee <__mdiff+0xd6>
 800c432:	3f01      	subs	r7, #1
 800c434:	e7e7      	b.n	800c406 <__mdiff+0xee>
 800c436:	bf00      	nop
 800c438:	08019a59 	.word	0x08019a59
 800c43c:	08019a6a 	.word	0x08019a6a

0800c440 <__ulp>:
 800c440:	b082      	sub	sp, #8
 800c442:	ed8d 0b00 	vstr	d0, [sp]
 800c446:	9a01      	ldr	r2, [sp, #4]
 800c448:	4b0f      	ldr	r3, [pc, #60]	@ (800c488 <__ulp+0x48>)
 800c44a:	4013      	ands	r3, r2
 800c44c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c450:	2b00      	cmp	r3, #0
 800c452:	dc08      	bgt.n	800c466 <__ulp+0x26>
 800c454:	425b      	negs	r3, r3
 800c456:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c45a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c45e:	da04      	bge.n	800c46a <__ulp+0x2a>
 800c460:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c464:	4113      	asrs	r3, r2
 800c466:	2200      	movs	r2, #0
 800c468:	e008      	b.n	800c47c <__ulp+0x3c>
 800c46a:	f1a2 0314 	sub.w	r3, r2, #20
 800c46e:	2b1e      	cmp	r3, #30
 800c470:	bfda      	itte	le
 800c472:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c476:	40da      	lsrle	r2, r3
 800c478:	2201      	movgt	r2, #1
 800c47a:	2300      	movs	r3, #0
 800c47c:	4619      	mov	r1, r3
 800c47e:	4610      	mov	r0, r2
 800c480:	ec41 0b10 	vmov	d0, r0, r1
 800c484:	b002      	add	sp, #8
 800c486:	4770      	bx	lr
 800c488:	7ff00000 	.word	0x7ff00000

0800c48c <__b2d>:
 800c48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c490:	6906      	ldr	r6, [r0, #16]
 800c492:	f100 0814 	add.w	r8, r0, #20
 800c496:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c49a:	1f37      	subs	r7, r6, #4
 800c49c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4a0:	4610      	mov	r0, r2
 800c4a2:	f7ff fd53 	bl	800bf4c <__hi0bits>
 800c4a6:	f1c0 0320 	rsb	r3, r0, #32
 800c4aa:	280a      	cmp	r0, #10
 800c4ac:	600b      	str	r3, [r1, #0]
 800c4ae:	491b      	ldr	r1, [pc, #108]	@ (800c51c <__b2d+0x90>)
 800c4b0:	dc15      	bgt.n	800c4de <__b2d+0x52>
 800c4b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c4b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c4ba:	45b8      	cmp	r8, r7
 800c4bc:	ea43 0501 	orr.w	r5, r3, r1
 800c4c0:	bf34      	ite	cc
 800c4c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c4c6:	2300      	movcs	r3, #0
 800c4c8:	3015      	adds	r0, #21
 800c4ca:	fa02 f000 	lsl.w	r0, r2, r0
 800c4ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800c4d2:	4303      	orrs	r3, r0
 800c4d4:	461c      	mov	r4, r3
 800c4d6:	ec45 4b10 	vmov	d0, r4, r5
 800c4da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4de:	45b8      	cmp	r8, r7
 800c4e0:	bf3a      	itte	cc
 800c4e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c4e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c4ea:	2300      	movcs	r3, #0
 800c4ec:	380b      	subs	r0, #11
 800c4ee:	d012      	beq.n	800c516 <__b2d+0x8a>
 800c4f0:	f1c0 0120 	rsb	r1, r0, #32
 800c4f4:	fa23 f401 	lsr.w	r4, r3, r1
 800c4f8:	4082      	lsls	r2, r0
 800c4fa:	4322      	orrs	r2, r4
 800c4fc:	4547      	cmp	r7, r8
 800c4fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c502:	bf8c      	ite	hi
 800c504:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c508:	2200      	movls	r2, #0
 800c50a:	4083      	lsls	r3, r0
 800c50c:	40ca      	lsrs	r2, r1
 800c50e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c512:	4313      	orrs	r3, r2
 800c514:	e7de      	b.n	800c4d4 <__b2d+0x48>
 800c516:	ea42 0501 	orr.w	r5, r2, r1
 800c51a:	e7db      	b.n	800c4d4 <__b2d+0x48>
 800c51c:	3ff00000 	.word	0x3ff00000

0800c520 <__d2b>:
 800c520:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c524:	460f      	mov	r7, r1
 800c526:	2101      	movs	r1, #1
 800c528:	ec59 8b10 	vmov	r8, r9, d0
 800c52c:	4616      	mov	r6, r2
 800c52e:	f7ff fc1b 	bl	800bd68 <_Balloc>
 800c532:	4604      	mov	r4, r0
 800c534:	b930      	cbnz	r0, 800c544 <__d2b+0x24>
 800c536:	4602      	mov	r2, r0
 800c538:	4b23      	ldr	r3, [pc, #140]	@ (800c5c8 <__d2b+0xa8>)
 800c53a:	4824      	ldr	r0, [pc, #144]	@ (800c5cc <__d2b+0xac>)
 800c53c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c540:	f001 fb4a 	bl	800dbd8 <__assert_func>
 800c544:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c548:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c54c:	b10d      	cbz	r5, 800c552 <__d2b+0x32>
 800c54e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c552:	9301      	str	r3, [sp, #4]
 800c554:	f1b8 0300 	subs.w	r3, r8, #0
 800c558:	d023      	beq.n	800c5a2 <__d2b+0x82>
 800c55a:	4668      	mov	r0, sp
 800c55c:	9300      	str	r3, [sp, #0]
 800c55e:	f7ff fd14 	bl	800bf8a <__lo0bits>
 800c562:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c566:	b1d0      	cbz	r0, 800c59e <__d2b+0x7e>
 800c568:	f1c0 0320 	rsb	r3, r0, #32
 800c56c:	fa02 f303 	lsl.w	r3, r2, r3
 800c570:	430b      	orrs	r3, r1
 800c572:	40c2      	lsrs	r2, r0
 800c574:	6163      	str	r3, [r4, #20]
 800c576:	9201      	str	r2, [sp, #4]
 800c578:	9b01      	ldr	r3, [sp, #4]
 800c57a:	61a3      	str	r3, [r4, #24]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	bf0c      	ite	eq
 800c580:	2201      	moveq	r2, #1
 800c582:	2202      	movne	r2, #2
 800c584:	6122      	str	r2, [r4, #16]
 800c586:	b1a5      	cbz	r5, 800c5b2 <__d2b+0x92>
 800c588:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c58c:	4405      	add	r5, r0
 800c58e:	603d      	str	r5, [r7, #0]
 800c590:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c594:	6030      	str	r0, [r6, #0]
 800c596:	4620      	mov	r0, r4
 800c598:	b003      	add	sp, #12
 800c59a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c59e:	6161      	str	r1, [r4, #20]
 800c5a0:	e7ea      	b.n	800c578 <__d2b+0x58>
 800c5a2:	a801      	add	r0, sp, #4
 800c5a4:	f7ff fcf1 	bl	800bf8a <__lo0bits>
 800c5a8:	9b01      	ldr	r3, [sp, #4]
 800c5aa:	6163      	str	r3, [r4, #20]
 800c5ac:	3020      	adds	r0, #32
 800c5ae:	2201      	movs	r2, #1
 800c5b0:	e7e8      	b.n	800c584 <__d2b+0x64>
 800c5b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c5ba:	6038      	str	r0, [r7, #0]
 800c5bc:	6918      	ldr	r0, [r3, #16]
 800c5be:	f7ff fcc5 	bl	800bf4c <__hi0bits>
 800c5c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c5c6:	e7e5      	b.n	800c594 <__d2b+0x74>
 800c5c8:	08019a59 	.word	0x08019a59
 800c5cc:	08019a6a 	.word	0x08019a6a

0800c5d0 <__ratio>:
 800c5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d4:	b085      	sub	sp, #20
 800c5d6:	e9cd 1000 	strd	r1, r0, [sp]
 800c5da:	a902      	add	r1, sp, #8
 800c5dc:	f7ff ff56 	bl	800c48c <__b2d>
 800c5e0:	9800      	ldr	r0, [sp, #0]
 800c5e2:	a903      	add	r1, sp, #12
 800c5e4:	ec55 4b10 	vmov	r4, r5, d0
 800c5e8:	f7ff ff50 	bl	800c48c <__b2d>
 800c5ec:	9b01      	ldr	r3, [sp, #4]
 800c5ee:	6919      	ldr	r1, [r3, #16]
 800c5f0:	9b00      	ldr	r3, [sp, #0]
 800c5f2:	691b      	ldr	r3, [r3, #16]
 800c5f4:	1ac9      	subs	r1, r1, r3
 800c5f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c5fa:	1a9b      	subs	r3, r3, r2
 800c5fc:	ec5b ab10 	vmov	sl, fp, d0
 800c600:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c604:	2b00      	cmp	r3, #0
 800c606:	bfce      	itee	gt
 800c608:	462a      	movgt	r2, r5
 800c60a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c60e:	465a      	movle	r2, fp
 800c610:	462f      	mov	r7, r5
 800c612:	46d9      	mov	r9, fp
 800c614:	bfcc      	ite	gt
 800c616:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c61a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c61e:	464b      	mov	r3, r9
 800c620:	4652      	mov	r2, sl
 800c622:	4620      	mov	r0, r4
 800c624:	4639      	mov	r1, r7
 800c626:	f7f4 f999 	bl	800095c <__aeabi_ddiv>
 800c62a:	ec41 0b10 	vmov	d0, r0, r1
 800c62e:	b005      	add	sp, #20
 800c630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c634 <__copybits>:
 800c634:	3901      	subs	r1, #1
 800c636:	b570      	push	{r4, r5, r6, lr}
 800c638:	1149      	asrs	r1, r1, #5
 800c63a:	6914      	ldr	r4, [r2, #16]
 800c63c:	3101      	adds	r1, #1
 800c63e:	f102 0314 	add.w	r3, r2, #20
 800c642:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c646:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c64a:	1f05      	subs	r5, r0, #4
 800c64c:	42a3      	cmp	r3, r4
 800c64e:	d30c      	bcc.n	800c66a <__copybits+0x36>
 800c650:	1aa3      	subs	r3, r4, r2
 800c652:	3b11      	subs	r3, #17
 800c654:	f023 0303 	bic.w	r3, r3, #3
 800c658:	3211      	adds	r2, #17
 800c65a:	42a2      	cmp	r2, r4
 800c65c:	bf88      	it	hi
 800c65e:	2300      	movhi	r3, #0
 800c660:	4418      	add	r0, r3
 800c662:	2300      	movs	r3, #0
 800c664:	4288      	cmp	r0, r1
 800c666:	d305      	bcc.n	800c674 <__copybits+0x40>
 800c668:	bd70      	pop	{r4, r5, r6, pc}
 800c66a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c66e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c672:	e7eb      	b.n	800c64c <__copybits+0x18>
 800c674:	f840 3b04 	str.w	r3, [r0], #4
 800c678:	e7f4      	b.n	800c664 <__copybits+0x30>

0800c67a <__any_on>:
 800c67a:	f100 0214 	add.w	r2, r0, #20
 800c67e:	6900      	ldr	r0, [r0, #16]
 800c680:	114b      	asrs	r3, r1, #5
 800c682:	4298      	cmp	r0, r3
 800c684:	b510      	push	{r4, lr}
 800c686:	db11      	blt.n	800c6ac <__any_on+0x32>
 800c688:	dd0a      	ble.n	800c6a0 <__any_on+0x26>
 800c68a:	f011 011f 	ands.w	r1, r1, #31
 800c68e:	d007      	beq.n	800c6a0 <__any_on+0x26>
 800c690:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c694:	fa24 f001 	lsr.w	r0, r4, r1
 800c698:	fa00 f101 	lsl.w	r1, r0, r1
 800c69c:	428c      	cmp	r4, r1
 800c69e:	d10b      	bne.n	800c6b8 <__any_on+0x3e>
 800c6a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6a4:	4293      	cmp	r3, r2
 800c6a6:	d803      	bhi.n	800c6b0 <__any_on+0x36>
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	bd10      	pop	{r4, pc}
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	e7f7      	b.n	800c6a0 <__any_on+0x26>
 800c6b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6b4:	2900      	cmp	r1, #0
 800c6b6:	d0f5      	beq.n	800c6a4 <__any_on+0x2a>
 800c6b8:	2001      	movs	r0, #1
 800c6ba:	e7f6      	b.n	800c6aa <__any_on+0x30>

0800c6bc <sulp>:
 800c6bc:	b570      	push	{r4, r5, r6, lr}
 800c6be:	4604      	mov	r4, r0
 800c6c0:	460d      	mov	r5, r1
 800c6c2:	ec45 4b10 	vmov	d0, r4, r5
 800c6c6:	4616      	mov	r6, r2
 800c6c8:	f7ff feba 	bl	800c440 <__ulp>
 800c6cc:	ec51 0b10 	vmov	r0, r1, d0
 800c6d0:	b17e      	cbz	r6, 800c6f2 <sulp+0x36>
 800c6d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c6d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	dd09      	ble.n	800c6f2 <sulp+0x36>
 800c6de:	051b      	lsls	r3, r3, #20
 800c6e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c6e4:	2400      	movs	r4, #0
 800c6e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c6ea:	4622      	mov	r2, r4
 800c6ec:	462b      	mov	r3, r5
 800c6ee:	f7f4 f80b 	bl	8000708 <__aeabi_dmul>
 800c6f2:	ec41 0b10 	vmov	d0, r0, r1
 800c6f6:	bd70      	pop	{r4, r5, r6, pc}

0800c6f8 <_strtod_l>:
 800c6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6fc:	b09f      	sub	sp, #124	@ 0x7c
 800c6fe:	460c      	mov	r4, r1
 800c700:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c702:	2200      	movs	r2, #0
 800c704:	921a      	str	r2, [sp, #104]	@ 0x68
 800c706:	9005      	str	r0, [sp, #20]
 800c708:	f04f 0a00 	mov.w	sl, #0
 800c70c:	f04f 0b00 	mov.w	fp, #0
 800c710:	460a      	mov	r2, r1
 800c712:	9219      	str	r2, [sp, #100]	@ 0x64
 800c714:	7811      	ldrb	r1, [r2, #0]
 800c716:	292b      	cmp	r1, #43	@ 0x2b
 800c718:	d04a      	beq.n	800c7b0 <_strtod_l+0xb8>
 800c71a:	d838      	bhi.n	800c78e <_strtod_l+0x96>
 800c71c:	290d      	cmp	r1, #13
 800c71e:	d832      	bhi.n	800c786 <_strtod_l+0x8e>
 800c720:	2908      	cmp	r1, #8
 800c722:	d832      	bhi.n	800c78a <_strtod_l+0x92>
 800c724:	2900      	cmp	r1, #0
 800c726:	d03b      	beq.n	800c7a0 <_strtod_l+0xa8>
 800c728:	2200      	movs	r2, #0
 800c72a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c72c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c72e:	782a      	ldrb	r2, [r5, #0]
 800c730:	2a30      	cmp	r2, #48	@ 0x30
 800c732:	f040 80b2 	bne.w	800c89a <_strtod_l+0x1a2>
 800c736:	786a      	ldrb	r2, [r5, #1]
 800c738:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c73c:	2a58      	cmp	r2, #88	@ 0x58
 800c73e:	d16e      	bne.n	800c81e <_strtod_l+0x126>
 800c740:	9302      	str	r3, [sp, #8]
 800c742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c744:	9301      	str	r3, [sp, #4]
 800c746:	ab1a      	add	r3, sp, #104	@ 0x68
 800c748:	9300      	str	r3, [sp, #0]
 800c74a:	4a8f      	ldr	r2, [pc, #572]	@ (800c988 <_strtod_l+0x290>)
 800c74c:	9805      	ldr	r0, [sp, #20]
 800c74e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c750:	a919      	add	r1, sp, #100	@ 0x64
 800c752:	f001 fadb 	bl	800dd0c <__gethex>
 800c756:	f010 060f 	ands.w	r6, r0, #15
 800c75a:	4604      	mov	r4, r0
 800c75c:	d005      	beq.n	800c76a <_strtod_l+0x72>
 800c75e:	2e06      	cmp	r6, #6
 800c760:	d128      	bne.n	800c7b4 <_strtod_l+0xbc>
 800c762:	3501      	adds	r5, #1
 800c764:	2300      	movs	r3, #0
 800c766:	9519      	str	r5, [sp, #100]	@ 0x64
 800c768:	930e      	str	r3, [sp, #56]	@ 0x38
 800c76a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	f040 858e 	bne.w	800d28e <_strtod_l+0xb96>
 800c772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c774:	b1cb      	cbz	r3, 800c7aa <_strtod_l+0xb2>
 800c776:	4652      	mov	r2, sl
 800c778:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c77c:	ec43 2b10 	vmov	d0, r2, r3
 800c780:	b01f      	add	sp, #124	@ 0x7c
 800c782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c786:	2920      	cmp	r1, #32
 800c788:	d1ce      	bne.n	800c728 <_strtod_l+0x30>
 800c78a:	3201      	adds	r2, #1
 800c78c:	e7c1      	b.n	800c712 <_strtod_l+0x1a>
 800c78e:	292d      	cmp	r1, #45	@ 0x2d
 800c790:	d1ca      	bne.n	800c728 <_strtod_l+0x30>
 800c792:	2101      	movs	r1, #1
 800c794:	910e      	str	r1, [sp, #56]	@ 0x38
 800c796:	1c51      	adds	r1, r2, #1
 800c798:	9119      	str	r1, [sp, #100]	@ 0x64
 800c79a:	7852      	ldrb	r2, [r2, #1]
 800c79c:	2a00      	cmp	r2, #0
 800c79e:	d1c5      	bne.n	800c72c <_strtod_l+0x34>
 800c7a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	f040 8570 	bne.w	800d28a <_strtod_l+0xb92>
 800c7aa:	4652      	mov	r2, sl
 800c7ac:	465b      	mov	r3, fp
 800c7ae:	e7e5      	b.n	800c77c <_strtod_l+0x84>
 800c7b0:	2100      	movs	r1, #0
 800c7b2:	e7ef      	b.n	800c794 <_strtod_l+0x9c>
 800c7b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c7b6:	b13a      	cbz	r2, 800c7c8 <_strtod_l+0xd0>
 800c7b8:	2135      	movs	r1, #53	@ 0x35
 800c7ba:	a81c      	add	r0, sp, #112	@ 0x70
 800c7bc:	f7ff ff3a 	bl	800c634 <__copybits>
 800c7c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7c2:	9805      	ldr	r0, [sp, #20]
 800c7c4:	f7ff fb10 	bl	800bde8 <_Bfree>
 800c7c8:	3e01      	subs	r6, #1
 800c7ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c7cc:	2e04      	cmp	r6, #4
 800c7ce:	d806      	bhi.n	800c7de <_strtod_l+0xe6>
 800c7d0:	e8df f006 	tbb	[pc, r6]
 800c7d4:	201d0314 	.word	0x201d0314
 800c7d8:	14          	.byte	0x14
 800c7d9:	00          	.byte	0x00
 800c7da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c7de:	05e1      	lsls	r1, r4, #23
 800c7e0:	bf48      	it	mi
 800c7e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c7e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c7ea:	0d1b      	lsrs	r3, r3, #20
 800c7ec:	051b      	lsls	r3, r3, #20
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d1bb      	bne.n	800c76a <_strtod_l+0x72>
 800c7f2:	f7fe fb2b 	bl	800ae4c <__errno>
 800c7f6:	2322      	movs	r3, #34	@ 0x22
 800c7f8:	6003      	str	r3, [r0, #0]
 800c7fa:	e7b6      	b.n	800c76a <_strtod_l+0x72>
 800c7fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c800:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c804:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c808:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c80c:	e7e7      	b.n	800c7de <_strtod_l+0xe6>
 800c80e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c990 <_strtod_l+0x298>
 800c812:	e7e4      	b.n	800c7de <_strtod_l+0xe6>
 800c814:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c818:	f04f 3aff 	mov.w	sl, #4294967295
 800c81c:	e7df      	b.n	800c7de <_strtod_l+0xe6>
 800c81e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c820:	1c5a      	adds	r2, r3, #1
 800c822:	9219      	str	r2, [sp, #100]	@ 0x64
 800c824:	785b      	ldrb	r3, [r3, #1]
 800c826:	2b30      	cmp	r3, #48	@ 0x30
 800c828:	d0f9      	beq.n	800c81e <_strtod_l+0x126>
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d09d      	beq.n	800c76a <_strtod_l+0x72>
 800c82e:	2301      	movs	r3, #1
 800c830:	2700      	movs	r7, #0
 800c832:	9308      	str	r3, [sp, #32]
 800c834:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c836:	930c      	str	r3, [sp, #48]	@ 0x30
 800c838:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c83a:	46b9      	mov	r9, r7
 800c83c:	220a      	movs	r2, #10
 800c83e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c840:	7805      	ldrb	r5, [r0, #0]
 800c842:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c846:	b2d9      	uxtb	r1, r3
 800c848:	2909      	cmp	r1, #9
 800c84a:	d928      	bls.n	800c89e <_strtod_l+0x1a6>
 800c84c:	494f      	ldr	r1, [pc, #316]	@ (800c98c <_strtod_l+0x294>)
 800c84e:	2201      	movs	r2, #1
 800c850:	f7fe faa0 	bl	800ad94 <strncmp>
 800c854:	2800      	cmp	r0, #0
 800c856:	d032      	beq.n	800c8be <_strtod_l+0x1c6>
 800c858:	2000      	movs	r0, #0
 800c85a:	462a      	mov	r2, r5
 800c85c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c85e:	464d      	mov	r5, r9
 800c860:	4603      	mov	r3, r0
 800c862:	2a65      	cmp	r2, #101	@ 0x65
 800c864:	d001      	beq.n	800c86a <_strtod_l+0x172>
 800c866:	2a45      	cmp	r2, #69	@ 0x45
 800c868:	d114      	bne.n	800c894 <_strtod_l+0x19c>
 800c86a:	b91d      	cbnz	r5, 800c874 <_strtod_l+0x17c>
 800c86c:	9a08      	ldr	r2, [sp, #32]
 800c86e:	4302      	orrs	r2, r0
 800c870:	d096      	beq.n	800c7a0 <_strtod_l+0xa8>
 800c872:	2500      	movs	r5, #0
 800c874:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c876:	1c62      	adds	r2, r4, #1
 800c878:	9219      	str	r2, [sp, #100]	@ 0x64
 800c87a:	7862      	ldrb	r2, [r4, #1]
 800c87c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c87e:	d07a      	beq.n	800c976 <_strtod_l+0x27e>
 800c880:	2a2d      	cmp	r2, #45	@ 0x2d
 800c882:	d07e      	beq.n	800c982 <_strtod_l+0x28a>
 800c884:	f04f 0c00 	mov.w	ip, #0
 800c888:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c88c:	2909      	cmp	r1, #9
 800c88e:	f240 8085 	bls.w	800c99c <_strtod_l+0x2a4>
 800c892:	9419      	str	r4, [sp, #100]	@ 0x64
 800c894:	f04f 0800 	mov.w	r8, #0
 800c898:	e0a5      	b.n	800c9e6 <_strtod_l+0x2ee>
 800c89a:	2300      	movs	r3, #0
 800c89c:	e7c8      	b.n	800c830 <_strtod_l+0x138>
 800c89e:	f1b9 0f08 	cmp.w	r9, #8
 800c8a2:	bfd8      	it	le
 800c8a4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c8a6:	f100 0001 	add.w	r0, r0, #1
 800c8aa:	bfda      	itte	le
 800c8ac:	fb02 3301 	mlale	r3, r2, r1, r3
 800c8b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c8b2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c8b6:	f109 0901 	add.w	r9, r9, #1
 800c8ba:	9019      	str	r0, [sp, #100]	@ 0x64
 800c8bc:	e7bf      	b.n	800c83e <_strtod_l+0x146>
 800c8be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8c0:	1c5a      	adds	r2, r3, #1
 800c8c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8c4:	785a      	ldrb	r2, [r3, #1]
 800c8c6:	f1b9 0f00 	cmp.w	r9, #0
 800c8ca:	d03b      	beq.n	800c944 <_strtod_l+0x24c>
 800c8cc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c8ce:	464d      	mov	r5, r9
 800c8d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c8d4:	2b09      	cmp	r3, #9
 800c8d6:	d912      	bls.n	800c8fe <_strtod_l+0x206>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e7c2      	b.n	800c862 <_strtod_l+0x16a>
 800c8dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8de:	1c5a      	adds	r2, r3, #1
 800c8e0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8e2:	785a      	ldrb	r2, [r3, #1]
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	2a30      	cmp	r2, #48	@ 0x30
 800c8e8:	d0f8      	beq.n	800c8dc <_strtod_l+0x1e4>
 800c8ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c8ee:	2b08      	cmp	r3, #8
 800c8f0:	f200 84d2 	bhi.w	800d298 <_strtod_l+0xba0>
 800c8f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8f6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c8f8:	2000      	movs	r0, #0
 800c8fa:	930c      	str	r3, [sp, #48]	@ 0x30
 800c8fc:	4605      	mov	r5, r0
 800c8fe:	3a30      	subs	r2, #48	@ 0x30
 800c900:	f100 0301 	add.w	r3, r0, #1
 800c904:	d018      	beq.n	800c938 <_strtod_l+0x240>
 800c906:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c908:	4419      	add	r1, r3
 800c90a:	910a      	str	r1, [sp, #40]	@ 0x28
 800c90c:	462e      	mov	r6, r5
 800c90e:	f04f 0e0a 	mov.w	lr, #10
 800c912:	1c71      	adds	r1, r6, #1
 800c914:	eba1 0c05 	sub.w	ip, r1, r5
 800c918:	4563      	cmp	r3, ip
 800c91a:	dc15      	bgt.n	800c948 <_strtod_l+0x250>
 800c91c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c920:	182b      	adds	r3, r5, r0
 800c922:	2b08      	cmp	r3, #8
 800c924:	f105 0501 	add.w	r5, r5, #1
 800c928:	4405      	add	r5, r0
 800c92a:	dc1a      	bgt.n	800c962 <_strtod_l+0x26a>
 800c92c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c92e:	230a      	movs	r3, #10
 800c930:	fb03 2301 	mla	r3, r3, r1, r2
 800c934:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c936:	2300      	movs	r3, #0
 800c938:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c93a:	1c51      	adds	r1, r2, #1
 800c93c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c93e:	7852      	ldrb	r2, [r2, #1]
 800c940:	4618      	mov	r0, r3
 800c942:	e7c5      	b.n	800c8d0 <_strtod_l+0x1d8>
 800c944:	4648      	mov	r0, r9
 800c946:	e7ce      	b.n	800c8e6 <_strtod_l+0x1ee>
 800c948:	2e08      	cmp	r6, #8
 800c94a:	dc05      	bgt.n	800c958 <_strtod_l+0x260>
 800c94c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c94e:	fb0e f606 	mul.w	r6, lr, r6
 800c952:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c954:	460e      	mov	r6, r1
 800c956:	e7dc      	b.n	800c912 <_strtod_l+0x21a>
 800c958:	2910      	cmp	r1, #16
 800c95a:	bfd8      	it	le
 800c95c:	fb0e f707 	mulle.w	r7, lr, r7
 800c960:	e7f8      	b.n	800c954 <_strtod_l+0x25c>
 800c962:	2b0f      	cmp	r3, #15
 800c964:	bfdc      	itt	le
 800c966:	230a      	movle	r3, #10
 800c968:	fb03 2707 	mlale	r7, r3, r7, r2
 800c96c:	e7e3      	b.n	800c936 <_strtod_l+0x23e>
 800c96e:	2300      	movs	r3, #0
 800c970:	930a      	str	r3, [sp, #40]	@ 0x28
 800c972:	2301      	movs	r3, #1
 800c974:	e77a      	b.n	800c86c <_strtod_l+0x174>
 800c976:	f04f 0c00 	mov.w	ip, #0
 800c97a:	1ca2      	adds	r2, r4, #2
 800c97c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c97e:	78a2      	ldrb	r2, [r4, #2]
 800c980:	e782      	b.n	800c888 <_strtod_l+0x190>
 800c982:	f04f 0c01 	mov.w	ip, #1
 800c986:	e7f8      	b.n	800c97a <_strtod_l+0x282>
 800c988:	08019c8c 	.word	0x08019c8c
 800c98c:	08019ac3 	.word	0x08019ac3
 800c990:	7ff00000 	.word	0x7ff00000
 800c994:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c996:	1c51      	adds	r1, r2, #1
 800c998:	9119      	str	r1, [sp, #100]	@ 0x64
 800c99a:	7852      	ldrb	r2, [r2, #1]
 800c99c:	2a30      	cmp	r2, #48	@ 0x30
 800c99e:	d0f9      	beq.n	800c994 <_strtod_l+0x29c>
 800c9a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c9a4:	2908      	cmp	r1, #8
 800c9a6:	f63f af75 	bhi.w	800c894 <_strtod_l+0x19c>
 800c9aa:	3a30      	subs	r2, #48	@ 0x30
 800c9ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c9b2:	f04f 080a 	mov.w	r8, #10
 800c9b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9b8:	1c56      	adds	r6, r2, #1
 800c9ba:	9619      	str	r6, [sp, #100]	@ 0x64
 800c9bc:	7852      	ldrb	r2, [r2, #1]
 800c9be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c9c2:	f1be 0f09 	cmp.w	lr, #9
 800c9c6:	d939      	bls.n	800ca3c <_strtod_l+0x344>
 800c9c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c9ca:	1a76      	subs	r6, r6, r1
 800c9cc:	2e08      	cmp	r6, #8
 800c9ce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c9d2:	dc03      	bgt.n	800c9dc <_strtod_l+0x2e4>
 800c9d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9d6:	4588      	cmp	r8, r1
 800c9d8:	bfa8      	it	ge
 800c9da:	4688      	movge	r8, r1
 800c9dc:	f1bc 0f00 	cmp.w	ip, #0
 800c9e0:	d001      	beq.n	800c9e6 <_strtod_l+0x2ee>
 800c9e2:	f1c8 0800 	rsb	r8, r8, #0
 800c9e6:	2d00      	cmp	r5, #0
 800c9e8:	d14e      	bne.n	800ca88 <_strtod_l+0x390>
 800c9ea:	9908      	ldr	r1, [sp, #32]
 800c9ec:	4308      	orrs	r0, r1
 800c9ee:	f47f aebc 	bne.w	800c76a <_strtod_l+0x72>
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	f47f aed4 	bne.w	800c7a0 <_strtod_l+0xa8>
 800c9f8:	2a69      	cmp	r2, #105	@ 0x69
 800c9fa:	d028      	beq.n	800ca4e <_strtod_l+0x356>
 800c9fc:	dc25      	bgt.n	800ca4a <_strtod_l+0x352>
 800c9fe:	2a49      	cmp	r2, #73	@ 0x49
 800ca00:	d025      	beq.n	800ca4e <_strtod_l+0x356>
 800ca02:	2a4e      	cmp	r2, #78	@ 0x4e
 800ca04:	f47f aecc 	bne.w	800c7a0 <_strtod_l+0xa8>
 800ca08:	499a      	ldr	r1, [pc, #616]	@ (800cc74 <_strtod_l+0x57c>)
 800ca0a:	a819      	add	r0, sp, #100	@ 0x64
 800ca0c:	f001 fba0 	bl	800e150 <__match>
 800ca10:	2800      	cmp	r0, #0
 800ca12:	f43f aec5 	beq.w	800c7a0 <_strtod_l+0xa8>
 800ca16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	2b28      	cmp	r3, #40	@ 0x28
 800ca1c:	d12e      	bne.n	800ca7c <_strtod_l+0x384>
 800ca1e:	4996      	ldr	r1, [pc, #600]	@ (800cc78 <_strtod_l+0x580>)
 800ca20:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca22:	a819      	add	r0, sp, #100	@ 0x64
 800ca24:	f001 fba8 	bl	800e178 <__hexnan>
 800ca28:	2805      	cmp	r0, #5
 800ca2a:	d127      	bne.n	800ca7c <_strtod_l+0x384>
 800ca2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca2e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ca32:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ca36:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ca3a:	e696      	b.n	800c76a <_strtod_l+0x72>
 800ca3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca3e:	fb08 2101 	mla	r1, r8, r1, r2
 800ca42:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ca46:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca48:	e7b5      	b.n	800c9b6 <_strtod_l+0x2be>
 800ca4a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ca4c:	e7da      	b.n	800ca04 <_strtod_l+0x30c>
 800ca4e:	498b      	ldr	r1, [pc, #556]	@ (800cc7c <_strtod_l+0x584>)
 800ca50:	a819      	add	r0, sp, #100	@ 0x64
 800ca52:	f001 fb7d 	bl	800e150 <__match>
 800ca56:	2800      	cmp	r0, #0
 800ca58:	f43f aea2 	beq.w	800c7a0 <_strtod_l+0xa8>
 800ca5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca5e:	4988      	ldr	r1, [pc, #544]	@ (800cc80 <_strtod_l+0x588>)
 800ca60:	3b01      	subs	r3, #1
 800ca62:	a819      	add	r0, sp, #100	@ 0x64
 800ca64:	9319      	str	r3, [sp, #100]	@ 0x64
 800ca66:	f001 fb73 	bl	800e150 <__match>
 800ca6a:	b910      	cbnz	r0, 800ca72 <_strtod_l+0x37a>
 800ca6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca6e:	3301      	adds	r3, #1
 800ca70:	9319      	str	r3, [sp, #100]	@ 0x64
 800ca72:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800cc90 <_strtod_l+0x598>
 800ca76:	f04f 0a00 	mov.w	sl, #0
 800ca7a:	e676      	b.n	800c76a <_strtod_l+0x72>
 800ca7c:	4881      	ldr	r0, [pc, #516]	@ (800cc84 <_strtod_l+0x58c>)
 800ca7e:	f001 f8a3 	bl	800dbc8 <nan>
 800ca82:	ec5b ab10 	vmov	sl, fp, d0
 800ca86:	e670      	b.n	800c76a <_strtod_l+0x72>
 800ca88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca8a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ca8c:	eba8 0303 	sub.w	r3, r8, r3
 800ca90:	f1b9 0f00 	cmp.w	r9, #0
 800ca94:	bf08      	it	eq
 800ca96:	46a9      	moveq	r9, r5
 800ca98:	2d10      	cmp	r5, #16
 800ca9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca9c:	462c      	mov	r4, r5
 800ca9e:	bfa8      	it	ge
 800caa0:	2410      	movge	r4, #16
 800caa2:	f7f3 fdb7 	bl	8000614 <__aeabi_ui2d>
 800caa6:	2d09      	cmp	r5, #9
 800caa8:	4682      	mov	sl, r0
 800caaa:	468b      	mov	fp, r1
 800caac:	dc13      	bgt.n	800cad6 <_strtod_l+0x3de>
 800caae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	f43f ae5a 	beq.w	800c76a <_strtod_l+0x72>
 800cab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab8:	dd78      	ble.n	800cbac <_strtod_l+0x4b4>
 800caba:	2b16      	cmp	r3, #22
 800cabc:	dc5f      	bgt.n	800cb7e <_strtod_l+0x486>
 800cabe:	4972      	ldr	r1, [pc, #456]	@ (800cc88 <_strtod_l+0x590>)
 800cac0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cac8:	4652      	mov	r2, sl
 800caca:	465b      	mov	r3, fp
 800cacc:	f7f3 fe1c 	bl	8000708 <__aeabi_dmul>
 800cad0:	4682      	mov	sl, r0
 800cad2:	468b      	mov	fp, r1
 800cad4:	e649      	b.n	800c76a <_strtod_l+0x72>
 800cad6:	4b6c      	ldr	r3, [pc, #432]	@ (800cc88 <_strtod_l+0x590>)
 800cad8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cadc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cae0:	f7f3 fe12 	bl	8000708 <__aeabi_dmul>
 800cae4:	4682      	mov	sl, r0
 800cae6:	4638      	mov	r0, r7
 800cae8:	468b      	mov	fp, r1
 800caea:	f7f3 fd93 	bl	8000614 <__aeabi_ui2d>
 800caee:	4602      	mov	r2, r0
 800caf0:	460b      	mov	r3, r1
 800caf2:	4650      	mov	r0, sl
 800caf4:	4659      	mov	r1, fp
 800caf6:	f7f3 fc51 	bl	800039c <__adddf3>
 800cafa:	2d0f      	cmp	r5, #15
 800cafc:	4682      	mov	sl, r0
 800cafe:	468b      	mov	fp, r1
 800cb00:	ddd5      	ble.n	800caae <_strtod_l+0x3b6>
 800cb02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb04:	1b2c      	subs	r4, r5, r4
 800cb06:	441c      	add	r4, r3
 800cb08:	2c00      	cmp	r4, #0
 800cb0a:	f340 8093 	ble.w	800cc34 <_strtod_l+0x53c>
 800cb0e:	f014 030f 	ands.w	r3, r4, #15
 800cb12:	d00a      	beq.n	800cb2a <_strtod_l+0x432>
 800cb14:	495c      	ldr	r1, [pc, #368]	@ (800cc88 <_strtod_l+0x590>)
 800cb16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb1a:	4652      	mov	r2, sl
 800cb1c:	465b      	mov	r3, fp
 800cb1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb22:	f7f3 fdf1 	bl	8000708 <__aeabi_dmul>
 800cb26:	4682      	mov	sl, r0
 800cb28:	468b      	mov	fp, r1
 800cb2a:	f034 040f 	bics.w	r4, r4, #15
 800cb2e:	d073      	beq.n	800cc18 <_strtod_l+0x520>
 800cb30:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cb34:	dd49      	ble.n	800cbca <_strtod_l+0x4d2>
 800cb36:	2400      	movs	r4, #0
 800cb38:	46a0      	mov	r8, r4
 800cb3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb3c:	46a1      	mov	r9, r4
 800cb3e:	9a05      	ldr	r2, [sp, #20]
 800cb40:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800cc90 <_strtod_l+0x598>
 800cb44:	2322      	movs	r3, #34	@ 0x22
 800cb46:	6013      	str	r3, [r2, #0]
 800cb48:	f04f 0a00 	mov.w	sl, #0
 800cb4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	f43f ae0b 	beq.w	800c76a <_strtod_l+0x72>
 800cb54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb56:	9805      	ldr	r0, [sp, #20]
 800cb58:	f7ff f946 	bl	800bde8 <_Bfree>
 800cb5c:	9805      	ldr	r0, [sp, #20]
 800cb5e:	4649      	mov	r1, r9
 800cb60:	f7ff f942 	bl	800bde8 <_Bfree>
 800cb64:	9805      	ldr	r0, [sp, #20]
 800cb66:	4641      	mov	r1, r8
 800cb68:	f7ff f93e 	bl	800bde8 <_Bfree>
 800cb6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb6e:	9805      	ldr	r0, [sp, #20]
 800cb70:	f7ff f93a 	bl	800bde8 <_Bfree>
 800cb74:	9805      	ldr	r0, [sp, #20]
 800cb76:	4621      	mov	r1, r4
 800cb78:	f7ff f936 	bl	800bde8 <_Bfree>
 800cb7c:	e5f5      	b.n	800c76a <_strtod_l+0x72>
 800cb7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb80:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cb84:	4293      	cmp	r3, r2
 800cb86:	dbbc      	blt.n	800cb02 <_strtod_l+0x40a>
 800cb88:	4c3f      	ldr	r4, [pc, #252]	@ (800cc88 <_strtod_l+0x590>)
 800cb8a:	f1c5 050f 	rsb	r5, r5, #15
 800cb8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cb92:	4652      	mov	r2, sl
 800cb94:	465b      	mov	r3, fp
 800cb96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb9a:	f7f3 fdb5 	bl	8000708 <__aeabi_dmul>
 800cb9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cba0:	1b5d      	subs	r5, r3, r5
 800cba2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cba6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cbaa:	e78f      	b.n	800cacc <_strtod_l+0x3d4>
 800cbac:	3316      	adds	r3, #22
 800cbae:	dba8      	blt.n	800cb02 <_strtod_l+0x40a>
 800cbb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbb2:	eba3 0808 	sub.w	r8, r3, r8
 800cbb6:	4b34      	ldr	r3, [pc, #208]	@ (800cc88 <_strtod_l+0x590>)
 800cbb8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cbbc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cbc0:	4650      	mov	r0, sl
 800cbc2:	4659      	mov	r1, fp
 800cbc4:	f7f3 feca 	bl	800095c <__aeabi_ddiv>
 800cbc8:	e782      	b.n	800cad0 <_strtod_l+0x3d8>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	4f2f      	ldr	r7, [pc, #188]	@ (800cc8c <_strtod_l+0x594>)
 800cbce:	1124      	asrs	r4, r4, #4
 800cbd0:	4650      	mov	r0, sl
 800cbd2:	4659      	mov	r1, fp
 800cbd4:	461e      	mov	r6, r3
 800cbd6:	2c01      	cmp	r4, #1
 800cbd8:	dc21      	bgt.n	800cc1e <_strtod_l+0x526>
 800cbda:	b10b      	cbz	r3, 800cbe0 <_strtod_l+0x4e8>
 800cbdc:	4682      	mov	sl, r0
 800cbde:	468b      	mov	fp, r1
 800cbe0:	492a      	ldr	r1, [pc, #168]	@ (800cc8c <_strtod_l+0x594>)
 800cbe2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cbe6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cbea:	4652      	mov	r2, sl
 800cbec:	465b      	mov	r3, fp
 800cbee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbf2:	f7f3 fd89 	bl	8000708 <__aeabi_dmul>
 800cbf6:	4b26      	ldr	r3, [pc, #152]	@ (800cc90 <_strtod_l+0x598>)
 800cbf8:	460a      	mov	r2, r1
 800cbfa:	400b      	ands	r3, r1
 800cbfc:	4925      	ldr	r1, [pc, #148]	@ (800cc94 <_strtod_l+0x59c>)
 800cbfe:	428b      	cmp	r3, r1
 800cc00:	4682      	mov	sl, r0
 800cc02:	d898      	bhi.n	800cb36 <_strtod_l+0x43e>
 800cc04:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cc08:	428b      	cmp	r3, r1
 800cc0a:	bf86      	itte	hi
 800cc0c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800cc98 <_strtod_l+0x5a0>
 800cc10:	f04f 3aff 	movhi.w	sl, #4294967295
 800cc14:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cc18:	2300      	movs	r3, #0
 800cc1a:	9308      	str	r3, [sp, #32]
 800cc1c:	e076      	b.n	800cd0c <_strtod_l+0x614>
 800cc1e:	07e2      	lsls	r2, r4, #31
 800cc20:	d504      	bpl.n	800cc2c <_strtod_l+0x534>
 800cc22:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc26:	f7f3 fd6f 	bl	8000708 <__aeabi_dmul>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	3601      	adds	r6, #1
 800cc2e:	1064      	asrs	r4, r4, #1
 800cc30:	3708      	adds	r7, #8
 800cc32:	e7d0      	b.n	800cbd6 <_strtod_l+0x4de>
 800cc34:	d0f0      	beq.n	800cc18 <_strtod_l+0x520>
 800cc36:	4264      	negs	r4, r4
 800cc38:	f014 020f 	ands.w	r2, r4, #15
 800cc3c:	d00a      	beq.n	800cc54 <_strtod_l+0x55c>
 800cc3e:	4b12      	ldr	r3, [pc, #72]	@ (800cc88 <_strtod_l+0x590>)
 800cc40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc44:	4650      	mov	r0, sl
 800cc46:	4659      	mov	r1, fp
 800cc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4c:	f7f3 fe86 	bl	800095c <__aeabi_ddiv>
 800cc50:	4682      	mov	sl, r0
 800cc52:	468b      	mov	fp, r1
 800cc54:	1124      	asrs	r4, r4, #4
 800cc56:	d0df      	beq.n	800cc18 <_strtod_l+0x520>
 800cc58:	2c1f      	cmp	r4, #31
 800cc5a:	dd1f      	ble.n	800cc9c <_strtod_l+0x5a4>
 800cc5c:	2400      	movs	r4, #0
 800cc5e:	46a0      	mov	r8, r4
 800cc60:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc62:	46a1      	mov	r9, r4
 800cc64:	9a05      	ldr	r2, [sp, #20]
 800cc66:	2322      	movs	r3, #34	@ 0x22
 800cc68:	f04f 0a00 	mov.w	sl, #0
 800cc6c:	f04f 0b00 	mov.w	fp, #0
 800cc70:	6013      	str	r3, [r2, #0]
 800cc72:	e76b      	b.n	800cb4c <_strtod_l+0x454>
 800cc74:	080199b1 	.word	0x080199b1
 800cc78:	08019c78 	.word	0x08019c78
 800cc7c:	080199a9 	.word	0x080199a9
 800cc80:	080199e0 	.word	0x080199e0
 800cc84:	08019b19 	.word	0x08019b19
 800cc88:	08019bb0 	.word	0x08019bb0
 800cc8c:	08019b88 	.word	0x08019b88
 800cc90:	7ff00000 	.word	0x7ff00000
 800cc94:	7ca00000 	.word	0x7ca00000
 800cc98:	7fefffff 	.word	0x7fefffff
 800cc9c:	f014 0310 	ands.w	r3, r4, #16
 800cca0:	bf18      	it	ne
 800cca2:	236a      	movne	r3, #106	@ 0x6a
 800cca4:	4ea9      	ldr	r6, [pc, #676]	@ (800cf4c <_strtod_l+0x854>)
 800cca6:	9308      	str	r3, [sp, #32]
 800cca8:	4650      	mov	r0, sl
 800ccaa:	4659      	mov	r1, fp
 800ccac:	2300      	movs	r3, #0
 800ccae:	07e7      	lsls	r7, r4, #31
 800ccb0:	d504      	bpl.n	800ccbc <_strtod_l+0x5c4>
 800ccb2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ccb6:	f7f3 fd27 	bl	8000708 <__aeabi_dmul>
 800ccba:	2301      	movs	r3, #1
 800ccbc:	1064      	asrs	r4, r4, #1
 800ccbe:	f106 0608 	add.w	r6, r6, #8
 800ccc2:	d1f4      	bne.n	800ccae <_strtod_l+0x5b6>
 800ccc4:	b10b      	cbz	r3, 800ccca <_strtod_l+0x5d2>
 800ccc6:	4682      	mov	sl, r0
 800ccc8:	468b      	mov	fp, r1
 800ccca:	9b08      	ldr	r3, [sp, #32]
 800cccc:	b1b3      	cbz	r3, 800ccfc <_strtod_l+0x604>
 800ccce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ccd2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	4659      	mov	r1, fp
 800ccda:	dd0f      	ble.n	800ccfc <_strtod_l+0x604>
 800ccdc:	2b1f      	cmp	r3, #31
 800ccde:	dd56      	ble.n	800cd8e <_strtod_l+0x696>
 800cce0:	2b34      	cmp	r3, #52	@ 0x34
 800cce2:	bfde      	ittt	le
 800cce4:	f04f 33ff 	movle.w	r3, #4294967295
 800cce8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ccec:	4093      	lslle	r3, r2
 800ccee:	f04f 0a00 	mov.w	sl, #0
 800ccf2:	bfcc      	ite	gt
 800ccf4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ccf8:	ea03 0b01 	andle.w	fp, r3, r1
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	2300      	movs	r3, #0
 800cd00:	4650      	mov	r0, sl
 800cd02:	4659      	mov	r1, fp
 800cd04:	f7f3 ff68 	bl	8000bd8 <__aeabi_dcmpeq>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d1a7      	bne.n	800cc5c <_strtod_l+0x564>
 800cd0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd0e:	9300      	str	r3, [sp, #0]
 800cd10:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cd12:	9805      	ldr	r0, [sp, #20]
 800cd14:	462b      	mov	r3, r5
 800cd16:	464a      	mov	r2, r9
 800cd18:	f7ff f8ce 	bl	800beb8 <__s2b>
 800cd1c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	f43f af09 	beq.w	800cb36 <_strtod_l+0x43e>
 800cd24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd28:	2a00      	cmp	r2, #0
 800cd2a:	eba3 0308 	sub.w	r3, r3, r8
 800cd2e:	bfa8      	it	ge
 800cd30:	2300      	movge	r3, #0
 800cd32:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd34:	2400      	movs	r4, #0
 800cd36:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cd3a:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd3c:	46a0      	mov	r8, r4
 800cd3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd40:	9805      	ldr	r0, [sp, #20]
 800cd42:	6859      	ldr	r1, [r3, #4]
 800cd44:	f7ff f810 	bl	800bd68 <_Balloc>
 800cd48:	4681      	mov	r9, r0
 800cd4a:	2800      	cmp	r0, #0
 800cd4c:	f43f aef7 	beq.w	800cb3e <_strtod_l+0x446>
 800cd50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd52:	691a      	ldr	r2, [r3, #16]
 800cd54:	3202      	adds	r2, #2
 800cd56:	f103 010c 	add.w	r1, r3, #12
 800cd5a:	0092      	lsls	r2, r2, #2
 800cd5c:	300c      	adds	r0, #12
 800cd5e:	f000 ff25 	bl	800dbac <memcpy>
 800cd62:	ec4b ab10 	vmov	d0, sl, fp
 800cd66:	9805      	ldr	r0, [sp, #20]
 800cd68:	aa1c      	add	r2, sp, #112	@ 0x70
 800cd6a:	a91b      	add	r1, sp, #108	@ 0x6c
 800cd6c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cd70:	f7ff fbd6 	bl	800c520 <__d2b>
 800cd74:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd76:	2800      	cmp	r0, #0
 800cd78:	f43f aee1 	beq.w	800cb3e <_strtod_l+0x446>
 800cd7c:	9805      	ldr	r0, [sp, #20]
 800cd7e:	2101      	movs	r1, #1
 800cd80:	f7ff f930 	bl	800bfe4 <__i2b>
 800cd84:	4680      	mov	r8, r0
 800cd86:	b948      	cbnz	r0, 800cd9c <_strtod_l+0x6a4>
 800cd88:	f04f 0800 	mov.w	r8, #0
 800cd8c:	e6d7      	b.n	800cb3e <_strtod_l+0x446>
 800cd8e:	f04f 32ff 	mov.w	r2, #4294967295
 800cd92:	fa02 f303 	lsl.w	r3, r2, r3
 800cd96:	ea03 0a0a 	and.w	sl, r3, sl
 800cd9a:	e7af      	b.n	800ccfc <_strtod_l+0x604>
 800cd9c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cd9e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cda0:	2d00      	cmp	r5, #0
 800cda2:	bfab      	itete	ge
 800cda4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cda6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cda8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cdaa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cdac:	bfac      	ite	ge
 800cdae:	18ef      	addge	r7, r5, r3
 800cdb0:	1b5e      	sublt	r6, r3, r5
 800cdb2:	9b08      	ldr	r3, [sp, #32]
 800cdb4:	1aed      	subs	r5, r5, r3
 800cdb6:	4415      	add	r5, r2
 800cdb8:	4b65      	ldr	r3, [pc, #404]	@ (800cf50 <_strtod_l+0x858>)
 800cdba:	3d01      	subs	r5, #1
 800cdbc:	429d      	cmp	r5, r3
 800cdbe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cdc2:	da50      	bge.n	800ce66 <_strtod_l+0x76e>
 800cdc4:	1b5b      	subs	r3, r3, r5
 800cdc6:	2b1f      	cmp	r3, #31
 800cdc8:	eba2 0203 	sub.w	r2, r2, r3
 800cdcc:	f04f 0101 	mov.w	r1, #1
 800cdd0:	dc3d      	bgt.n	800ce4e <_strtod_l+0x756>
 800cdd2:	fa01 f303 	lsl.w	r3, r1, r3
 800cdd6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cdd8:	2300      	movs	r3, #0
 800cdda:	9310      	str	r3, [sp, #64]	@ 0x40
 800cddc:	18bd      	adds	r5, r7, r2
 800cdde:	9b08      	ldr	r3, [sp, #32]
 800cde0:	42af      	cmp	r7, r5
 800cde2:	4416      	add	r6, r2
 800cde4:	441e      	add	r6, r3
 800cde6:	463b      	mov	r3, r7
 800cde8:	bfa8      	it	ge
 800cdea:	462b      	movge	r3, r5
 800cdec:	42b3      	cmp	r3, r6
 800cdee:	bfa8      	it	ge
 800cdf0:	4633      	movge	r3, r6
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	bfc2      	ittt	gt
 800cdf6:	1aed      	subgt	r5, r5, r3
 800cdf8:	1af6      	subgt	r6, r6, r3
 800cdfa:	1aff      	subgt	r7, r7, r3
 800cdfc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	dd16      	ble.n	800ce30 <_strtod_l+0x738>
 800ce02:	4641      	mov	r1, r8
 800ce04:	9805      	ldr	r0, [sp, #20]
 800ce06:	461a      	mov	r2, r3
 800ce08:	f7ff f9a4 	bl	800c154 <__pow5mult>
 800ce0c:	4680      	mov	r8, r0
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d0ba      	beq.n	800cd88 <_strtod_l+0x690>
 800ce12:	4601      	mov	r1, r0
 800ce14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ce16:	9805      	ldr	r0, [sp, #20]
 800ce18:	f7ff f8fa 	bl	800c010 <__multiply>
 800ce1c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ce1e:	2800      	cmp	r0, #0
 800ce20:	f43f ae8d 	beq.w	800cb3e <_strtod_l+0x446>
 800ce24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce26:	9805      	ldr	r0, [sp, #20]
 800ce28:	f7fe ffde 	bl	800bde8 <_Bfree>
 800ce2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce2e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce30:	2d00      	cmp	r5, #0
 800ce32:	dc1d      	bgt.n	800ce70 <_strtod_l+0x778>
 800ce34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	dd23      	ble.n	800ce82 <_strtod_l+0x78a>
 800ce3a:	4649      	mov	r1, r9
 800ce3c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ce3e:	9805      	ldr	r0, [sp, #20]
 800ce40:	f7ff f988 	bl	800c154 <__pow5mult>
 800ce44:	4681      	mov	r9, r0
 800ce46:	b9e0      	cbnz	r0, 800ce82 <_strtod_l+0x78a>
 800ce48:	f04f 0900 	mov.w	r9, #0
 800ce4c:	e677      	b.n	800cb3e <_strtod_l+0x446>
 800ce4e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ce52:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ce56:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ce5a:	35e2      	adds	r5, #226	@ 0xe2
 800ce5c:	fa01 f305 	lsl.w	r3, r1, r5
 800ce60:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce62:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ce64:	e7ba      	b.n	800cddc <_strtod_l+0x6e4>
 800ce66:	2300      	movs	r3, #0
 800ce68:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce6e:	e7b5      	b.n	800cddc <_strtod_l+0x6e4>
 800ce70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce72:	9805      	ldr	r0, [sp, #20]
 800ce74:	462a      	mov	r2, r5
 800ce76:	f7ff f9c7 	bl	800c208 <__lshift>
 800ce7a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d1d9      	bne.n	800ce34 <_strtod_l+0x73c>
 800ce80:	e65d      	b.n	800cb3e <_strtod_l+0x446>
 800ce82:	2e00      	cmp	r6, #0
 800ce84:	dd07      	ble.n	800ce96 <_strtod_l+0x79e>
 800ce86:	4649      	mov	r1, r9
 800ce88:	9805      	ldr	r0, [sp, #20]
 800ce8a:	4632      	mov	r2, r6
 800ce8c:	f7ff f9bc 	bl	800c208 <__lshift>
 800ce90:	4681      	mov	r9, r0
 800ce92:	2800      	cmp	r0, #0
 800ce94:	d0d8      	beq.n	800ce48 <_strtod_l+0x750>
 800ce96:	2f00      	cmp	r7, #0
 800ce98:	dd08      	ble.n	800ceac <_strtod_l+0x7b4>
 800ce9a:	4641      	mov	r1, r8
 800ce9c:	9805      	ldr	r0, [sp, #20]
 800ce9e:	463a      	mov	r2, r7
 800cea0:	f7ff f9b2 	bl	800c208 <__lshift>
 800cea4:	4680      	mov	r8, r0
 800cea6:	2800      	cmp	r0, #0
 800cea8:	f43f ae49 	beq.w	800cb3e <_strtod_l+0x446>
 800ceac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceae:	9805      	ldr	r0, [sp, #20]
 800ceb0:	464a      	mov	r2, r9
 800ceb2:	f7ff fa31 	bl	800c318 <__mdiff>
 800ceb6:	4604      	mov	r4, r0
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	f43f ae40 	beq.w	800cb3e <_strtod_l+0x446>
 800cebe:	68c3      	ldr	r3, [r0, #12]
 800cec0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cec2:	2300      	movs	r3, #0
 800cec4:	60c3      	str	r3, [r0, #12]
 800cec6:	4641      	mov	r1, r8
 800cec8:	f7ff fa0a 	bl	800c2e0 <__mcmp>
 800cecc:	2800      	cmp	r0, #0
 800cece:	da45      	bge.n	800cf5c <_strtod_l+0x864>
 800ced0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ced2:	ea53 030a 	orrs.w	r3, r3, sl
 800ced6:	d16b      	bne.n	800cfb0 <_strtod_l+0x8b8>
 800ced8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d167      	bne.n	800cfb0 <_strtod_l+0x8b8>
 800cee0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cee4:	0d1b      	lsrs	r3, r3, #20
 800cee6:	051b      	lsls	r3, r3, #20
 800cee8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ceec:	d960      	bls.n	800cfb0 <_strtod_l+0x8b8>
 800ceee:	6963      	ldr	r3, [r4, #20]
 800cef0:	b913      	cbnz	r3, 800cef8 <_strtod_l+0x800>
 800cef2:	6923      	ldr	r3, [r4, #16]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	dd5b      	ble.n	800cfb0 <_strtod_l+0x8b8>
 800cef8:	4621      	mov	r1, r4
 800cefa:	2201      	movs	r2, #1
 800cefc:	9805      	ldr	r0, [sp, #20]
 800cefe:	f7ff f983 	bl	800c208 <__lshift>
 800cf02:	4641      	mov	r1, r8
 800cf04:	4604      	mov	r4, r0
 800cf06:	f7ff f9eb 	bl	800c2e0 <__mcmp>
 800cf0a:	2800      	cmp	r0, #0
 800cf0c:	dd50      	ble.n	800cfb0 <_strtod_l+0x8b8>
 800cf0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf12:	9a08      	ldr	r2, [sp, #32]
 800cf14:	0d1b      	lsrs	r3, r3, #20
 800cf16:	051b      	lsls	r3, r3, #20
 800cf18:	2a00      	cmp	r2, #0
 800cf1a:	d06a      	beq.n	800cff2 <_strtod_l+0x8fa>
 800cf1c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf20:	d867      	bhi.n	800cff2 <_strtod_l+0x8fa>
 800cf22:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cf26:	f67f ae9d 	bls.w	800cc64 <_strtod_l+0x56c>
 800cf2a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf54 <_strtod_l+0x85c>)
 800cf2c:	4650      	mov	r0, sl
 800cf2e:	4659      	mov	r1, fp
 800cf30:	2200      	movs	r2, #0
 800cf32:	f7f3 fbe9 	bl	8000708 <__aeabi_dmul>
 800cf36:	4b08      	ldr	r3, [pc, #32]	@ (800cf58 <_strtod_l+0x860>)
 800cf38:	400b      	ands	r3, r1
 800cf3a:	4682      	mov	sl, r0
 800cf3c:	468b      	mov	fp, r1
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	f47f ae08 	bne.w	800cb54 <_strtod_l+0x45c>
 800cf44:	9a05      	ldr	r2, [sp, #20]
 800cf46:	2322      	movs	r3, #34	@ 0x22
 800cf48:	6013      	str	r3, [r2, #0]
 800cf4a:	e603      	b.n	800cb54 <_strtod_l+0x45c>
 800cf4c:	08019ca0 	.word	0x08019ca0
 800cf50:	fffffc02 	.word	0xfffffc02
 800cf54:	39500000 	.word	0x39500000
 800cf58:	7ff00000 	.word	0x7ff00000
 800cf5c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cf60:	d165      	bne.n	800d02e <_strtod_l+0x936>
 800cf62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cf64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf68:	b35a      	cbz	r2, 800cfc2 <_strtod_l+0x8ca>
 800cf6a:	4a9f      	ldr	r2, [pc, #636]	@ (800d1e8 <_strtod_l+0xaf0>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d12b      	bne.n	800cfc8 <_strtod_l+0x8d0>
 800cf70:	9b08      	ldr	r3, [sp, #32]
 800cf72:	4651      	mov	r1, sl
 800cf74:	b303      	cbz	r3, 800cfb8 <_strtod_l+0x8c0>
 800cf76:	4b9d      	ldr	r3, [pc, #628]	@ (800d1ec <_strtod_l+0xaf4>)
 800cf78:	465a      	mov	r2, fp
 800cf7a:	4013      	ands	r3, r2
 800cf7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cf80:	f04f 32ff 	mov.w	r2, #4294967295
 800cf84:	d81b      	bhi.n	800cfbe <_strtod_l+0x8c6>
 800cf86:	0d1b      	lsrs	r3, r3, #20
 800cf88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cf8c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf90:	4299      	cmp	r1, r3
 800cf92:	d119      	bne.n	800cfc8 <_strtod_l+0x8d0>
 800cf94:	4b96      	ldr	r3, [pc, #600]	@ (800d1f0 <_strtod_l+0xaf8>)
 800cf96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d102      	bne.n	800cfa2 <_strtod_l+0x8aa>
 800cf9c:	3101      	adds	r1, #1
 800cf9e:	f43f adce 	beq.w	800cb3e <_strtod_l+0x446>
 800cfa2:	4b92      	ldr	r3, [pc, #584]	@ (800d1ec <_strtod_l+0xaf4>)
 800cfa4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfa6:	401a      	ands	r2, r3
 800cfa8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cfac:	f04f 0a00 	mov.w	sl, #0
 800cfb0:	9b08      	ldr	r3, [sp, #32]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d1b9      	bne.n	800cf2a <_strtod_l+0x832>
 800cfb6:	e5cd      	b.n	800cb54 <_strtod_l+0x45c>
 800cfb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cfbc:	e7e8      	b.n	800cf90 <_strtod_l+0x898>
 800cfbe:	4613      	mov	r3, r2
 800cfc0:	e7e6      	b.n	800cf90 <_strtod_l+0x898>
 800cfc2:	ea53 030a 	orrs.w	r3, r3, sl
 800cfc6:	d0a2      	beq.n	800cf0e <_strtod_l+0x816>
 800cfc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cfca:	b1db      	cbz	r3, 800d004 <_strtod_l+0x90c>
 800cfcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfce:	4213      	tst	r3, r2
 800cfd0:	d0ee      	beq.n	800cfb0 <_strtod_l+0x8b8>
 800cfd2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfd4:	9a08      	ldr	r2, [sp, #32]
 800cfd6:	4650      	mov	r0, sl
 800cfd8:	4659      	mov	r1, fp
 800cfda:	b1bb      	cbz	r3, 800d00c <_strtod_l+0x914>
 800cfdc:	f7ff fb6e 	bl	800c6bc <sulp>
 800cfe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cfe4:	ec53 2b10 	vmov	r2, r3, d0
 800cfe8:	f7f3 f9d8 	bl	800039c <__adddf3>
 800cfec:	4682      	mov	sl, r0
 800cfee:	468b      	mov	fp, r1
 800cff0:	e7de      	b.n	800cfb0 <_strtod_l+0x8b8>
 800cff2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cff6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cffa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cffe:	f04f 3aff 	mov.w	sl, #4294967295
 800d002:	e7d5      	b.n	800cfb0 <_strtod_l+0x8b8>
 800d004:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d006:	ea13 0f0a 	tst.w	r3, sl
 800d00a:	e7e1      	b.n	800cfd0 <_strtod_l+0x8d8>
 800d00c:	f7ff fb56 	bl	800c6bc <sulp>
 800d010:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d014:	ec53 2b10 	vmov	r2, r3, d0
 800d018:	f7f3 f9be 	bl	8000398 <__aeabi_dsub>
 800d01c:	2200      	movs	r2, #0
 800d01e:	2300      	movs	r3, #0
 800d020:	4682      	mov	sl, r0
 800d022:	468b      	mov	fp, r1
 800d024:	f7f3 fdd8 	bl	8000bd8 <__aeabi_dcmpeq>
 800d028:	2800      	cmp	r0, #0
 800d02a:	d0c1      	beq.n	800cfb0 <_strtod_l+0x8b8>
 800d02c:	e61a      	b.n	800cc64 <_strtod_l+0x56c>
 800d02e:	4641      	mov	r1, r8
 800d030:	4620      	mov	r0, r4
 800d032:	f7ff facd 	bl	800c5d0 <__ratio>
 800d036:	ec57 6b10 	vmov	r6, r7, d0
 800d03a:	2200      	movs	r2, #0
 800d03c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 fddc 	bl	8000c00 <__aeabi_dcmple>
 800d048:	2800      	cmp	r0, #0
 800d04a:	d06f      	beq.n	800d12c <_strtod_l+0xa34>
 800d04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d17a      	bne.n	800d148 <_strtod_l+0xa50>
 800d052:	f1ba 0f00 	cmp.w	sl, #0
 800d056:	d158      	bne.n	800d10a <_strtod_l+0xa12>
 800d058:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d05a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d15a      	bne.n	800d118 <_strtod_l+0xa20>
 800d062:	4b64      	ldr	r3, [pc, #400]	@ (800d1f4 <_strtod_l+0xafc>)
 800d064:	2200      	movs	r2, #0
 800d066:	4630      	mov	r0, r6
 800d068:	4639      	mov	r1, r7
 800d06a:	f7f3 fdbf 	bl	8000bec <__aeabi_dcmplt>
 800d06e:	2800      	cmp	r0, #0
 800d070:	d159      	bne.n	800d126 <_strtod_l+0xa2e>
 800d072:	4630      	mov	r0, r6
 800d074:	4639      	mov	r1, r7
 800d076:	4b60      	ldr	r3, [pc, #384]	@ (800d1f8 <_strtod_l+0xb00>)
 800d078:	2200      	movs	r2, #0
 800d07a:	f7f3 fb45 	bl	8000708 <__aeabi_dmul>
 800d07e:	4606      	mov	r6, r0
 800d080:	460f      	mov	r7, r1
 800d082:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d086:	9606      	str	r6, [sp, #24]
 800d088:	9307      	str	r3, [sp, #28]
 800d08a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d08e:	4d57      	ldr	r5, [pc, #348]	@ (800d1ec <_strtod_l+0xaf4>)
 800d090:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d096:	401d      	ands	r5, r3
 800d098:	4b58      	ldr	r3, [pc, #352]	@ (800d1fc <_strtod_l+0xb04>)
 800d09a:	429d      	cmp	r5, r3
 800d09c:	f040 80b2 	bne.w	800d204 <_strtod_l+0xb0c>
 800d0a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d0a6:	ec4b ab10 	vmov	d0, sl, fp
 800d0aa:	f7ff f9c9 	bl	800c440 <__ulp>
 800d0ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0b2:	ec51 0b10 	vmov	r0, r1, d0
 800d0b6:	f7f3 fb27 	bl	8000708 <__aeabi_dmul>
 800d0ba:	4652      	mov	r2, sl
 800d0bc:	465b      	mov	r3, fp
 800d0be:	f7f3 f96d 	bl	800039c <__adddf3>
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4949      	ldr	r1, [pc, #292]	@ (800d1ec <_strtod_l+0xaf4>)
 800d0c6:	4a4e      	ldr	r2, [pc, #312]	@ (800d200 <_strtod_l+0xb08>)
 800d0c8:	4019      	ands	r1, r3
 800d0ca:	4291      	cmp	r1, r2
 800d0cc:	4682      	mov	sl, r0
 800d0ce:	d942      	bls.n	800d156 <_strtod_l+0xa5e>
 800d0d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d0d2:	4b47      	ldr	r3, [pc, #284]	@ (800d1f0 <_strtod_l+0xaf8>)
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d103      	bne.n	800d0e0 <_strtod_l+0x9e8>
 800d0d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d0da:	3301      	adds	r3, #1
 800d0dc:	f43f ad2f 	beq.w	800cb3e <_strtod_l+0x446>
 800d0e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d1f0 <_strtod_l+0xaf8>
 800d0e4:	f04f 3aff 	mov.w	sl, #4294967295
 800d0e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d0ea:	9805      	ldr	r0, [sp, #20]
 800d0ec:	f7fe fe7c 	bl	800bde8 <_Bfree>
 800d0f0:	9805      	ldr	r0, [sp, #20]
 800d0f2:	4649      	mov	r1, r9
 800d0f4:	f7fe fe78 	bl	800bde8 <_Bfree>
 800d0f8:	9805      	ldr	r0, [sp, #20]
 800d0fa:	4641      	mov	r1, r8
 800d0fc:	f7fe fe74 	bl	800bde8 <_Bfree>
 800d100:	9805      	ldr	r0, [sp, #20]
 800d102:	4621      	mov	r1, r4
 800d104:	f7fe fe70 	bl	800bde8 <_Bfree>
 800d108:	e619      	b.n	800cd3e <_strtod_l+0x646>
 800d10a:	f1ba 0f01 	cmp.w	sl, #1
 800d10e:	d103      	bne.n	800d118 <_strtod_l+0xa20>
 800d110:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d112:	2b00      	cmp	r3, #0
 800d114:	f43f ada6 	beq.w	800cc64 <_strtod_l+0x56c>
 800d118:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d1c8 <_strtod_l+0xad0>
 800d11c:	4f35      	ldr	r7, [pc, #212]	@ (800d1f4 <_strtod_l+0xafc>)
 800d11e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d122:	2600      	movs	r6, #0
 800d124:	e7b1      	b.n	800d08a <_strtod_l+0x992>
 800d126:	4f34      	ldr	r7, [pc, #208]	@ (800d1f8 <_strtod_l+0xb00>)
 800d128:	2600      	movs	r6, #0
 800d12a:	e7aa      	b.n	800d082 <_strtod_l+0x98a>
 800d12c:	4b32      	ldr	r3, [pc, #200]	@ (800d1f8 <_strtod_l+0xb00>)
 800d12e:	4630      	mov	r0, r6
 800d130:	4639      	mov	r1, r7
 800d132:	2200      	movs	r2, #0
 800d134:	f7f3 fae8 	bl	8000708 <__aeabi_dmul>
 800d138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d13a:	4606      	mov	r6, r0
 800d13c:	460f      	mov	r7, r1
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d09f      	beq.n	800d082 <_strtod_l+0x98a>
 800d142:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d146:	e7a0      	b.n	800d08a <_strtod_l+0x992>
 800d148:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d1d0 <_strtod_l+0xad8>
 800d14c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d150:	ec57 6b17 	vmov	r6, r7, d7
 800d154:	e799      	b.n	800d08a <_strtod_l+0x992>
 800d156:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d15a:	9b08      	ldr	r3, [sp, #32]
 800d15c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d160:	2b00      	cmp	r3, #0
 800d162:	d1c1      	bne.n	800d0e8 <_strtod_l+0x9f0>
 800d164:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d168:	0d1b      	lsrs	r3, r3, #20
 800d16a:	051b      	lsls	r3, r3, #20
 800d16c:	429d      	cmp	r5, r3
 800d16e:	d1bb      	bne.n	800d0e8 <_strtod_l+0x9f0>
 800d170:	4630      	mov	r0, r6
 800d172:	4639      	mov	r1, r7
 800d174:	f7f3 fe28 	bl	8000dc8 <__aeabi_d2lz>
 800d178:	f7f3 fa98 	bl	80006ac <__aeabi_l2d>
 800d17c:	4602      	mov	r2, r0
 800d17e:	460b      	mov	r3, r1
 800d180:	4630      	mov	r0, r6
 800d182:	4639      	mov	r1, r7
 800d184:	f7f3 f908 	bl	8000398 <__aeabi_dsub>
 800d188:	460b      	mov	r3, r1
 800d18a:	4602      	mov	r2, r0
 800d18c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d190:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d196:	ea46 060a 	orr.w	r6, r6, sl
 800d19a:	431e      	orrs	r6, r3
 800d19c:	d06f      	beq.n	800d27e <_strtod_l+0xb86>
 800d19e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d1d8 <_strtod_l+0xae0>)
 800d1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a4:	f7f3 fd22 	bl	8000bec <__aeabi_dcmplt>
 800d1a8:	2800      	cmp	r0, #0
 800d1aa:	f47f acd3 	bne.w	800cb54 <_strtod_l+0x45c>
 800d1ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d1e0 <_strtod_l+0xae8>)
 800d1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1b8:	f7f3 fd36 	bl	8000c28 <__aeabi_dcmpgt>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d093      	beq.n	800d0e8 <_strtod_l+0x9f0>
 800d1c0:	e4c8      	b.n	800cb54 <_strtod_l+0x45c>
 800d1c2:	bf00      	nop
 800d1c4:	f3af 8000 	nop.w
 800d1c8:	00000000 	.word	0x00000000
 800d1cc:	bff00000 	.word	0xbff00000
 800d1d0:	00000000 	.word	0x00000000
 800d1d4:	3ff00000 	.word	0x3ff00000
 800d1d8:	94a03595 	.word	0x94a03595
 800d1dc:	3fdfffff 	.word	0x3fdfffff
 800d1e0:	35afe535 	.word	0x35afe535
 800d1e4:	3fe00000 	.word	0x3fe00000
 800d1e8:	000fffff 	.word	0x000fffff
 800d1ec:	7ff00000 	.word	0x7ff00000
 800d1f0:	7fefffff 	.word	0x7fefffff
 800d1f4:	3ff00000 	.word	0x3ff00000
 800d1f8:	3fe00000 	.word	0x3fe00000
 800d1fc:	7fe00000 	.word	0x7fe00000
 800d200:	7c9fffff 	.word	0x7c9fffff
 800d204:	9b08      	ldr	r3, [sp, #32]
 800d206:	b323      	cbz	r3, 800d252 <_strtod_l+0xb5a>
 800d208:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d20c:	d821      	bhi.n	800d252 <_strtod_l+0xb5a>
 800d20e:	a328      	add	r3, pc, #160	@ (adr r3, 800d2b0 <_strtod_l+0xbb8>)
 800d210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d214:	4630      	mov	r0, r6
 800d216:	4639      	mov	r1, r7
 800d218:	f7f3 fcf2 	bl	8000c00 <__aeabi_dcmple>
 800d21c:	b1a0      	cbz	r0, 800d248 <_strtod_l+0xb50>
 800d21e:	4639      	mov	r1, r7
 800d220:	4630      	mov	r0, r6
 800d222:	f7f3 fd49 	bl	8000cb8 <__aeabi_d2uiz>
 800d226:	2801      	cmp	r0, #1
 800d228:	bf38      	it	cc
 800d22a:	2001      	movcc	r0, #1
 800d22c:	f7f3 f9f2 	bl	8000614 <__aeabi_ui2d>
 800d230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	b9fb      	cbnz	r3, 800d278 <_strtod_l+0xb80>
 800d238:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d23c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d23e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d240:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d244:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d248:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d24a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d24e:	1b5b      	subs	r3, r3, r5
 800d250:	9311      	str	r3, [sp, #68]	@ 0x44
 800d252:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d256:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d25a:	f7ff f8f1 	bl	800c440 <__ulp>
 800d25e:	4650      	mov	r0, sl
 800d260:	ec53 2b10 	vmov	r2, r3, d0
 800d264:	4659      	mov	r1, fp
 800d266:	f7f3 fa4f 	bl	8000708 <__aeabi_dmul>
 800d26a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d26e:	f7f3 f895 	bl	800039c <__adddf3>
 800d272:	4682      	mov	sl, r0
 800d274:	468b      	mov	fp, r1
 800d276:	e770      	b.n	800d15a <_strtod_l+0xa62>
 800d278:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d27c:	e7e0      	b.n	800d240 <_strtod_l+0xb48>
 800d27e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d2b8 <_strtod_l+0xbc0>)
 800d280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d284:	f7f3 fcb2 	bl	8000bec <__aeabi_dcmplt>
 800d288:	e798      	b.n	800d1bc <_strtod_l+0xac4>
 800d28a:	2300      	movs	r3, #0
 800d28c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d28e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d290:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d292:	6013      	str	r3, [r2, #0]
 800d294:	f7ff ba6d 	b.w	800c772 <_strtod_l+0x7a>
 800d298:	2a65      	cmp	r2, #101	@ 0x65
 800d29a:	f43f ab68 	beq.w	800c96e <_strtod_l+0x276>
 800d29e:	2a45      	cmp	r2, #69	@ 0x45
 800d2a0:	f43f ab65 	beq.w	800c96e <_strtod_l+0x276>
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	f7ff bba0 	b.w	800c9ea <_strtod_l+0x2f2>
 800d2aa:	bf00      	nop
 800d2ac:	f3af 8000 	nop.w
 800d2b0:	ffc00000 	.word	0xffc00000
 800d2b4:	41dfffff 	.word	0x41dfffff
 800d2b8:	94a03595 	.word	0x94a03595
 800d2bc:	3fcfffff 	.word	0x3fcfffff

0800d2c0 <_strtod_r>:
 800d2c0:	4b01      	ldr	r3, [pc, #4]	@ (800d2c8 <_strtod_r+0x8>)
 800d2c2:	f7ff ba19 	b.w	800c6f8 <_strtod_l>
 800d2c6:	bf00      	nop
 800d2c8:	20000094 	.word	0x20000094

0800d2cc <_strtol_l.isra.0>:
 800d2cc:	2b24      	cmp	r3, #36	@ 0x24
 800d2ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2d2:	4686      	mov	lr, r0
 800d2d4:	4690      	mov	r8, r2
 800d2d6:	d801      	bhi.n	800d2dc <_strtol_l.isra.0+0x10>
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	d106      	bne.n	800d2ea <_strtol_l.isra.0+0x1e>
 800d2dc:	f7fd fdb6 	bl	800ae4c <__errno>
 800d2e0:	2316      	movs	r3, #22
 800d2e2:	6003      	str	r3, [r0, #0]
 800d2e4:	2000      	movs	r0, #0
 800d2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2ea:	4834      	ldr	r0, [pc, #208]	@ (800d3bc <_strtol_l.isra.0+0xf0>)
 800d2ec:	460d      	mov	r5, r1
 800d2ee:	462a      	mov	r2, r5
 800d2f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d2f4:	5d06      	ldrb	r6, [r0, r4]
 800d2f6:	f016 0608 	ands.w	r6, r6, #8
 800d2fa:	d1f8      	bne.n	800d2ee <_strtol_l.isra.0+0x22>
 800d2fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800d2fe:	d110      	bne.n	800d322 <_strtol_l.isra.0+0x56>
 800d300:	782c      	ldrb	r4, [r5, #0]
 800d302:	2601      	movs	r6, #1
 800d304:	1c95      	adds	r5, r2, #2
 800d306:	f033 0210 	bics.w	r2, r3, #16
 800d30a:	d115      	bne.n	800d338 <_strtol_l.isra.0+0x6c>
 800d30c:	2c30      	cmp	r4, #48	@ 0x30
 800d30e:	d10d      	bne.n	800d32c <_strtol_l.isra.0+0x60>
 800d310:	782a      	ldrb	r2, [r5, #0]
 800d312:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d316:	2a58      	cmp	r2, #88	@ 0x58
 800d318:	d108      	bne.n	800d32c <_strtol_l.isra.0+0x60>
 800d31a:	786c      	ldrb	r4, [r5, #1]
 800d31c:	3502      	adds	r5, #2
 800d31e:	2310      	movs	r3, #16
 800d320:	e00a      	b.n	800d338 <_strtol_l.isra.0+0x6c>
 800d322:	2c2b      	cmp	r4, #43	@ 0x2b
 800d324:	bf04      	itt	eq
 800d326:	782c      	ldrbeq	r4, [r5, #0]
 800d328:	1c95      	addeq	r5, r2, #2
 800d32a:	e7ec      	b.n	800d306 <_strtol_l.isra.0+0x3a>
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d1f6      	bne.n	800d31e <_strtol_l.isra.0+0x52>
 800d330:	2c30      	cmp	r4, #48	@ 0x30
 800d332:	bf14      	ite	ne
 800d334:	230a      	movne	r3, #10
 800d336:	2308      	moveq	r3, #8
 800d338:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d33c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d340:	2200      	movs	r2, #0
 800d342:	fbbc f9f3 	udiv	r9, ip, r3
 800d346:	4610      	mov	r0, r2
 800d348:	fb03 ca19 	mls	sl, r3, r9, ip
 800d34c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d350:	2f09      	cmp	r7, #9
 800d352:	d80f      	bhi.n	800d374 <_strtol_l.isra.0+0xa8>
 800d354:	463c      	mov	r4, r7
 800d356:	42a3      	cmp	r3, r4
 800d358:	dd1b      	ble.n	800d392 <_strtol_l.isra.0+0xc6>
 800d35a:	1c57      	adds	r7, r2, #1
 800d35c:	d007      	beq.n	800d36e <_strtol_l.isra.0+0xa2>
 800d35e:	4581      	cmp	r9, r0
 800d360:	d314      	bcc.n	800d38c <_strtol_l.isra.0+0xc0>
 800d362:	d101      	bne.n	800d368 <_strtol_l.isra.0+0x9c>
 800d364:	45a2      	cmp	sl, r4
 800d366:	db11      	blt.n	800d38c <_strtol_l.isra.0+0xc0>
 800d368:	fb00 4003 	mla	r0, r0, r3, r4
 800d36c:	2201      	movs	r2, #1
 800d36e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d372:	e7eb      	b.n	800d34c <_strtol_l.isra.0+0x80>
 800d374:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d378:	2f19      	cmp	r7, #25
 800d37a:	d801      	bhi.n	800d380 <_strtol_l.isra.0+0xb4>
 800d37c:	3c37      	subs	r4, #55	@ 0x37
 800d37e:	e7ea      	b.n	800d356 <_strtol_l.isra.0+0x8a>
 800d380:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d384:	2f19      	cmp	r7, #25
 800d386:	d804      	bhi.n	800d392 <_strtol_l.isra.0+0xc6>
 800d388:	3c57      	subs	r4, #87	@ 0x57
 800d38a:	e7e4      	b.n	800d356 <_strtol_l.isra.0+0x8a>
 800d38c:	f04f 32ff 	mov.w	r2, #4294967295
 800d390:	e7ed      	b.n	800d36e <_strtol_l.isra.0+0xa2>
 800d392:	1c53      	adds	r3, r2, #1
 800d394:	d108      	bne.n	800d3a8 <_strtol_l.isra.0+0xdc>
 800d396:	2322      	movs	r3, #34	@ 0x22
 800d398:	f8ce 3000 	str.w	r3, [lr]
 800d39c:	4660      	mov	r0, ip
 800d39e:	f1b8 0f00 	cmp.w	r8, #0
 800d3a2:	d0a0      	beq.n	800d2e6 <_strtol_l.isra.0+0x1a>
 800d3a4:	1e69      	subs	r1, r5, #1
 800d3a6:	e006      	b.n	800d3b6 <_strtol_l.isra.0+0xea>
 800d3a8:	b106      	cbz	r6, 800d3ac <_strtol_l.isra.0+0xe0>
 800d3aa:	4240      	negs	r0, r0
 800d3ac:	f1b8 0f00 	cmp.w	r8, #0
 800d3b0:	d099      	beq.n	800d2e6 <_strtol_l.isra.0+0x1a>
 800d3b2:	2a00      	cmp	r2, #0
 800d3b4:	d1f6      	bne.n	800d3a4 <_strtol_l.isra.0+0xd8>
 800d3b6:	f8c8 1000 	str.w	r1, [r8]
 800d3ba:	e794      	b.n	800d2e6 <_strtol_l.isra.0+0x1a>
 800d3bc:	08019cc9 	.word	0x08019cc9

0800d3c0 <_strtol_r>:
 800d3c0:	f7ff bf84 	b.w	800d2cc <_strtol_l.isra.0>

0800d3c4 <__ssputs_r>:
 800d3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3c8:	688e      	ldr	r6, [r1, #8]
 800d3ca:	461f      	mov	r7, r3
 800d3cc:	42be      	cmp	r6, r7
 800d3ce:	680b      	ldr	r3, [r1, #0]
 800d3d0:	4682      	mov	sl, r0
 800d3d2:	460c      	mov	r4, r1
 800d3d4:	4690      	mov	r8, r2
 800d3d6:	d82d      	bhi.n	800d434 <__ssputs_r+0x70>
 800d3d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d3dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d3e0:	d026      	beq.n	800d430 <__ssputs_r+0x6c>
 800d3e2:	6965      	ldr	r5, [r4, #20]
 800d3e4:	6909      	ldr	r1, [r1, #16]
 800d3e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3ea:	eba3 0901 	sub.w	r9, r3, r1
 800d3ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d3f2:	1c7b      	adds	r3, r7, #1
 800d3f4:	444b      	add	r3, r9
 800d3f6:	106d      	asrs	r5, r5, #1
 800d3f8:	429d      	cmp	r5, r3
 800d3fa:	bf38      	it	cc
 800d3fc:	461d      	movcc	r5, r3
 800d3fe:	0553      	lsls	r3, r2, #21
 800d400:	d527      	bpl.n	800d452 <__ssputs_r+0x8e>
 800d402:	4629      	mov	r1, r5
 800d404:	f7fe fc24 	bl	800bc50 <_malloc_r>
 800d408:	4606      	mov	r6, r0
 800d40a:	b360      	cbz	r0, 800d466 <__ssputs_r+0xa2>
 800d40c:	6921      	ldr	r1, [r4, #16]
 800d40e:	464a      	mov	r2, r9
 800d410:	f000 fbcc 	bl	800dbac <memcpy>
 800d414:	89a3      	ldrh	r3, [r4, #12]
 800d416:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d41a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	6126      	str	r6, [r4, #16]
 800d422:	6165      	str	r5, [r4, #20]
 800d424:	444e      	add	r6, r9
 800d426:	eba5 0509 	sub.w	r5, r5, r9
 800d42a:	6026      	str	r6, [r4, #0]
 800d42c:	60a5      	str	r5, [r4, #8]
 800d42e:	463e      	mov	r6, r7
 800d430:	42be      	cmp	r6, r7
 800d432:	d900      	bls.n	800d436 <__ssputs_r+0x72>
 800d434:	463e      	mov	r6, r7
 800d436:	6820      	ldr	r0, [r4, #0]
 800d438:	4632      	mov	r2, r6
 800d43a:	4641      	mov	r1, r8
 800d43c:	f000 fb6a 	bl	800db14 <memmove>
 800d440:	68a3      	ldr	r3, [r4, #8]
 800d442:	1b9b      	subs	r3, r3, r6
 800d444:	60a3      	str	r3, [r4, #8]
 800d446:	6823      	ldr	r3, [r4, #0]
 800d448:	4433      	add	r3, r6
 800d44a:	6023      	str	r3, [r4, #0]
 800d44c:	2000      	movs	r0, #0
 800d44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d452:	462a      	mov	r2, r5
 800d454:	f000 ff3d 	bl	800e2d2 <_realloc_r>
 800d458:	4606      	mov	r6, r0
 800d45a:	2800      	cmp	r0, #0
 800d45c:	d1e0      	bne.n	800d420 <__ssputs_r+0x5c>
 800d45e:	6921      	ldr	r1, [r4, #16]
 800d460:	4650      	mov	r0, sl
 800d462:	f7fe fb81 	bl	800bb68 <_free_r>
 800d466:	230c      	movs	r3, #12
 800d468:	f8ca 3000 	str.w	r3, [sl]
 800d46c:	89a3      	ldrh	r3, [r4, #12]
 800d46e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d472:	81a3      	strh	r3, [r4, #12]
 800d474:	f04f 30ff 	mov.w	r0, #4294967295
 800d478:	e7e9      	b.n	800d44e <__ssputs_r+0x8a>
	...

0800d47c <_svfiprintf_r>:
 800d47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d480:	4698      	mov	r8, r3
 800d482:	898b      	ldrh	r3, [r1, #12]
 800d484:	061b      	lsls	r3, r3, #24
 800d486:	b09d      	sub	sp, #116	@ 0x74
 800d488:	4607      	mov	r7, r0
 800d48a:	460d      	mov	r5, r1
 800d48c:	4614      	mov	r4, r2
 800d48e:	d510      	bpl.n	800d4b2 <_svfiprintf_r+0x36>
 800d490:	690b      	ldr	r3, [r1, #16]
 800d492:	b973      	cbnz	r3, 800d4b2 <_svfiprintf_r+0x36>
 800d494:	2140      	movs	r1, #64	@ 0x40
 800d496:	f7fe fbdb 	bl	800bc50 <_malloc_r>
 800d49a:	6028      	str	r0, [r5, #0]
 800d49c:	6128      	str	r0, [r5, #16]
 800d49e:	b930      	cbnz	r0, 800d4ae <_svfiprintf_r+0x32>
 800d4a0:	230c      	movs	r3, #12
 800d4a2:	603b      	str	r3, [r7, #0]
 800d4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a8:	b01d      	add	sp, #116	@ 0x74
 800d4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ae:	2340      	movs	r3, #64	@ 0x40
 800d4b0:	616b      	str	r3, [r5, #20]
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4b6:	2320      	movs	r3, #32
 800d4b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d4bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4c0:	2330      	movs	r3, #48	@ 0x30
 800d4c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d660 <_svfiprintf_r+0x1e4>
 800d4c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d4ca:	f04f 0901 	mov.w	r9, #1
 800d4ce:	4623      	mov	r3, r4
 800d4d0:	469a      	mov	sl, r3
 800d4d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4d6:	b10a      	cbz	r2, 800d4dc <_svfiprintf_r+0x60>
 800d4d8:	2a25      	cmp	r2, #37	@ 0x25
 800d4da:	d1f9      	bne.n	800d4d0 <_svfiprintf_r+0x54>
 800d4dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d4e0:	d00b      	beq.n	800d4fa <_svfiprintf_r+0x7e>
 800d4e2:	465b      	mov	r3, fp
 800d4e4:	4622      	mov	r2, r4
 800d4e6:	4629      	mov	r1, r5
 800d4e8:	4638      	mov	r0, r7
 800d4ea:	f7ff ff6b 	bl	800d3c4 <__ssputs_r>
 800d4ee:	3001      	adds	r0, #1
 800d4f0:	f000 80a7 	beq.w	800d642 <_svfiprintf_r+0x1c6>
 800d4f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d4f6:	445a      	add	r2, fp
 800d4f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	f000 809f 	beq.w	800d642 <_svfiprintf_r+0x1c6>
 800d504:	2300      	movs	r3, #0
 800d506:	f04f 32ff 	mov.w	r2, #4294967295
 800d50a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d50e:	f10a 0a01 	add.w	sl, sl, #1
 800d512:	9304      	str	r3, [sp, #16]
 800d514:	9307      	str	r3, [sp, #28]
 800d516:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d51a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d51c:	4654      	mov	r4, sl
 800d51e:	2205      	movs	r2, #5
 800d520:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d524:	484e      	ldr	r0, [pc, #312]	@ (800d660 <_svfiprintf_r+0x1e4>)
 800d526:	f7f2 fedb 	bl	80002e0 <memchr>
 800d52a:	9a04      	ldr	r2, [sp, #16]
 800d52c:	b9d8      	cbnz	r0, 800d566 <_svfiprintf_r+0xea>
 800d52e:	06d0      	lsls	r0, r2, #27
 800d530:	bf44      	itt	mi
 800d532:	2320      	movmi	r3, #32
 800d534:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d538:	0711      	lsls	r1, r2, #28
 800d53a:	bf44      	itt	mi
 800d53c:	232b      	movmi	r3, #43	@ 0x2b
 800d53e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d542:	f89a 3000 	ldrb.w	r3, [sl]
 800d546:	2b2a      	cmp	r3, #42	@ 0x2a
 800d548:	d015      	beq.n	800d576 <_svfiprintf_r+0xfa>
 800d54a:	9a07      	ldr	r2, [sp, #28]
 800d54c:	4654      	mov	r4, sl
 800d54e:	2000      	movs	r0, #0
 800d550:	f04f 0c0a 	mov.w	ip, #10
 800d554:	4621      	mov	r1, r4
 800d556:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d55a:	3b30      	subs	r3, #48	@ 0x30
 800d55c:	2b09      	cmp	r3, #9
 800d55e:	d94b      	bls.n	800d5f8 <_svfiprintf_r+0x17c>
 800d560:	b1b0      	cbz	r0, 800d590 <_svfiprintf_r+0x114>
 800d562:	9207      	str	r2, [sp, #28]
 800d564:	e014      	b.n	800d590 <_svfiprintf_r+0x114>
 800d566:	eba0 0308 	sub.w	r3, r0, r8
 800d56a:	fa09 f303 	lsl.w	r3, r9, r3
 800d56e:	4313      	orrs	r3, r2
 800d570:	9304      	str	r3, [sp, #16]
 800d572:	46a2      	mov	sl, r4
 800d574:	e7d2      	b.n	800d51c <_svfiprintf_r+0xa0>
 800d576:	9b03      	ldr	r3, [sp, #12]
 800d578:	1d19      	adds	r1, r3, #4
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	9103      	str	r1, [sp, #12]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	bfbb      	ittet	lt
 800d582:	425b      	neglt	r3, r3
 800d584:	f042 0202 	orrlt.w	r2, r2, #2
 800d588:	9307      	strge	r3, [sp, #28]
 800d58a:	9307      	strlt	r3, [sp, #28]
 800d58c:	bfb8      	it	lt
 800d58e:	9204      	strlt	r2, [sp, #16]
 800d590:	7823      	ldrb	r3, [r4, #0]
 800d592:	2b2e      	cmp	r3, #46	@ 0x2e
 800d594:	d10a      	bne.n	800d5ac <_svfiprintf_r+0x130>
 800d596:	7863      	ldrb	r3, [r4, #1]
 800d598:	2b2a      	cmp	r3, #42	@ 0x2a
 800d59a:	d132      	bne.n	800d602 <_svfiprintf_r+0x186>
 800d59c:	9b03      	ldr	r3, [sp, #12]
 800d59e:	1d1a      	adds	r2, r3, #4
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	9203      	str	r2, [sp, #12]
 800d5a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d5a8:	3402      	adds	r4, #2
 800d5aa:	9305      	str	r3, [sp, #20]
 800d5ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d670 <_svfiprintf_r+0x1f4>
 800d5b0:	7821      	ldrb	r1, [r4, #0]
 800d5b2:	2203      	movs	r2, #3
 800d5b4:	4650      	mov	r0, sl
 800d5b6:	f7f2 fe93 	bl	80002e0 <memchr>
 800d5ba:	b138      	cbz	r0, 800d5cc <_svfiprintf_r+0x150>
 800d5bc:	9b04      	ldr	r3, [sp, #16]
 800d5be:	eba0 000a 	sub.w	r0, r0, sl
 800d5c2:	2240      	movs	r2, #64	@ 0x40
 800d5c4:	4082      	lsls	r2, r0
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	3401      	adds	r4, #1
 800d5ca:	9304      	str	r3, [sp, #16]
 800d5cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5d0:	4824      	ldr	r0, [pc, #144]	@ (800d664 <_svfiprintf_r+0x1e8>)
 800d5d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d5d6:	2206      	movs	r2, #6
 800d5d8:	f7f2 fe82 	bl	80002e0 <memchr>
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	d036      	beq.n	800d64e <_svfiprintf_r+0x1d2>
 800d5e0:	4b21      	ldr	r3, [pc, #132]	@ (800d668 <_svfiprintf_r+0x1ec>)
 800d5e2:	bb1b      	cbnz	r3, 800d62c <_svfiprintf_r+0x1b0>
 800d5e4:	9b03      	ldr	r3, [sp, #12]
 800d5e6:	3307      	adds	r3, #7
 800d5e8:	f023 0307 	bic.w	r3, r3, #7
 800d5ec:	3308      	adds	r3, #8
 800d5ee:	9303      	str	r3, [sp, #12]
 800d5f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5f2:	4433      	add	r3, r6
 800d5f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5f6:	e76a      	b.n	800d4ce <_svfiprintf_r+0x52>
 800d5f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5fc:	460c      	mov	r4, r1
 800d5fe:	2001      	movs	r0, #1
 800d600:	e7a8      	b.n	800d554 <_svfiprintf_r+0xd8>
 800d602:	2300      	movs	r3, #0
 800d604:	3401      	adds	r4, #1
 800d606:	9305      	str	r3, [sp, #20]
 800d608:	4619      	mov	r1, r3
 800d60a:	f04f 0c0a 	mov.w	ip, #10
 800d60e:	4620      	mov	r0, r4
 800d610:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d614:	3a30      	subs	r2, #48	@ 0x30
 800d616:	2a09      	cmp	r2, #9
 800d618:	d903      	bls.n	800d622 <_svfiprintf_r+0x1a6>
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d0c6      	beq.n	800d5ac <_svfiprintf_r+0x130>
 800d61e:	9105      	str	r1, [sp, #20]
 800d620:	e7c4      	b.n	800d5ac <_svfiprintf_r+0x130>
 800d622:	fb0c 2101 	mla	r1, ip, r1, r2
 800d626:	4604      	mov	r4, r0
 800d628:	2301      	movs	r3, #1
 800d62a:	e7f0      	b.n	800d60e <_svfiprintf_r+0x192>
 800d62c:	ab03      	add	r3, sp, #12
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	462a      	mov	r2, r5
 800d632:	4b0e      	ldr	r3, [pc, #56]	@ (800d66c <_svfiprintf_r+0x1f0>)
 800d634:	a904      	add	r1, sp, #16
 800d636:	4638      	mov	r0, r7
 800d638:	f7fc fb7e 	bl	8009d38 <_printf_float>
 800d63c:	1c42      	adds	r2, r0, #1
 800d63e:	4606      	mov	r6, r0
 800d640:	d1d6      	bne.n	800d5f0 <_svfiprintf_r+0x174>
 800d642:	89ab      	ldrh	r3, [r5, #12]
 800d644:	065b      	lsls	r3, r3, #25
 800d646:	f53f af2d 	bmi.w	800d4a4 <_svfiprintf_r+0x28>
 800d64a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d64c:	e72c      	b.n	800d4a8 <_svfiprintf_r+0x2c>
 800d64e:	ab03      	add	r3, sp, #12
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	462a      	mov	r2, r5
 800d654:	4b05      	ldr	r3, [pc, #20]	@ (800d66c <_svfiprintf_r+0x1f0>)
 800d656:	a904      	add	r1, sp, #16
 800d658:	4638      	mov	r0, r7
 800d65a:	f7fc fe05 	bl	800a268 <_printf_i>
 800d65e:	e7ed      	b.n	800d63c <_svfiprintf_r+0x1c0>
 800d660:	08019ac5 	.word	0x08019ac5
 800d664:	08019acf 	.word	0x08019acf
 800d668:	08009d39 	.word	0x08009d39
 800d66c:	0800d3c5 	.word	0x0800d3c5
 800d670:	08019acb 	.word	0x08019acb

0800d674 <__sfputc_r>:
 800d674:	6893      	ldr	r3, [r2, #8]
 800d676:	3b01      	subs	r3, #1
 800d678:	2b00      	cmp	r3, #0
 800d67a:	b410      	push	{r4}
 800d67c:	6093      	str	r3, [r2, #8]
 800d67e:	da08      	bge.n	800d692 <__sfputc_r+0x1e>
 800d680:	6994      	ldr	r4, [r2, #24]
 800d682:	42a3      	cmp	r3, r4
 800d684:	db01      	blt.n	800d68a <__sfputc_r+0x16>
 800d686:	290a      	cmp	r1, #10
 800d688:	d103      	bne.n	800d692 <__sfputc_r+0x1e>
 800d68a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d68e:	f7fd bae4 	b.w	800ac5a <__swbuf_r>
 800d692:	6813      	ldr	r3, [r2, #0]
 800d694:	1c58      	adds	r0, r3, #1
 800d696:	6010      	str	r0, [r2, #0]
 800d698:	7019      	strb	r1, [r3, #0]
 800d69a:	4608      	mov	r0, r1
 800d69c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6a0:	4770      	bx	lr

0800d6a2 <__sfputs_r>:
 800d6a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6a4:	4606      	mov	r6, r0
 800d6a6:	460f      	mov	r7, r1
 800d6a8:	4614      	mov	r4, r2
 800d6aa:	18d5      	adds	r5, r2, r3
 800d6ac:	42ac      	cmp	r4, r5
 800d6ae:	d101      	bne.n	800d6b4 <__sfputs_r+0x12>
 800d6b0:	2000      	movs	r0, #0
 800d6b2:	e007      	b.n	800d6c4 <__sfputs_r+0x22>
 800d6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6b8:	463a      	mov	r2, r7
 800d6ba:	4630      	mov	r0, r6
 800d6bc:	f7ff ffda 	bl	800d674 <__sfputc_r>
 800d6c0:	1c43      	adds	r3, r0, #1
 800d6c2:	d1f3      	bne.n	800d6ac <__sfputs_r+0xa>
 800d6c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d6c8 <_vfiprintf_r>:
 800d6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6cc:	460d      	mov	r5, r1
 800d6ce:	b09d      	sub	sp, #116	@ 0x74
 800d6d0:	4614      	mov	r4, r2
 800d6d2:	4698      	mov	r8, r3
 800d6d4:	4606      	mov	r6, r0
 800d6d6:	b118      	cbz	r0, 800d6e0 <_vfiprintf_r+0x18>
 800d6d8:	6a03      	ldr	r3, [r0, #32]
 800d6da:	b90b      	cbnz	r3, 800d6e0 <_vfiprintf_r+0x18>
 800d6dc:	f7fd f97c 	bl	800a9d8 <__sinit>
 800d6e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6e2:	07d9      	lsls	r1, r3, #31
 800d6e4:	d405      	bmi.n	800d6f2 <_vfiprintf_r+0x2a>
 800d6e6:	89ab      	ldrh	r3, [r5, #12]
 800d6e8:	059a      	lsls	r2, r3, #22
 800d6ea:	d402      	bmi.n	800d6f2 <_vfiprintf_r+0x2a>
 800d6ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6ee:	f7fd fbd8 	bl	800aea2 <__retarget_lock_acquire_recursive>
 800d6f2:	89ab      	ldrh	r3, [r5, #12]
 800d6f4:	071b      	lsls	r3, r3, #28
 800d6f6:	d501      	bpl.n	800d6fc <_vfiprintf_r+0x34>
 800d6f8:	692b      	ldr	r3, [r5, #16]
 800d6fa:	b99b      	cbnz	r3, 800d724 <_vfiprintf_r+0x5c>
 800d6fc:	4629      	mov	r1, r5
 800d6fe:	4630      	mov	r0, r6
 800d700:	f7fd faea 	bl	800acd8 <__swsetup_r>
 800d704:	b170      	cbz	r0, 800d724 <_vfiprintf_r+0x5c>
 800d706:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d708:	07dc      	lsls	r4, r3, #31
 800d70a:	d504      	bpl.n	800d716 <_vfiprintf_r+0x4e>
 800d70c:	f04f 30ff 	mov.w	r0, #4294967295
 800d710:	b01d      	add	sp, #116	@ 0x74
 800d712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d716:	89ab      	ldrh	r3, [r5, #12]
 800d718:	0598      	lsls	r0, r3, #22
 800d71a:	d4f7      	bmi.n	800d70c <_vfiprintf_r+0x44>
 800d71c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d71e:	f7fd fbc1 	bl	800aea4 <__retarget_lock_release_recursive>
 800d722:	e7f3      	b.n	800d70c <_vfiprintf_r+0x44>
 800d724:	2300      	movs	r3, #0
 800d726:	9309      	str	r3, [sp, #36]	@ 0x24
 800d728:	2320      	movs	r3, #32
 800d72a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d72e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d732:	2330      	movs	r3, #48	@ 0x30
 800d734:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d8e4 <_vfiprintf_r+0x21c>
 800d738:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d73c:	f04f 0901 	mov.w	r9, #1
 800d740:	4623      	mov	r3, r4
 800d742:	469a      	mov	sl, r3
 800d744:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d748:	b10a      	cbz	r2, 800d74e <_vfiprintf_r+0x86>
 800d74a:	2a25      	cmp	r2, #37	@ 0x25
 800d74c:	d1f9      	bne.n	800d742 <_vfiprintf_r+0x7a>
 800d74e:	ebba 0b04 	subs.w	fp, sl, r4
 800d752:	d00b      	beq.n	800d76c <_vfiprintf_r+0xa4>
 800d754:	465b      	mov	r3, fp
 800d756:	4622      	mov	r2, r4
 800d758:	4629      	mov	r1, r5
 800d75a:	4630      	mov	r0, r6
 800d75c:	f7ff ffa1 	bl	800d6a2 <__sfputs_r>
 800d760:	3001      	adds	r0, #1
 800d762:	f000 80a7 	beq.w	800d8b4 <_vfiprintf_r+0x1ec>
 800d766:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d768:	445a      	add	r2, fp
 800d76a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d76c:	f89a 3000 	ldrb.w	r3, [sl]
 800d770:	2b00      	cmp	r3, #0
 800d772:	f000 809f 	beq.w	800d8b4 <_vfiprintf_r+0x1ec>
 800d776:	2300      	movs	r3, #0
 800d778:	f04f 32ff 	mov.w	r2, #4294967295
 800d77c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d780:	f10a 0a01 	add.w	sl, sl, #1
 800d784:	9304      	str	r3, [sp, #16]
 800d786:	9307      	str	r3, [sp, #28]
 800d788:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d78c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d78e:	4654      	mov	r4, sl
 800d790:	2205      	movs	r2, #5
 800d792:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d796:	4853      	ldr	r0, [pc, #332]	@ (800d8e4 <_vfiprintf_r+0x21c>)
 800d798:	f7f2 fda2 	bl	80002e0 <memchr>
 800d79c:	9a04      	ldr	r2, [sp, #16]
 800d79e:	b9d8      	cbnz	r0, 800d7d8 <_vfiprintf_r+0x110>
 800d7a0:	06d1      	lsls	r1, r2, #27
 800d7a2:	bf44      	itt	mi
 800d7a4:	2320      	movmi	r3, #32
 800d7a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7aa:	0713      	lsls	r3, r2, #28
 800d7ac:	bf44      	itt	mi
 800d7ae:	232b      	movmi	r3, #43	@ 0x2b
 800d7b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7ba:	d015      	beq.n	800d7e8 <_vfiprintf_r+0x120>
 800d7bc:	9a07      	ldr	r2, [sp, #28]
 800d7be:	4654      	mov	r4, sl
 800d7c0:	2000      	movs	r0, #0
 800d7c2:	f04f 0c0a 	mov.w	ip, #10
 800d7c6:	4621      	mov	r1, r4
 800d7c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7cc:	3b30      	subs	r3, #48	@ 0x30
 800d7ce:	2b09      	cmp	r3, #9
 800d7d0:	d94b      	bls.n	800d86a <_vfiprintf_r+0x1a2>
 800d7d2:	b1b0      	cbz	r0, 800d802 <_vfiprintf_r+0x13a>
 800d7d4:	9207      	str	r2, [sp, #28]
 800d7d6:	e014      	b.n	800d802 <_vfiprintf_r+0x13a>
 800d7d8:	eba0 0308 	sub.w	r3, r0, r8
 800d7dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d7e0:	4313      	orrs	r3, r2
 800d7e2:	9304      	str	r3, [sp, #16]
 800d7e4:	46a2      	mov	sl, r4
 800d7e6:	e7d2      	b.n	800d78e <_vfiprintf_r+0xc6>
 800d7e8:	9b03      	ldr	r3, [sp, #12]
 800d7ea:	1d19      	adds	r1, r3, #4
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	9103      	str	r1, [sp, #12]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	bfbb      	ittet	lt
 800d7f4:	425b      	neglt	r3, r3
 800d7f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d7fa:	9307      	strge	r3, [sp, #28]
 800d7fc:	9307      	strlt	r3, [sp, #28]
 800d7fe:	bfb8      	it	lt
 800d800:	9204      	strlt	r2, [sp, #16]
 800d802:	7823      	ldrb	r3, [r4, #0]
 800d804:	2b2e      	cmp	r3, #46	@ 0x2e
 800d806:	d10a      	bne.n	800d81e <_vfiprintf_r+0x156>
 800d808:	7863      	ldrb	r3, [r4, #1]
 800d80a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d80c:	d132      	bne.n	800d874 <_vfiprintf_r+0x1ac>
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	1d1a      	adds	r2, r3, #4
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	9203      	str	r2, [sp, #12]
 800d816:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d81a:	3402      	adds	r4, #2
 800d81c:	9305      	str	r3, [sp, #20]
 800d81e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d8f4 <_vfiprintf_r+0x22c>
 800d822:	7821      	ldrb	r1, [r4, #0]
 800d824:	2203      	movs	r2, #3
 800d826:	4650      	mov	r0, sl
 800d828:	f7f2 fd5a 	bl	80002e0 <memchr>
 800d82c:	b138      	cbz	r0, 800d83e <_vfiprintf_r+0x176>
 800d82e:	9b04      	ldr	r3, [sp, #16]
 800d830:	eba0 000a 	sub.w	r0, r0, sl
 800d834:	2240      	movs	r2, #64	@ 0x40
 800d836:	4082      	lsls	r2, r0
 800d838:	4313      	orrs	r3, r2
 800d83a:	3401      	adds	r4, #1
 800d83c:	9304      	str	r3, [sp, #16]
 800d83e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d842:	4829      	ldr	r0, [pc, #164]	@ (800d8e8 <_vfiprintf_r+0x220>)
 800d844:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d848:	2206      	movs	r2, #6
 800d84a:	f7f2 fd49 	bl	80002e0 <memchr>
 800d84e:	2800      	cmp	r0, #0
 800d850:	d03f      	beq.n	800d8d2 <_vfiprintf_r+0x20a>
 800d852:	4b26      	ldr	r3, [pc, #152]	@ (800d8ec <_vfiprintf_r+0x224>)
 800d854:	bb1b      	cbnz	r3, 800d89e <_vfiprintf_r+0x1d6>
 800d856:	9b03      	ldr	r3, [sp, #12]
 800d858:	3307      	adds	r3, #7
 800d85a:	f023 0307 	bic.w	r3, r3, #7
 800d85e:	3308      	adds	r3, #8
 800d860:	9303      	str	r3, [sp, #12]
 800d862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d864:	443b      	add	r3, r7
 800d866:	9309      	str	r3, [sp, #36]	@ 0x24
 800d868:	e76a      	b.n	800d740 <_vfiprintf_r+0x78>
 800d86a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d86e:	460c      	mov	r4, r1
 800d870:	2001      	movs	r0, #1
 800d872:	e7a8      	b.n	800d7c6 <_vfiprintf_r+0xfe>
 800d874:	2300      	movs	r3, #0
 800d876:	3401      	adds	r4, #1
 800d878:	9305      	str	r3, [sp, #20]
 800d87a:	4619      	mov	r1, r3
 800d87c:	f04f 0c0a 	mov.w	ip, #10
 800d880:	4620      	mov	r0, r4
 800d882:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d886:	3a30      	subs	r2, #48	@ 0x30
 800d888:	2a09      	cmp	r2, #9
 800d88a:	d903      	bls.n	800d894 <_vfiprintf_r+0x1cc>
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d0c6      	beq.n	800d81e <_vfiprintf_r+0x156>
 800d890:	9105      	str	r1, [sp, #20]
 800d892:	e7c4      	b.n	800d81e <_vfiprintf_r+0x156>
 800d894:	fb0c 2101 	mla	r1, ip, r1, r2
 800d898:	4604      	mov	r4, r0
 800d89a:	2301      	movs	r3, #1
 800d89c:	e7f0      	b.n	800d880 <_vfiprintf_r+0x1b8>
 800d89e:	ab03      	add	r3, sp, #12
 800d8a0:	9300      	str	r3, [sp, #0]
 800d8a2:	462a      	mov	r2, r5
 800d8a4:	4b12      	ldr	r3, [pc, #72]	@ (800d8f0 <_vfiprintf_r+0x228>)
 800d8a6:	a904      	add	r1, sp, #16
 800d8a8:	4630      	mov	r0, r6
 800d8aa:	f7fc fa45 	bl	8009d38 <_printf_float>
 800d8ae:	4607      	mov	r7, r0
 800d8b0:	1c78      	adds	r0, r7, #1
 800d8b2:	d1d6      	bne.n	800d862 <_vfiprintf_r+0x19a>
 800d8b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8b6:	07d9      	lsls	r1, r3, #31
 800d8b8:	d405      	bmi.n	800d8c6 <_vfiprintf_r+0x1fe>
 800d8ba:	89ab      	ldrh	r3, [r5, #12]
 800d8bc:	059a      	lsls	r2, r3, #22
 800d8be:	d402      	bmi.n	800d8c6 <_vfiprintf_r+0x1fe>
 800d8c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8c2:	f7fd faef 	bl	800aea4 <__retarget_lock_release_recursive>
 800d8c6:	89ab      	ldrh	r3, [r5, #12]
 800d8c8:	065b      	lsls	r3, r3, #25
 800d8ca:	f53f af1f 	bmi.w	800d70c <_vfiprintf_r+0x44>
 800d8ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d8d0:	e71e      	b.n	800d710 <_vfiprintf_r+0x48>
 800d8d2:	ab03      	add	r3, sp, #12
 800d8d4:	9300      	str	r3, [sp, #0]
 800d8d6:	462a      	mov	r2, r5
 800d8d8:	4b05      	ldr	r3, [pc, #20]	@ (800d8f0 <_vfiprintf_r+0x228>)
 800d8da:	a904      	add	r1, sp, #16
 800d8dc:	4630      	mov	r0, r6
 800d8de:	f7fc fcc3 	bl	800a268 <_printf_i>
 800d8e2:	e7e4      	b.n	800d8ae <_vfiprintf_r+0x1e6>
 800d8e4:	08019ac5 	.word	0x08019ac5
 800d8e8:	08019acf 	.word	0x08019acf
 800d8ec:	08009d39 	.word	0x08009d39
 800d8f0:	0800d6a3 	.word	0x0800d6a3
 800d8f4:	08019acb 	.word	0x08019acb

0800d8f8 <__sflush_r>:
 800d8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d900:	0716      	lsls	r6, r2, #28
 800d902:	4605      	mov	r5, r0
 800d904:	460c      	mov	r4, r1
 800d906:	d454      	bmi.n	800d9b2 <__sflush_r+0xba>
 800d908:	684b      	ldr	r3, [r1, #4]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	dc02      	bgt.n	800d914 <__sflush_r+0x1c>
 800d90e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d910:	2b00      	cmp	r3, #0
 800d912:	dd48      	ble.n	800d9a6 <__sflush_r+0xae>
 800d914:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d916:	2e00      	cmp	r6, #0
 800d918:	d045      	beq.n	800d9a6 <__sflush_r+0xae>
 800d91a:	2300      	movs	r3, #0
 800d91c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d920:	682f      	ldr	r7, [r5, #0]
 800d922:	6a21      	ldr	r1, [r4, #32]
 800d924:	602b      	str	r3, [r5, #0]
 800d926:	d030      	beq.n	800d98a <__sflush_r+0x92>
 800d928:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d92a:	89a3      	ldrh	r3, [r4, #12]
 800d92c:	0759      	lsls	r1, r3, #29
 800d92e:	d505      	bpl.n	800d93c <__sflush_r+0x44>
 800d930:	6863      	ldr	r3, [r4, #4]
 800d932:	1ad2      	subs	r2, r2, r3
 800d934:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d936:	b10b      	cbz	r3, 800d93c <__sflush_r+0x44>
 800d938:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d93a:	1ad2      	subs	r2, r2, r3
 800d93c:	2300      	movs	r3, #0
 800d93e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d940:	6a21      	ldr	r1, [r4, #32]
 800d942:	4628      	mov	r0, r5
 800d944:	47b0      	blx	r6
 800d946:	1c43      	adds	r3, r0, #1
 800d948:	89a3      	ldrh	r3, [r4, #12]
 800d94a:	d106      	bne.n	800d95a <__sflush_r+0x62>
 800d94c:	6829      	ldr	r1, [r5, #0]
 800d94e:	291d      	cmp	r1, #29
 800d950:	d82b      	bhi.n	800d9aa <__sflush_r+0xb2>
 800d952:	4a2a      	ldr	r2, [pc, #168]	@ (800d9fc <__sflush_r+0x104>)
 800d954:	40ca      	lsrs	r2, r1
 800d956:	07d6      	lsls	r6, r2, #31
 800d958:	d527      	bpl.n	800d9aa <__sflush_r+0xb2>
 800d95a:	2200      	movs	r2, #0
 800d95c:	6062      	str	r2, [r4, #4]
 800d95e:	04d9      	lsls	r1, r3, #19
 800d960:	6922      	ldr	r2, [r4, #16]
 800d962:	6022      	str	r2, [r4, #0]
 800d964:	d504      	bpl.n	800d970 <__sflush_r+0x78>
 800d966:	1c42      	adds	r2, r0, #1
 800d968:	d101      	bne.n	800d96e <__sflush_r+0x76>
 800d96a:	682b      	ldr	r3, [r5, #0]
 800d96c:	b903      	cbnz	r3, 800d970 <__sflush_r+0x78>
 800d96e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d970:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d972:	602f      	str	r7, [r5, #0]
 800d974:	b1b9      	cbz	r1, 800d9a6 <__sflush_r+0xae>
 800d976:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d97a:	4299      	cmp	r1, r3
 800d97c:	d002      	beq.n	800d984 <__sflush_r+0x8c>
 800d97e:	4628      	mov	r0, r5
 800d980:	f7fe f8f2 	bl	800bb68 <_free_r>
 800d984:	2300      	movs	r3, #0
 800d986:	6363      	str	r3, [r4, #52]	@ 0x34
 800d988:	e00d      	b.n	800d9a6 <__sflush_r+0xae>
 800d98a:	2301      	movs	r3, #1
 800d98c:	4628      	mov	r0, r5
 800d98e:	47b0      	blx	r6
 800d990:	4602      	mov	r2, r0
 800d992:	1c50      	adds	r0, r2, #1
 800d994:	d1c9      	bne.n	800d92a <__sflush_r+0x32>
 800d996:	682b      	ldr	r3, [r5, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d0c6      	beq.n	800d92a <__sflush_r+0x32>
 800d99c:	2b1d      	cmp	r3, #29
 800d99e:	d001      	beq.n	800d9a4 <__sflush_r+0xac>
 800d9a0:	2b16      	cmp	r3, #22
 800d9a2:	d11e      	bne.n	800d9e2 <__sflush_r+0xea>
 800d9a4:	602f      	str	r7, [r5, #0]
 800d9a6:	2000      	movs	r0, #0
 800d9a8:	e022      	b.n	800d9f0 <__sflush_r+0xf8>
 800d9aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ae:	b21b      	sxth	r3, r3
 800d9b0:	e01b      	b.n	800d9ea <__sflush_r+0xf2>
 800d9b2:	690f      	ldr	r7, [r1, #16]
 800d9b4:	2f00      	cmp	r7, #0
 800d9b6:	d0f6      	beq.n	800d9a6 <__sflush_r+0xae>
 800d9b8:	0793      	lsls	r3, r2, #30
 800d9ba:	680e      	ldr	r6, [r1, #0]
 800d9bc:	bf08      	it	eq
 800d9be:	694b      	ldreq	r3, [r1, #20]
 800d9c0:	600f      	str	r7, [r1, #0]
 800d9c2:	bf18      	it	ne
 800d9c4:	2300      	movne	r3, #0
 800d9c6:	eba6 0807 	sub.w	r8, r6, r7
 800d9ca:	608b      	str	r3, [r1, #8]
 800d9cc:	f1b8 0f00 	cmp.w	r8, #0
 800d9d0:	dde9      	ble.n	800d9a6 <__sflush_r+0xae>
 800d9d2:	6a21      	ldr	r1, [r4, #32]
 800d9d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d9d6:	4643      	mov	r3, r8
 800d9d8:	463a      	mov	r2, r7
 800d9da:	4628      	mov	r0, r5
 800d9dc:	47b0      	blx	r6
 800d9de:	2800      	cmp	r0, #0
 800d9e0:	dc08      	bgt.n	800d9f4 <__sflush_r+0xfc>
 800d9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ea:	81a3      	strh	r3, [r4, #12]
 800d9ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f4:	4407      	add	r7, r0
 800d9f6:	eba8 0800 	sub.w	r8, r8, r0
 800d9fa:	e7e7      	b.n	800d9cc <__sflush_r+0xd4>
 800d9fc:	20400001 	.word	0x20400001

0800da00 <_fflush_r>:
 800da00:	b538      	push	{r3, r4, r5, lr}
 800da02:	690b      	ldr	r3, [r1, #16]
 800da04:	4605      	mov	r5, r0
 800da06:	460c      	mov	r4, r1
 800da08:	b913      	cbnz	r3, 800da10 <_fflush_r+0x10>
 800da0a:	2500      	movs	r5, #0
 800da0c:	4628      	mov	r0, r5
 800da0e:	bd38      	pop	{r3, r4, r5, pc}
 800da10:	b118      	cbz	r0, 800da1a <_fflush_r+0x1a>
 800da12:	6a03      	ldr	r3, [r0, #32]
 800da14:	b90b      	cbnz	r3, 800da1a <_fflush_r+0x1a>
 800da16:	f7fc ffdf 	bl	800a9d8 <__sinit>
 800da1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d0f3      	beq.n	800da0a <_fflush_r+0xa>
 800da22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da24:	07d0      	lsls	r0, r2, #31
 800da26:	d404      	bmi.n	800da32 <_fflush_r+0x32>
 800da28:	0599      	lsls	r1, r3, #22
 800da2a:	d402      	bmi.n	800da32 <_fflush_r+0x32>
 800da2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da2e:	f7fd fa38 	bl	800aea2 <__retarget_lock_acquire_recursive>
 800da32:	4628      	mov	r0, r5
 800da34:	4621      	mov	r1, r4
 800da36:	f7ff ff5f 	bl	800d8f8 <__sflush_r>
 800da3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da3c:	07da      	lsls	r2, r3, #31
 800da3e:	4605      	mov	r5, r0
 800da40:	d4e4      	bmi.n	800da0c <_fflush_r+0xc>
 800da42:	89a3      	ldrh	r3, [r4, #12]
 800da44:	059b      	lsls	r3, r3, #22
 800da46:	d4e1      	bmi.n	800da0c <_fflush_r+0xc>
 800da48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da4a:	f7fd fa2b 	bl	800aea4 <__retarget_lock_release_recursive>
 800da4e:	e7dd      	b.n	800da0c <_fflush_r+0xc>

0800da50 <__swhatbuf_r>:
 800da50:	b570      	push	{r4, r5, r6, lr}
 800da52:	460c      	mov	r4, r1
 800da54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da58:	2900      	cmp	r1, #0
 800da5a:	b096      	sub	sp, #88	@ 0x58
 800da5c:	4615      	mov	r5, r2
 800da5e:	461e      	mov	r6, r3
 800da60:	da0d      	bge.n	800da7e <__swhatbuf_r+0x2e>
 800da62:	89a3      	ldrh	r3, [r4, #12]
 800da64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da68:	f04f 0100 	mov.w	r1, #0
 800da6c:	bf14      	ite	ne
 800da6e:	2340      	movne	r3, #64	@ 0x40
 800da70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da74:	2000      	movs	r0, #0
 800da76:	6031      	str	r1, [r6, #0]
 800da78:	602b      	str	r3, [r5, #0]
 800da7a:	b016      	add	sp, #88	@ 0x58
 800da7c:	bd70      	pop	{r4, r5, r6, pc}
 800da7e:	466a      	mov	r2, sp
 800da80:	f000 f862 	bl	800db48 <_fstat_r>
 800da84:	2800      	cmp	r0, #0
 800da86:	dbec      	blt.n	800da62 <__swhatbuf_r+0x12>
 800da88:	9901      	ldr	r1, [sp, #4]
 800da8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da92:	4259      	negs	r1, r3
 800da94:	4159      	adcs	r1, r3
 800da96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da9a:	e7eb      	b.n	800da74 <__swhatbuf_r+0x24>

0800da9c <__smakebuf_r>:
 800da9c:	898b      	ldrh	r3, [r1, #12]
 800da9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800daa0:	079d      	lsls	r5, r3, #30
 800daa2:	4606      	mov	r6, r0
 800daa4:	460c      	mov	r4, r1
 800daa6:	d507      	bpl.n	800dab8 <__smakebuf_r+0x1c>
 800daa8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800daac:	6023      	str	r3, [r4, #0]
 800daae:	6123      	str	r3, [r4, #16]
 800dab0:	2301      	movs	r3, #1
 800dab2:	6163      	str	r3, [r4, #20]
 800dab4:	b003      	add	sp, #12
 800dab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dab8:	ab01      	add	r3, sp, #4
 800daba:	466a      	mov	r2, sp
 800dabc:	f7ff ffc8 	bl	800da50 <__swhatbuf_r>
 800dac0:	9f00      	ldr	r7, [sp, #0]
 800dac2:	4605      	mov	r5, r0
 800dac4:	4639      	mov	r1, r7
 800dac6:	4630      	mov	r0, r6
 800dac8:	f7fe f8c2 	bl	800bc50 <_malloc_r>
 800dacc:	b948      	cbnz	r0, 800dae2 <__smakebuf_r+0x46>
 800dace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dad2:	059a      	lsls	r2, r3, #22
 800dad4:	d4ee      	bmi.n	800dab4 <__smakebuf_r+0x18>
 800dad6:	f023 0303 	bic.w	r3, r3, #3
 800dada:	f043 0302 	orr.w	r3, r3, #2
 800dade:	81a3      	strh	r3, [r4, #12]
 800dae0:	e7e2      	b.n	800daa8 <__smakebuf_r+0xc>
 800dae2:	89a3      	ldrh	r3, [r4, #12]
 800dae4:	6020      	str	r0, [r4, #0]
 800dae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daea:	81a3      	strh	r3, [r4, #12]
 800daec:	9b01      	ldr	r3, [sp, #4]
 800daee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800daf2:	b15b      	cbz	r3, 800db0c <__smakebuf_r+0x70>
 800daf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800daf8:	4630      	mov	r0, r6
 800dafa:	f000 f837 	bl	800db6c <_isatty_r>
 800dafe:	b128      	cbz	r0, 800db0c <__smakebuf_r+0x70>
 800db00:	89a3      	ldrh	r3, [r4, #12]
 800db02:	f023 0303 	bic.w	r3, r3, #3
 800db06:	f043 0301 	orr.w	r3, r3, #1
 800db0a:	81a3      	strh	r3, [r4, #12]
 800db0c:	89a3      	ldrh	r3, [r4, #12]
 800db0e:	431d      	orrs	r5, r3
 800db10:	81a5      	strh	r5, [r4, #12]
 800db12:	e7cf      	b.n	800dab4 <__smakebuf_r+0x18>

0800db14 <memmove>:
 800db14:	4288      	cmp	r0, r1
 800db16:	b510      	push	{r4, lr}
 800db18:	eb01 0402 	add.w	r4, r1, r2
 800db1c:	d902      	bls.n	800db24 <memmove+0x10>
 800db1e:	4284      	cmp	r4, r0
 800db20:	4623      	mov	r3, r4
 800db22:	d807      	bhi.n	800db34 <memmove+0x20>
 800db24:	1e43      	subs	r3, r0, #1
 800db26:	42a1      	cmp	r1, r4
 800db28:	d008      	beq.n	800db3c <memmove+0x28>
 800db2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db32:	e7f8      	b.n	800db26 <memmove+0x12>
 800db34:	4402      	add	r2, r0
 800db36:	4601      	mov	r1, r0
 800db38:	428a      	cmp	r2, r1
 800db3a:	d100      	bne.n	800db3e <memmove+0x2a>
 800db3c:	bd10      	pop	{r4, pc}
 800db3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db46:	e7f7      	b.n	800db38 <memmove+0x24>

0800db48 <_fstat_r>:
 800db48:	b538      	push	{r3, r4, r5, lr}
 800db4a:	4d07      	ldr	r5, [pc, #28]	@ (800db68 <_fstat_r+0x20>)
 800db4c:	2300      	movs	r3, #0
 800db4e:	4604      	mov	r4, r0
 800db50:	4608      	mov	r0, r1
 800db52:	4611      	mov	r1, r2
 800db54:	602b      	str	r3, [r5, #0]
 800db56:	f7f5 f8e5 	bl	8002d24 <_fstat>
 800db5a:	1c43      	adds	r3, r0, #1
 800db5c:	d102      	bne.n	800db64 <_fstat_r+0x1c>
 800db5e:	682b      	ldr	r3, [r5, #0]
 800db60:	b103      	cbz	r3, 800db64 <_fstat_r+0x1c>
 800db62:	6023      	str	r3, [r4, #0]
 800db64:	bd38      	pop	{r3, r4, r5, pc}
 800db66:	bf00      	nop
 800db68:	2000ef48 	.word	0x2000ef48

0800db6c <_isatty_r>:
 800db6c:	b538      	push	{r3, r4, r5, lr}
 800db6e:	4d06      	ldr	r5, [pc, #24]	@ (800db88 <_isatty_r+0x1c>)
 800db70:	2300      	movs	r3, #0
 800db72:	4604      	mov	r4, r0
 800db74:	4608      	mov	r0, r1
 800db76:	602b      	str	r3, [r5, #0]
 800db78:	f7f5 f8e4 	bl	8002d44 <_isatty>
 800db7c:	1c43      	adds	r3, r0, #1
 800db7e:	d102      	bne.n	800db86 <_isatty_r+0x1a>
 800db80:	682b      	ldr	r3, [r5, #0]
 800db82:	b103      	cbz	r3, 800db86 <_isatty_r+0x1a>
 800db84:	6023      	str	r3, [r4, #0]
 800db86:	bd38      	pop	{r3, r4, r5, pc}
 800db88:	2000ef48 	.word	0x2000ef48

0800db8c <_sbrk_r>:
 800db8c:	b538      	push	{r3, r4, r5, lr}
 800db8e:	4d06      	ldr	r5, [pc, #24]	@ (800dba8 <_sbrk_r+0x1c>)
 800db90:	2300      	movs	r3, #0
 800db92:	4604      	mov	r4, r0
 800db94:	4608      	mov	r0, r1
 800db96:	602b      	str	r3, [r5, #0]
 800db98:	f7f5 f8ec 	bl	8002d74 <_sbrk>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_sbrk_r+0x1a>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_sbrk_r+0x1a>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	2000ef48 	.word	0x2000ef48

0800dbac <memcpy>:
 800dbac:	440a      	add	r2, r1
 800dbae:	4291      	cmp	r1, r2
 800dbb0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbb4:	d100      	bne.n	800dbb8 <memcpy+0xc>
 800dbb6:	4770      	bx	lr
 800dbb8:	b510      	push	{r4, lr}
 800dbba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbc2:	4291      	cmp	r1, r2
 800dbc4:	d1f9      	bne.n	800dbba <memcpy+0xe>
 800dbc6:	bd10      	pop	{r4, pc}

0800dbc8 <nan>:
 800dbc8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dbd0 <nan+0x8>
 800dbcc:	4770      	bx	lr
 800dbce:	bf00      	nop
 800dbd0:	00000000 	.word	0x00000000
 800dbd4:	7ff80000 	.word	0x7ff80000

0800dbd8 <__assert_func>:
 800dbd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbda:	4614      	mov	r4, r2
 800dbdc:	461a      	mov	r2, r3
 800dbde:	4b09      	ldr	r3, [pc, #36]	@ (800dc04 <__assert_func+0x2c>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4605      	mov	r5, r0
 800dbe4:	68d8      	ldr	r0, [r3, #12]
 800dbe6:	b14c      	cbz	r4, 800dbfc <__assert_func+0x24>
 800dbe8:	4b07      	ldr	r3, [pc, #28]	@ (800dc08 <__assert_func+0x30>)
 800dbea:	9100      	str	r1, [sp, #0]
 800dbec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dbf0:	4906      	ldr	r1, [pc, #24]	@ (800dc0c <__assert_func+0x34>)
 800dbf2:	462b      	mov	r3, r5
 800dbf4:	f000 fba8 	bl	800e348 <fiprintf>
 800dbf8:	f000 fbb8 	bl	800e36c <abort>
 800dbfc:	4b04      	ldr	r3, [pc, #16]	@ (800dc10 <__assert_func+0x38>)
 800dbfe:	461c      	mov	r4, r3
 800dc00:	e7f3      	b.n	800dbea <__assert_func+0x12>
 800dc02:	bf00      	nop
 800dc04:	20000044 	.word	0x20000044
 800dc08:	08019ade 	.word	0x08019ade
 800dc0c:	08019aeb 	.word	0x08019aeb
 800dc10:	08019b19 	.word	0x08019b19

0800dc14 <_calloc_r>:
 800dc14:	b570      	push	{r4, r5, r6, lr}
 800dc16:	fba1 5402 	umull	r5, r4, r1, r2
 800dc1a:	b934      	cbnz	r4, 800dc2a <_calloc_r+0x16>
 800dc1c:	4629      	mov	r1, r5
 800dc1e:	f7fe f817 	bl	800bc50 <_malloc_r>
 800dc22:	4606      	mov	r6, r0
 800dc24:	b928      	cbnz	r0, 800dc32 <_calloc_r+0x1e>
 800dc26:	4630      	mov	r0, r6
 800dc28:	bd70      	pop	{r4, r5, r6, pc}
 800dc2a:	220c      	movs	r2, #12
 800dc2c:	6002      	str	r2, [r0, #0]
 800dc2e:	2600      	movs	r6, #0
 800dc30:	e7f9      	b.n	800dc26 <_calloc_r+0x12>
 800dc32:	462a      	mov	r2, r5
 800dc34:	4621      	mov	r1, r4
 800dc36:	f7fd f8a5 	bl	800ad84 <memset>
 800dc3a:	e7f4      	b.n	800dc26 <_calloc_r+0x12>

0800dc3c <rshift>:
 800dc3c:	6903      	ldr	r3, [r0, #16]
 800dc3e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc46:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc4a:	f100 0414 	add.w	r4, r0, #20
 800dc4e:	dd45      	ble.n	800dcdc <rshift+0xa0>
 800dc50:	f011 011f 	ands.w	r1, r1, #31
 800dc54:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc58:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc5c:	d10c      	bne.n	800dc78 <rshift+0x3c>
 800dc5e:	f100 0710 	add.w	r7, r0, #16
 800dc62:	4629      	mov	r1, r5
 800dc64:	42b1      	cmp	r1, r6
 800dc66:	d334      	bcc.n	800dcd2 <rshift+0x96>
 800dc68:	1a9b      	subs	r3, r3, r2
 800dc6a:	009b      	lsls	r3, r3, #2
 800dc6c:	1eea      	subs	r2, r5, #3
 800dc6e:	4296      	cmp	r6, r2
 800dc70:	bf38      	it	cc
 800dc72:	2300      	movcc	r3, #0
 800dc74:	4423      	add	r3, r4
 800dc76:	e015      	b.n	800dca4 <rshift+0x68>
 800dc78:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc7c:	f1c1 0820 	rsb	r8, r1, #32
 800dc80:	40cf      	lsrs	r7, r1
 800dc82:	f105 0e04 	add.w	lr, r5, #4
 800dc86:	46a1      	mov	r9, r4
 800dc88:	4576      	cmp	r6, lr
 800dc8a:	46f4      	mov	ip, lr
 800dc8c:	d815      	bhi.n	800dcba <rshift+0x7e>
 800dc8e:	1a9a      	subs	r2, r3, r2
 800dc90:	0092      	lsls	r2, r2, #2
 800dc92:	3a04      	subs	r2, #4
 800dc94:	3501      	adds	r5, #1
 800dc96:	42ae      	cmp	r6, r5
 800dc98:	bf38      	it	cc
 800dc9a:	2200      	movcc	r2, #0
 800dc9c:	18a3      	adds	r3, r4, r2
 800dc9e:	50a7      	str	r7, [r4, r2]
 800dca0:	b107      	cbz	r7, 800dca4 <rshift+0x68>
 800dca2:	3304      	adds	r3, #4
 800dca4:	1b1a      	subs	r2, r3, r4
 800dca6:	42a3      	cmp	r3, r4
 800dca8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcac:	bf08      	it	eq
 800dcae:	2300      	moveq	r3, #0
 800dcb0:	6102      	str	r2, [r0, #16]
 800dcb2:	bf08      	it	eq
 800dcb4:	6143      	streq	r3, [r0, #20]
 800dcb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcba:	f8dc c000 	ldr.w	ip, [ip]
 800dcbe:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcc2:	ea4c 0707 	orr.w	r7, ip, r7
 800dcc6:	f849 7b04 	str.w	r7, [r9], #4
 800dcca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dcce:	40cf      	lsrs	r7, r1
 800dcd0:	e7da      	b.n	800dc88 <rshift+0x4c>
 800dcd2:	f851 cb04 	ldr.w	ip, [r1], #4
 800dcd6:	f847 cf04 	str.w	ip, [r7, #4]!
 800dcda:	e7c3      	b.n	800dc64 <rshift+0x28>
 800dcdc:	4623      	mov	r3, r4
 800dcde:	e7e1      	b.n	800dca4 <rshift+0x68>

0800dce0 <__hexdig_fun>:
 800dce0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dce4:	2b09      	cmp	r3, #9
 800dce6:	d802      	bhi.n	800dcee <__hexdig_fun+0xe>
 800dce8:	3820      	subs	r0, #32
 800dcea:	b2c0      	uxtb	r0, r0
 800dcec:	4770      	bx	lr
 800dcee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dcf2:	2b05      	cmp	r3, #5
 800dcf4:	d801      	bhi.n	800dcfa <__hexdig_fun+0x1a>
 800dcf6:	3847      	subs	r0, #71	@ 0x47
 800dcf8:	e7f7      	b.n	800dcea <__hexdig_fun+0xa>
 800dcfa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dcfe:	2b05      	cmp	r3, #5
 800dd00:	d801      	bhi.n	800dd06 <__hexdig_fun+0x26>
 800dd02:	3827      	subs	r0, #39	@ 0x27
 800dd04:	e7f1      	b.n	800dcea <__hexdig_fun+0xa>
 800dd06:	2000      	movs	r0, #0
 800dd08:	4770      	bx	lr
	...

0800dd0c <__gethex>:
 800dd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd10:	b085      	sub	sp, #20
 800dd12:	468a      	mov	sl, r1
 800dd14:	9302      	str	r3, [sp, #8]
 800dd16:	680b      	ldr	r3, [r1, #0]
 800dd18:	9001      	str	r0, [sp, #4]
 800dd1a:	4690      	mov	r8, r2
 800dd1c:	1c9c      	adds	r4, r3, #2
 800dd1e:	46a1      	mov	r9, r4
 800dd20:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd24:	2830      	cmp	r0, #48	@ 0x30
 800dd26:	d0fa      	beq.n	800dd1e <__gethex+0x12>
 800dd28:	eba9 0303 	sub.w	r3, r9, r3
 800dd2c:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd30:	f7ff ffd6 	bl	800dce0 <__hexdig_fun>
 800dd34:	4605      	mov	r5, r0
 800dd36:	2800      	cmp	r0, #0
 800dd38:	d168      	bne.n	800de0c <__gethex+0x100>
 800dd3a:	49a0      	ldr	r1, [pc, #640]	@ (800dfbc <__gethex+0x2b0>)
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	4648      	mov	r0, r9
 800dd40:	f7fd f828 	bl	800ad94 <strncmp>
 800dd44:	4607      	mov	r7, r0
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d167      	bne.n	800de1a <__gethex+0x10e>
 800dd4a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd4e:	4626      	mov	r6, r4
 800dd50:	f7ff ffc6 	bl	800dce0 <__hexdig_fun>
 800dd54:	2800      	cmp	r0, #0
 800dd56:	d062      	beq.n	800de1e <__gethex+0x112>
 800dd58:	4623      	mov	r3, r4
 800dd5a:	7818      	ldrb	r0, [r3, #0]
 800dd5c:	2830      	cmp	r0, #48	@ 0x30
 800dd5e:	4699      	mov	r9, r3
 800dd60:	f103 0301 	add.w	r3, r3, #1
 800dd64:	d0f9      	beq.n	800dd5a <__gethex+0x4e>
 800dd66:	f7ff ffbb 	bl	800dce0 <__hexdig_fun>
 800dd6a:	fab0 f580 	clz	r5, r0
 800dd6e:	096d      	lsrs	r5, r5, #5
 800dd70:	f04f 0b01 	mov.w	fp, #1
 800dd74:	464a      	mov	r2, r9
 800dd76:	4616      	mov	r6, r2
 800dd78:	3201      	adds	r2, #1
 800dd7a:	7830      	ldrb	r0, [r6, #0]
 800dd7c:	f7ff ffb0 	bl	800dce0 <__hexdig_fun>
 800dd80:	2800      	cmp	r0, #0
 800dd82:	d1f8      	bne.n	800dd76 <__gethex+0x6a>
 800dd84:	498d      	ldr	r1, [pc, #564]	@ (800dfbc <__gethex+0x2b0>)
 800dd86:	2201      	movs	r2, #1
 800dd88:	4630      	mov	r0, r6
 800dd8a:	f7fd f803 	bl	800ad94 <strncmp>
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	d13f      	bne.n	800de12 <__gethex+0x106>
 800dd92:	b944      	cbnz	r4, 800dda6 <__gethex+0x9a>
 800dd94:	1c74      	adds	r4, r6, #1
 800dd96:	4622      	mov	r2, r4
 800dd98:	4616      	mov	r6, r2
 800dd9a:	3201      	adds	r2, #1
 800dd9c:	7830      	ldrb	r0, [r6, #0]
 800dd9e:	f7ff ff9f 	bl	800dce0 <__hexdig_fun>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	d1f8      	bne.n	800dd98 <__gethex+0x8c>
 800dda6:	1ba4      	subs	r4, r4, r6
 800dda8:	00a7      	lsls	r7, r4, #2
 800ddaa:	7833      	ldrb	r3, [r6, #0]
 800ddac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddb0:	2b50      	cmp	r3, #80	@ 0x50
 800ddb2:	d13e      	bne.n	800de32 <__gethex+0x126>
 800ddb4:	7873      	ldrb	r3, [r6, #1]
 800ddb6:	2b2b      	cmp	r3, #43	@ 0x2b
 800ddb8:	d033      	beq.n	800de22 <__gethex+0x116>
 800ddba:	2b2d      	cmp	r3, #45	@ 0x2d
 800ddbc:	d034      	beq.n	800de28 <__gethex+0x11c>
 800ddbe:	1c71      	adds	r1, r6, #1
 800ddc0:	2400      	movs	r4, #0
 800ddc2:	7808      	ldrb	r0, [r1, #0]
 800ddc4:	f7ff ff8c 	bl	800dce0 <__hexdig_fun>
 800ddc8:	1e43      	subs	r3, r0, #1
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b18      	cmp	r3, #24
 800ddce:	d830      	bhi.n	800de32 <__gethex+0x126>
 800ddd0:	f1a0 0210 	sub.w	r2, r0, #16
 800ddd4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ddd8:	f7ff ff82 	bl	800dce0 <__hexdig_fun>
 800dddc:	f100 3cff 	add.w	ip, r0, #4294967295
 800dde0:	fa5f fc8c 	uxtb.w	ip, ip
 800dde4:	f1bc 0f18 	cmp.w	ip, #24
 800dde8:	f04f 030a 	mov.w	r3, #10
 800ddec:	d91e      	bls.n	800de2c <__gethex+0x120>
 800ddee:	b104      	cbz	r4, 800ddf2 <__gethex+0xe6>
 800ddf0:	4252      	negs	r2, r2
 800ddf2:	4417      	add	r7, r2
 800ddf4:	f8ca 1000 	str.w	r1, [sl]
 800ddf8:	b1ed      	cbz	r5, 800de36 <__gethex+0x12a>
 800ddfa:	f1bb 0f00 	cmp.w	fp, #0
 800ddfe:	bf0c      	ite	eq
 800de00:	2506      	moveq	r5, #6
 800de02:	2500      	movne	r5, #0
 800de04:	4628      	mov	r0, r5
 800de06:	b005      	add	sp, #20
 800de08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de0c:	2500      	movs	r5, #0
 800de0e:	462c      	mov	r4, r5
 800de10:	e7b0      	b.n	800dd74 <__gethex+0x68>
 800de12:	2c00      	cmp	r4, #0
 800de14:	d1c7      	bne.n	800dda6 <__gethex+0x9a>
 800de16:	4627      	mov	r7, r4
 800de18:	e7c7      	b.n	800ddaa <__gethex+0x9e>
 800de1a:	464e      	mov	r6, r9
 800de1c:	462f      	mov	r7, r5
 800de1e:	2501      	movs	r5, #1
 800de20:	e7c3      	b.n	800ddaa <__gethex+0x9e>
 800de22:	2400      	movs	r4, #0
 800de24:	1cb1      	adds	r1, r6, #2
 800de26:	e7cc      	b.n	800ddc2 <__gethex+0xb6>
 800de28:	2401      	movs	r4, #1
 800de2a:	e7fb      	b.n	800de24 <__gethex+0x118>
 800de2c:	fb03 0002 	mla	r0, r3, r2, r0
 800de30:	e7ce      	b.n	800ddd0 <__gethex+0xc4>
 800de32:	4631      	mov	r1, r6
 800de34:	e7de      	b.n	800ddf4 <__gethex+0xe8>
 800de36:	eba6 0309 	sub.w	r3, r6, r9
 800de3a:	3b01      	subs	r3, #1
 800de3c:	4629      	mov	r1, r5
 800de3e:	2b07      	cmp	r3, #7
 800de40:	dc0a      	bgt.n	800de58 <__gethex+0x14c>
 800de42:	9801      	ldr	r0, [sp, #4]
 800de44:	f7fd ff90 	bl	800bd68 <_Balloc>
 800de48:	4604      	mov	r4, r0
 800de4a:	b940      	cbnz	r0, 800de5e <__gethex+0x152>
 800de4c:	4b5c      	ldr	r3, [pc, #368]	@ (800dfc0 <__gethex+0x2b4>)
 800de4e:	4602      	mov	r2, r0
 800de50:	21e4      	movs	r1, #228	@ 0xe4
 800de52:	485c      	ldr	r0, [pc, #368]	@ (800dfc4 <__gethex+0x2b8>)
 800de54:	f7ff fec0 	bl	800dbd8 <__assert_func>
 800de58:	3101      	adds	r1, #1
 800de5a:	105b      	asrs	r3, r3, #1
 800de5c:	e7ef      	b.n	800de3e <__gethex+0x132>
 800de5e:	f100 0a14 	add.w	sl, r0, #20
 800de62:	2300      	movs	r3, #0
 800de64:	4655      	mov	r5, sl
 800de66:	469b      	mov	fp, r3
 800de68:	45b1      	cmp	r9, r6
 800de6a:	d337      	bcc.n	800dedc <__gethex+0x1d0>
 800de6c:	f845 bb04 	str.w	fp, [r5], #4
 800de70:	eba5 050a 	sub.w	r5, r5, sl
 800de74:	10ad      	asrs	r5, r5, #2
 800de76:	6125      	str	r5, [r4, #16]
 800de78:	4658      	mov	r0, fp
 800de7a:	f7fe f867 	bl	800bf4c <__hi0bits>
 800de7e:	016d      	lsls	r5, r5, #5
 800de80:	f8d8 6000 	ldr.w	r6, [r8]
 800de84:	1a2d      	subs	r5, r5, r0
 800de86:	42b5      	cmp	r5, r6
 800de88:	dd54      	ble.n	800df34 <__gethex+0x228>
 800de8a:	1bad      	subs	r5, r5, r6
 800de8c:	4629      	mov	r1, r5
 800de8e:	4620      	mov	r0, r4
 800de90:	f7fe fbf3 	bl	800c67a <__any_on>
 800de94:	4681      	mov	r9, r0
 800de96:	b178      	cbz	r0, 800deb8 <__gethex+0x1ac>
 800de98:	1e6b      	subs	r3, r5, #1
 800de9a:	1159      	asrs	r1, r3, #5
 800de9c:	f003 021f 	and.w	r2, r3, #31
 800dea0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dea4:	f04f 0901 	mov.w	r9, #1
 800dea8:	fa09 f202 	lsl.w	r2, r9, r2
 800deac:	420a      	tst	r2, r1
 800deae:	d003      	beq.n	800deb8 <__gethex+0x1ac>
 800deb0:	454b      	cmp	r3, r9
 800deb2:	dc36      	bgt.n	800df22 <__gethex+0x216>
 800deb4:	f04f 0902 	mov.w	r9, #2
 800deb8:	4629      	mov	r1, r5
 800deba:	4620      	mov	r0, r4
 800debc:	f7ff febe 	bl	800dc3c <rshift>
 800dec0:	442f      	add	r7, r5
 800dec2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dec6:	42bb      	cmp	r3, r7
 800dec8:	da42      	bge.n	800df50 <__gethex+0x244>
 800deca:	9801      	ldr	r0, [sp, #4]
 800decc:	4621      	mov	r1, r4
 800dece:	f7fd ff8b 	bl	800bde8 <_Bfree>
 800ded2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ded4:	2300      	movs	r3, #0
 800ded6:	6013      	str	r3, [r2, #0]
 800ded8:	25a3      	movs	r5, #163	@ 0xa3
 800deda:	e793      	b.n	800de04 <__gethex+0xf8>
 800dedc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dee0:	2a2e      	cmp	r2, #46	@ 0x2e
 800dee2:	d012      	beq.n	800df0a <__gethex+0x1fe>
 800dee4:	2b20      	cmp	r3, #32
 800dee6:	d104      	bne.n	800def2 <__gethex+0x1e6>
 800dee8:	f845 bb04 	str.w	fp, [r5], #4
 800deec:	f04f 0b00 	mov.w	fp, #0
 800def0:	465b      	mov	r3, fp
 800def2:	7830      	ldrb	r0, [r6, #0]
 800def4:	9303      	str	r3, [sp, #12]
 800def6:	f7ff fef3 	bl	800dce0 <__hexdig_fun>
 800defa:	9b03      	ldr	r3, [sp, #12]
 800defc:	f000 000f 	and.w	r0, r0, #15
 800df00:	4098      	lsls	r0, r3
 800df02:	ea4b 0b00 	orr.w	fp, fp, r0
 800df06:	3304      	adds	r3, #4
 800df08:	e7ae      	b.n	800de68 <__gethex+0x15c>
 800df0a:	45b1      	cmp	r9, r6
 800df0c:	d8ea      	bhi.n	800dee4 <__gethex+0x1d8>
 800df0e:	492b      	ldr	r1, [pc, #172]	@ (800dfbc <__gethex+0x2b0>)
 800df10:	9303      	str	r3, [sp, #12]
 800df12:	2201      	movs	r2, #1
 800df14:	4630      	mov	r0, r6
 800df16:	f7fc ff3d 	bl	800ad94 <strncmp>
 800df1a:	9b03      	ldr	r3, [sp, #12]
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d1e1      	bne.n	800dee4 <__gethex+0x1d8>
 800df20:	e7a2      	b.n	800de68 <__gethex+0x15c>
 800df22:	1ea9      	subs	r1, r5, #2
 800df24:	4620      	mov	r0, r4
 800df26:	f7fe fba8 	bl	800c67a <__any_on>
 800df2a:	2800      	cmp	r0, #0
 800df2c:	d0c2      	beq.n	800deb4 <__gethex+0x1a8>
 800df2e:	f04f 0903 	mov.w	r9, #3
 800df32:	e7c1      	b.n	800deb8 <__gethex+0x1ac>
 800df34:	da09      	bge.n	800df4a <__gethex+0x23e>
 800df36:	1b75      	subs	r5, r6, r5
 800df38:	4621      	mov	r1, r4
 800df3a:	9801      	ldr	r0, [sp, #4]
 800df3c:	462a      	mov	r2, r5
 800df3e:	f7fe f963 	bl	800c208 <__lshift>
 800df42:	1b7f      	subs	r7, r7, r5
 800df44:	4604      	mov	r4, r0
 800df46:	f100 0a14 	add.w	sl, r0, #20
 800df4a:	f04f 0900 	mov.w	r9, #0
 800df4e:	e7b8      	b.n	800dec2 <__gethex+0x1b6>
 800df50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df54:	42bd      	cmp	r5, r7
 800df56:	dd6f      	ble.n	800e038 <__gethex+0x32c>
 800df58:	1bed      	subs	r5, r5, r7
 800df5a:	42ae      	cmp	r6, r5
 800df5c:	dc34      	bgt.n	800dfc8 <__gethex+0x2bc>
 800df5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df62:	2b02      	cmp	r3, #2
 800df64:	d022      	beq.n	800dfac <__gethex+0x2a0>
 800df66:	2b03      	cmp	r3, #3
 800df68:	d024      	beq.n	800dfb4 <__gethex+0x2a8>
 800df6a:	2b01      	cmp	r3, #1
 800df6c:	d115      	bne.n	800df9a <__gethex+0x28e>
 800df6e:	42ae      	cmp	r6, r5
 800df70:	d113      	bne.n	800df9a <__gethex+0x28e>
 800df72:	2e01      	cmp	r6, #1
 800df74:	d10b      	bne.n	800df8e <__gethex+0x282>
 800df76:	9a02      	ldr	r2, [sp, #8]
 800df78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df7c:	6013      	str	r3, [r2, #0]
 800df7e:	2301      	movs	r3, #1
 800df80:	6123      	str	r3, [r4, #16]
 800df82:	f8ca 3000 	str.w	r3, [sl]
 800df86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df88:	2562      	movs	r5, #98	@ 0x62
 800df8a:	601c      	str	r4, [r3, #0]
 800df8c:	e73a      	b.n	800de04 <__gethex+0xf8>
 800df8e:	1e71      	subs	r1, r6, #1
 800df90:	4620      	mov	r0, r4
 800df92:	f7fe fb72 	bl	800c67a <__any_on>
 800df96:	2800      	cmp	r0, #0
 800df98:	d1ed      	bne.n	800df76 <__gethex+0x26a>
 800df9a:	9801      	ldr	r0, [sp, #4]
 800df9c:	4621      	mov	r1, r4
 800df9e:	f7fd ff23 	bl	800bde8 <_Bfree>
 800dfa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	6013      	str	r3, [r2, #0]
 800dfa8:	2550      	movs	r5, #80	@ 0x50
 800dfaa:	e72b      	b.n	800de04 <__gethex+0xf8>
 800dfac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d1f3      	bne.n	800df9a <__gethex+0x28e>
 800dfb2:	e7e0      	b.n	800df76 <__gethex+0x26a>
 800dfb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d1dd      	bne.n	800df76 <__gethex+0x26a>
 800dfba:	e7ee      	b.n	800df9a <__gethex+0x28e>
 800dfbc:	08019ac3 	.word	0x08019ac3
 800dfc0:	08019a59 	.word	0x08019a59
 800dfc4:	08019b1a 	.word	0x08019b1a
 800dfc8:	1e6f      	subs	r7, r5, #1
 800dfca:	f1b9 0f00 	cmp.w	r9, #0
 800dfce:	d130      	bne.n	800e032 <__gethex+0x326>
 800dfd0:	b127      	cbz	r7, 800dfdc <__gethex+0x2d0>
 800dfd2:	4639      	mov	r1, r7
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f7fe fb50 	bl	800c67a <__any_on>
 800dfda:	4681      	mov	r9, r0
 800dfdc:	117a      	asrs	r2, r7, #5
 800dfde:	2301      	movs	r3, #1
 800dfe0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dfe4:	f007 071f 	and.w	r7, r7, #31
 800dfe8:	40bb      	lsls	r3, r7
 800dfea:	4213      	tst	r3, r2
 800dfec:	4629      	mov	r1, r5
 800dfee:	4620      	mov	r0, r4
 800dff0:	bf18      	it	ne
 800dff2:	f049 0902 	orrne.w	r9, r9, #2
 800dff6:	f7ff fe21 	bl	800dc3c <rshift>
 800dffa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dffe:	1b76      	subs	r6, r6, r5
 800e000:	2502      	movs	r5, #2
 800e002:	f1b9 0f00 	cmp.w	r9, #0
 800e006:	d047      	beq.n	800e098 <__gethex+0x38c>
 800e008:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e00c:	2b02      	cmp	r3, #2
 800e00e:	d015      	beq.n	800e03c <__gethex+0x330>
 800e010:	2b03      	cmp	r3, #3
 800e012:	d017      	beq.n	800e044 <__gethex+0x338>
 800e014:	2b01      	cmp	r3, #1
 800e016:	d109      	bne.n	800e02c <__gethex+0x320>
 800e018:	f019 0f02 	tst.w	r9, #2
 800e01c:	d006      	beq.n	800e02c <__gethex+0x320>
 800e01e:	f8da 3000 	ldr.w	r3, [sl]
 800e022:	ea49 0903 	orr.w	r9, r9, r3
 800e026:	f019 0f01 	tst.w	r9, #1
 800e02a:	d10e      	bne.n	800e04a <__gethex+0x33e>
 800e02c:	f045 0510 	orr.w	r5, r5, #16
 800e030:	e032      	b.n	800e098 <__gethex+0x38c>
 800e032:	f04f 0901 	mov.w	r9, #1
 800e036:	e7d1      	b.n	800dfdc <__gethex+0x2d0>
 800e038:	2501      	movs	r5, #1
 800e03a:	e7e2      	b.n	800e002 <__gethex+0x2f6>
 800e03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e03e:	f1c3 0301 	rsb	r3, r3, #1
 800e042:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e046:	2b00      	cmp	r3, #0
 800e048:	d0f0      	beq.n	800e02c <__gethex+0x320>
 800e04a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e04e:	f104 0314 	add.w	r3, r4, #20
 800e052:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e056:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e05a:	f04f 0c00 	mov.w	ip, #0
 800e05e:	4618      	mov	r0, r3
 800e060:	f853 2b04 	ldr.w	r2, [r3], #4
 800e064:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e068:	d01b      	beq.n	800e0a2 <__gethex+0x396>
 800e06a:	3201      	adds	r2, #1
 800e06c:	6002      	str	r2, [r0, #0]
 800e06e:	2d02      	cmp	r5, #2
 800e070:	f104 0314 	add.w	r3, r4, #20
 800e074:	d13c      	bne.n	800e0f0 <__gethex+0x3e4>
 800e076:	f8d8 2000 	ldr.w	r2, [r8]
 800e07a:	3a01      	subs	r2, #1
 800e07c:	42b2      	cmp	r2, r6
 800e07e:	d109      	bne.n	800e094 <__gethex+0x388>
 800e080:	1171      	asrs	r1, r6, #5
 800e082:	2201      	movs	r2, #1
 800e084:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e088:	f006 061f 	and.w	r6, r6, #31
 800e08c:	fa02 f606 	lsl.w	r6, r2, r6
 800e090:	421e      	tst	r6, r3
 800e092:	d13a      	bne.n	800e10a <__gethex+0x3fe>
 800e094:	f045 0520 	orr.w	r5, r5, #32
 800e098:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e09a:	601c      	str	r4, [r3, #0]
 800e09c:	9b02      	ldr	r3, [sp, #8]
 800e09e:	601f      	str	r7, [r3, #0]
 800e0a0:	e6b0      	b.n	800de04 <__gethex+0xf8>
 800e0a2:	4299      	cmp	r1, r3
 800e0a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0a8:	d8d9      	bhi.n	800e05e <__gethex+0x352>
 800e0aa:	68a3      	ldr	r3, [r4, #8]
 800e0ac:	459b      	cmp	fp, r3
 800e0ae:	db17      	blt.n	800e0e0 <__gethex+0x3d4>
 800e0b0:	6861      	ldr	r1, [r4, #4]
 800e0b2:	9801      	ldr	r0, [sp, #4]
 800e0b4:	3101      	adds	r1, #1
 800e0b6:	f7fd fe57 	bl	800bd68 <_Balloc>
 800e0ba:	4681      	mov	r9, r0
 800e0bc:	b918      	cbnz	r0, 800e0c6 <__gethex+0x3ba>
 800e0be:	4b1a      	ldr	r3, [pc, #104]	@ (800e128 <__gethex+0x41c>)
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	2184      	movs	r1, #132	@ 0x84
 800e0c4:	e6c5      	b.n	800de52 <__gethex+0x146>
 800e0c6:	6922      	ldr	r2, [r4, #16]
 800e0c8:	3202      	adds	r2, #2
 800e0ca:	f104 010c 	add.w	r1, r4, #12
 800e0ce:	0092      	lsls	r2, r2, #2
 800e0d0:	300c      	adds	r0, #12
 800e0d2:	f7ff fd6b 	bl	800dbac <memcpy>
 800e0d6:	4621      	mov	r1, r4
 800e0d8:	9801      	ldr	r0, [sp, #4]
 800e0da:	f7fd fe85 	bl	800bde8 <_Bfree>
 800e0de:	464c      	mov	r4, r9
 800e0e0:	6923      	ldr	r3, [r4, #16]
 800e0e2:	1c5a      	adds	r2, r3, #1
 800e0e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0e8:	6122      	str	r2, [r4, #16]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	615a      	str	r2, [r3, #20]
 800e0ee:	e7be      	b.n	800e06e <__gethex+0x362>
 800e0f0:	6922      	ldr	r2, [r4, #16]
 800e0f2:	455a      	cmp	r2, fp
 800e0f4:	dd0b      	ble.n	800e10e <__gethex+0x402>
 800e0f6:	2101      	movs	r1, #1
 800e0f8:	4620      	mov	r0, r4
 800e0fa:	f7ff fd9f 	bl	800dc3c <rshift>
 800e0fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e102:	3701      	adds	r7, #1
 800e104:	42bb      	cmp	r3, r7
 800e106:	f6ff aee0 	blt.w	800deca <__gethex+0x1be>
 800e10a:	2501      	movs	r5, #1
 800e10c:	e7c2      	b.n	800e094 <__gethex+0x388>
 800e10e:	f016 061f 	ands.w	r6, r6, #31
 800e112:	d0fa      	beq.n	800e10a <__gethex+0x3fe>
 800e114:	4453      	add	r3, sl
 800e116:	f1c6 0620 	rsb	r6, r6, #32
 800e11a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e11e:	f7fd ff15 	bl	800bf4c <__hi0bits>
 800e122:	42b0      	cmp	r0, r6
 800e124:	dbe7      	blt.n	800e0f6 <__gethex+0x3ea>
 800e126:	e7f0      	b.n	800e10a <__gethex+0x3fe>
 800e128:	08019a59 	.word	0x08019a59

0800e12c <L_shift>:
 800e12c:	f1c2 0208 	rsb	r2, r2, #8
 800e130:	0092      	lsls	r2, r2, #2
 800e132:	b570      	push	{r4, r5, r6, lr}
 800e134:	f1c2 0620 	rsb	r6, r2, #32
 800e138:	6843      	ldr	r3, [r0, #4]
 800e13a:	6804      	ldr	r4, [r0, #0]
 800e13c:	fa03 f506 	lsl.w	r5, r3, r6
 800e140:	432c      	orrs	r4, r5
 800e142:	40d3      	lsrs	r3, r2
 800e144:	6004      	str	r4, [r0, #0]
 800e146:	f840 3f04 	str.w	r3, [r0, #4]!
 800e14a:	4288      	cmp	r0, r1
 800e14c:	d3f4      	bcc.n	800e138 <L_shift+0xc>
 800e14e:	bd70      	pop	{r4, r5, r6, pc}

0800e150 <__match>:
 800e150:	b530      	push	{r4, r5, lr}
 800e152:	6803      	ldr	r3, [r0, #0]
 800e154:	3301      	adds	r3, #1
 800e156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e15a:	b914      	cbnz	r4, 800e162 <__match+0x12>
 800e15c:	6003      	str	r3, [r0, #0]
 800e15e:	2001      	movs	r0, #1
 800e160:	bd30      	pop	{r4, r5, pc}
 800e162:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e166:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e16a:	2d19      	cmp	r5, #25
 800e16c:	bf98      	it	ls
 800e16e:	3220      	addls	r2, #32
 800e170:	42a2      	cmp	r2, r4
 800e172:	d0f0      	beq.n	800e156 <__match+0x6>
 800e174:	2000      	movs	r0, #0
 800e176:	e7f3      	b.n	800e160 <__match+0x10>

0800e178 <__hexnan>:
 800e178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e17c:	680b      	ldr	r3, [r1, #0]
 800e17e:	6801      	ldr	r1, [r0, #0]
 800e180:	115e      	asrs	r6, r3, #5
 800e182:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e186:	f013 031f 	ands.w	r3, r3, #31
 800e18a:	b087      	sub	sp, #28
 800e18c:	bf18      	it	ne
 800e18e:	3604      	addne	r6, #4
 800e190:	2500      	movs	r5, #0
 800e192:	1f37      	subs	r7, r6, #4
 800e194:	4682      	mov	sl, r0
 800e196:	4690      	mov	r8, r2
 800e198:	9301      	str	r3, [sp, #4]
 800e19a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e19e:	46b9      	mov	r9, r7
 800e1a0:	463c      	mov	r4, r7
 800e1a2:	9502      	str	r5, [sp, #8]
 800e1a4:	46ab      	mov	fp, r5
 800e1a6:	784a      	ldrb	r2, [r1, #1]
 800e1a8:	1c4b      	adds	r3, r1, #1
 800e1aa:	9303      	str	r3, [sp, #12]
 800e1ac:	b342      	cbz	r2, 800e200 <__hexnan+0x88>
 800e1ae:	4610      	mov	r0, r2
 800e1b0:	9105      	str	r1, [sp, #20]
 800e1b2:	9204      	str	r2, [sp, #16]
 800e1b4:	f7ff fd94 	bl	800dce0 <__hexdig_fun>
 800e1b8:	2800      	cmp	r0, #0
 800e1ba:	d151      	bne.n	800e260 <__hexnan+0xe8>
 800e1bc:	9a04      	ldr	r2, [sp, #16]
 800e1be:	9905      	ldr	r1, [sp, #20]
 800e1c0:	2a20      	cmp	r2, #32
 800e1c2:	d818      	bhi.n	800e1f6 <__hexnan+0x7e>
 800e1c4:	9b02      	ldr	r3, [sp, #8]
 800e1c6:	459b      	cmp	fp, r3
 800e1c8:	dd13      	ble.n	800e1f2 <__hexnan+0x7a>
 800e1ca:	454c      	cmp	r4, r9
 800e1cc:	d206      	bcs.n	800e1dc <__hexnan+0x64>
 800e1ce:	2d07      	cmp	r5, #7
 800e1d0:	dc04      	bgt.n	800e1dc <__hexnan+0x64>
 800e1d2:	462a      	mov	r2, r5
 800e1d4:	4649      	mov	r1, r9
 800e1d6:	4620      	mov	r0, r4
 800e1d8:	f7ff ffa8 	bl	800e12c <L_shift>
 800e1dc:	4544      	cmp	r4, r8
 800e1de:	d952      	bls.n	800e286 <__hexnan+0x10e>
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	f1a4 0904 	sub.w	r9, r4, #4
 800e1e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e1ea:	f8cd b008 	str.w	fp, [sp, #8]
 800e1ee:	464c      	mov	r4, r9
 800e1f0:	461d      	mov	r5, r3
 800e1f2:	9903      	ldr	r1, [sp, #12]
 800e1f4:	e7d7      	b.n	800e1a6 <__hexnan+0x2e>
 800e1f6:	2a29      	cmp	r2, #41	@ 0x29
 800e1f8:	d157      	bne.n	800e2aa <__hexnan+0x132>
 800e1fa:	3102      	adds	r1, #2
 800e1fc:	f8ca 1000 	str.w	r1, [sl]
 800e200:	f1bb 0f00 	cmp.w	fp, #0
 800e204:	d051      	beq.n	800e2aa <__hexnan+0x132>
 800e206:	454c      	cmp	r4, r9
 800e208:	d206      	bcs.n	800e218 <__hexnan+0xa0>
 800e20a:	2d07      	cmp	r5, #7
 800e20c:	dc04      	bgt.n	800e218 <__hexnan+0xa0>
 800e20e:	462a      	mov	r2, r5
 800e210:	4649      	mov	r1, r9
 800e212:	4620      	mov	r0, r4
 800e214:	f7ff ff8a 	bl	800e12c <L_shift>
 800e218:	4544      	cmp	r4, r8
 800e21a:	d936      	bls.n	800e28a <__hexnan+0x112>
 800e21c:	f1a8 0204 	sub.w	r2, r8, #4
 800e220:	4623      	mov	r3, r4
 800e222:	f853 1b04 	ldr.w	r1, [r3], #4
 800e226:	f842 1f04 	str.w	r1, [r2, #4]!
 800e22a:	429f      	cmp	r7, r3
 800e22c:	d2f9      	bcs.n	800e222 <__hexnan+0xaa>
 800e22e:	1b3b      	subs	r3, r7, r4
 800e230:	f023 0303 	bic.w	r3, r3, #3
 800e234:	3304      	adds	r3, #4
 800e236:	3401      	adds	r4, #1
 800e238:	3e03      	subs	r6, #3
 800e23a:	42b4      	cmp	r4, r6
 800e23c:	bf88      	it	hi
 800e23e:	2304      	movhi	r3, #4
 800e240:	4443      	add	r3, r8
 800e242:	2200      	movs	r2, #0
 800e244:	f843 2b04 	str.w	r2, [r3], #4
 800e248:	429f      	cmp	r7, r3
 800e24a:	d2fb      	bcs.n	800e244 <__hexnan+0xcc>
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	b91b      	cbnz	r3, 800e258 <__hexnan+0xe0>
 800e250:	4547      	cmp	r7, r8
 800e252:	d128      	bne.n	800e2a6 <__hexnan+0x12e>
 800e254:	2301      	movs	r3, #1
 800e256:	603b      	str	r3, [r7, #0]
 800e258:	2005      	movs	r0, #5
 800e25a:	b007      	add	sp, #28
 800e25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e260:	3501      	adds	r5, #1
 800e262:	2d08      	cmp	r5, #8
 800e264:	f10b 0b01 	add.w	fp, fp, #1
 800e268:	dd06      	ble.n	800e278 <__hexnan+0x100>
 800e26a:	4544      	cmp	r4, r8
 800e26c:	d9c1      	bls.n	800e1f2 <__hexnan+0x7a>
 800e26e:	2300      	movs	r3, #0
 800e270:	f844 3c04 	str.w	r3, [r4, #-4]
 800e274:	2501      	movs	r5, #1
 800e276:	3c04      	subs	r4, #4
 800e278:	6822      	ldr	r2, [r4, #0]
 800e27a:	f000 000f 	and.w	r0, r0, #15
 800e27e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e282:	6020      	str	r0, [r4, #0]
 800e284:	e7b5      	b.n	800e1f2 <__hexnan+0x7a>
 800e286:	2508      	movs	r5, #8
 800e288:	e7b3      	b.n	800e1f2 <__hexnan+0x7a>
 800e28a:	9b01      	ldr	r3, [sp, #4]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d0dd      	beq.n	800e24c <__hexnan+0xd4>
 800e290:	f1c3 0320 	rsb	r3, r3, #32
 800e294:	f04f 32ff 	mov.w	r2, #4294967295
 800e298:	40da      	lsrs	r2, r3
 800e29a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e29e:	4013      	ands	r3, r2
 800e2a0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2a4:	e7d2      	b.n	800e24c <__hexnan+0xd4>
 800e2a6:	3f04      	subs	r7, #4
 800e2a8:	e7d0      	b.n	800e24c <__hexnan+0xd4>
 800e2aa:	2004      	movs	r0, #4
 800e2ac:	e7d5      	b.n	800e25a <__hexnan+0xe2>

0800e2ae <__ascii_mbtowc>:
 800e2ae:	b082      	sub	sp, #8
 800e2b0:	b901      	cbnz	r1, 800e2b4 <__ascii_mbtowc+0x6>
 800e2b2:	a901      	add	r1, sp, #4
 800e2b4:	b142      	cbz	r2, 800e2c8 <__ascii_mbtowc+0x1a>
 800e2b6:	b14b      	cbz	r3, 800e2cc <__ascii_mbtowc+0x1e>
 800e2b8:	7813      	ldrb	r3, [r2, #0]
 800e2ba:	600b      	str	r3, [r1, #0]
 800e2bc:	7812      	ldrb	r2, [r2, #0]
 800e2be:	1e10      	subs	r0, r2, #0
 800e2c0:	bf18      	it	ne
 800e2c2:	2001      	movne	r0, #1
 800e2c4:	b002      	add	sp, #8
 800e2c6:	4770      	bx	lr
 800e2c8:	4610      	mov	r0, r2
 800e2ca:	e7fb      	b.n	800e2c4 <__ascii_mbtowc+0x16>
 800e2cc:	f06f 0001 	mvn.w	r0, #1
 800e2d0:	e7f8      	b.n	800e2c4 <__ascii_mbtowc+0x16>

0800e2d2 <_realloc_r>:
 800e2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d6:	4607      	mov	r7, r0
 800e2d8:	4614      	mov	r4, r2
 800e2da:	460d      	mov	r5, r1
 800e2dc:	b921      	cbnz	r1, 800e2e8 <_realloc_r+0x16>
 800e2de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e2:	4611      	mov	r1, r2
 800e2e4:	f7fd bcb4 	b.w	800bc50 <_malloc_r>
 800e2e8:	b92a      	cbnz	r2, 800e2f6 <_realloc_r+0x24>
 800e2ea:	f7fd fc3d 	bl	800bb68 <_free_r>
 800e2ee:	4625      	mov	r5, r4
 800e2f0:	4628      	mov	r0, r5
 800e2f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2f6:	f000 f840 	bl	800e37a <_malloc_usable_size_r>
 800e2fa:	4284      	cmp	r4, r0
 800e2fc:	4606      	mov	r6, r0
 800e2fe:	d802      	bhi.n	800e306 <_realloc_r+0x34>
 800e300:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e304:	d8f4      	bhi.n	800e2f0 <_realloc_r+0x1e>
 800e306:	4621      	mov	r1, r4
 800e308:	4638      	mov	r0, r7
 800e30a:	f7fd fca1 	bl	800bc50 <_malloc_r>
 800e30e:	4680      	mov	r8, r0
 800e310:	b908      	cbnz	r0, 800e316 <_realloc_r+0x44>
 800e312:	4645      	mov	r5, r8
 800e314:	e7ec      	b.n	800e2f0 <_realloc_r+0x1e>
 800e316:	42b4      	cmp	r4, r6
 800e318:	4622      	mov	r2, r4
 800e31a:	4629      	mov	r1, r5
 800e31c:	bf28      	it	cs
 800e31e:	4632      	movcs	r2, r6
 800e320:	f7ff fc44 	bl	800dbac <memcpy>
 800e324:	4629      	mov	r1, r5
 800e326:	4638      	mov	r0, r7
 800e328:	f7fd fc1e 	bl	800bb68 <_free_r>
 800e32c:	e7f1      	b.n	800e312 <_realloc_r+0x40>

0800e32e <__ascii_wctomb>:
 800e32e:	4603      	mov	r3, r0
 800e330:	4608      	mov	r0, r1
 800e332:	b141      	cbz	r1, 800e346 <__ascii_wctomb+0x18>
 800e334:	2aff      	cmp	r2, #255	@ 0xff
 800e336:	d904      	bls.n	800e342 <__ascii_wctomb+0x14>
 800e338:	228a      	movs	r2, #138	@ 0x8a
 800e33a:	601a      	str	r2, [r3, #0]
 800e33c:	f04f 30ff 	mov.w	r0, #4294967295
 800e340:	4770      	bx	lr
 800e342:	700a      	strb	r2, [r1, #0]
 800e344:	2001      	movs	r0, #1
 800e346:	4770      	bx	lr

0800e348 <fiprintf>:
 800e348:	b40e      	push	{r1, r2, r3}
 800e34a:	b503      	push	{r0, r1, lr}
 800e34c:	4601      	mov	r1, r0
 800e34e:	ab03      	add	r3, sp, #12
 800e350:	4805      	ldr	r0, [pc, #20]	@ (800e368 <fiprintf+0x20>)
 800e352:	f853 2b04 	ldr.w	r2, [r3], #4
 800e356:	6800      	ldr	r0, [r0, #0]
 800e358:	9301      	str	r3, [sp, #4]
 800e35a:	f7ff f9b5 	bl	800d6c8 <_vfiprintf_r>
 800e35e:	b002      	add	sp, #8
 800e360:	f85d eb04 	ldr.w	lr, [sp], #4
 800e364:	b003      	add	sp, #12
 800e366:	4770      	bx	lr
 800e368:	20000044 	.word	0x20000044

0800e36c <abort>:
 800e36c:	b508      	push	{r3, lr}
 800e36e:	2006      	movs	r0, #6
 800e370:	f000 f834 	bl	800e3dc <raise>
 800e374:	2001      	movs	r0, #1
 800e376:	f7f4 fca1 	bl	8002cbc <_exit>

0800e37a <_malloc_usable_size_r>:
 800e37a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e37e:	1f18      	subs	r0, r3, #4
 800e380:	2b00      	cmp	r3, #0
 800e382:	bfbc      	itt	lt
 800e384:	580b      	ldrlt	r3, [r1, r0]
 800e386:	18c0      	addlt	r0, r0, r3
 800e388:	4770      	bx	lr

0800e38a <_raise_r>:
 800e38a:	291f      	cmp	r1, #31
 800e38c:	b538      	push	{r3, r4, r5, lr}
 800e38e:	4605      	mov	r5, r0
 800e390:	460c      	mov	r4, r1
 800e392:	d904      	bls.n	800e39e <_raise_r+0x14>
 800e394:	2316      	movs	r3, #22
 800e396:	6003      	str	r3, [r0, #0]
 800e398:	f04f 30ff 	mov.w	r0, #4294967295
 800e39c:	bd38      	pop	{r3, r4, r5, pc}
 800e39e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e3a0:	b112      	cbz	r2, 800e3a8 <_raise_r+0x1e>
 800e3a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3a6:	b94b      	cbnz	r3, 800e3bc <_raise_r+0x32>
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	f000 f831 	bl	800e410 <_getpid_r>
 800e3ae:	4622      	mov	r2, r4
 800e3b0:	4601      	mov	r1, r0
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3b8:	f000 b818 	b.w	800e3ec <_kill_r>
 800e3bc:	2b01      	cmp	r3, #1
 800e3be:	d00a      	beq.n	800e3d6 <_raise_r+0x4c>
 800e3c0:	1c59      	adds	r1, r3, #1
 800e3c2:	d103      	bne.n	800e3cc <_raise_r+0x42>
 800e3c4:	2316      	movs	r3, #22
 800e3c6:	6003      	str	r3, [r0, #0]
 800e3c8:	2001      	movs	r0, #1
 800e3ca:	e7e7      	b.n	800e39c <_raise_r+0x12>
 800e3cc:	2100      	movs	r1, #0
 800e3ce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	4798      	blx	r3
 800e3d6:	2000      	movs	r0, #0
 800e3d8:	e7e0      	b.n	800e39c <_raise_r+0x12>
	...

0800e3dc <raise>:
 800e3dc:	4b02      	ldr	r3, [pc, #8]	@ (800e3e8 <raise+0xc>)
 800e3de:	4601      	mov	r1, r0
 800e3e0:	6818      	ldr	r0, [r3, #0]
 800e3e2:	f7ff bfd2 	b.w	800e38a <_raise_r>
 800e3e6:	bf00      	nop
 800e3e8:	20000044 	.word	0x20000044

0800e3ec <_kill_r>:
 800e3ec:	b538      	push	{r3, r4, r5, lr}
 800e3ee:	4d07      	ldr	r5, [pc, #28]	@ (800e40c <_kill_r+0x20>)
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	4604      	mov	r4, r0
 800e3f4:	4608      	mov	r0, r1
 800e3f6:	4611      	mov	r1, r2
 800e3f8:	602b      	str	r3, [r5, #0]
 800e3fa:	f7f4 fc4f 	bl	8002c9c <_kill>
 800e3fe:	1c43      	adds	r3, r0, #1
 800e400:	d102      	bne.n	800e408 <_kill_r+0x1c>
 800e402:	682b      	ldr	r3, [r5, #0]
 800e404:	b103      	cbz	r3, 800e408 <_kill_r+0x1c>
 800e406:	6023      	str	r3, [r4, #0]
 800e408:	bd38      	pop	{r3, r4, r5, pc}
 800e40a:	bf00      	nop
 800e40c:	2000ef48 	.word	0x2000ef48

0800e410 <_getpid_r>:
 800e410:	f7f4 bc3c 	b.w	8002c8c <_getpid>

0800e414 <log10f>:
 800e414:	b508      	push	{r3, lr}
 800e416:	ed2d 8b02 	vpush	{d8}
 800e41a:	eeb0 8a40 	vmov.f32	s16, s0
 800e41e:	f000 f9d3 	bl	800e7c8 <__ieee754_log10f>
 800e422:	eeb4 8a48 	vcmp.f32	s16, s16
 800e426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e42a:	d60f      	bvs.n	800e44c <log10f+0x38>
 800e42c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e434:	d80a      	bhi.n	800e44c <log10f+0x38>
 800e436:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e43e:	d108      	bne.n	800e452 <log10f+0x3e>
 800e440:	f7fc fd04 	bl	800ae4c <__errno>
 800e444:	2322      	movs	r3, #34	@ 0x22
 800e446:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e468 <log10f+0x54>
 800e44a:	6003      	str	r3, [r0, #0]
 800e44c:	ecbd 8b02 	vpop	{d8}
 800e450:	bd08      	pop	{r3, pc}
 800e452:	f7fc fcfb 	bl	800ae4c <__errno>
 800e456:	ecbd 8b02 	vpop	{d8}
 800e45a:	2321      	movs	r3, #33	@ 0x21
 800e45c:	6003      	str	r3, [r0, #0]
 800e45e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e462:	4802      	ldr	r0, [pc, #8]	@ (800e46c <log10f+0x58>)
 800e464:	f7fc bd20 	b.w	800aea8 <nanf>
 800e468:	ff800000 	.word	0xff800000
 800e46c:	08019b19 	.word	0x08019b19

0800e470 <powf>:
 800e470:	b508      	push	{r3, lr}
 800e472:	ed2d 8b04 	vpush	{d8-d9}
 800e476:	eeb0 8a60 	vmov.f32	s16, s1
 800e47a:	eeb0 9a40 	vmov.f32	s18, s0
 800e47e:	f000 f9fb 	bl	800e878 <__ieee754_powf>
 800e482:	eeb4 8a48 	vcmp.f32	s16, s16
 800e486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e48a:	eef0 8a40 	vmov.f32	s17, s0
 800e48e:	d63e      	bvs.n	800e50e <powf+0x9e>
 800e490:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e498:	d112      	bne.n	800e4c0 <powf+0x50>
 800e49a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a2:	d039      	beq.n	800e518 <powf+0xa8>
 800e4a4:	eeb0 0a48 	vmov.f32	s0, s16
 800e4a8:	f000 f89c 	bl	800e5e4 <finitef>
 800e4ac:	b378      	cbz	r0, 800e50e <powf+0x9e>
 800e4ae:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b6:	d52a      	bpl.n	800e50e <powf+0x9e>
 800e4b8:	f7fc fcc8 	bl	800ae4c <__errno>
 800e4bc:	2322      	movs	r3, #34	@ 0x22
 800e4be:	e014      	b.n	800e4ea <powf+0x7a>
 800e4c0:	f000 f890 	bl	800e5e4 <finitef>
 800e4c4:	b998      	cbnz	r0, 800e4ee <powf+0x7e>
 800e4c6:	eeb0 0a49 	vmov.f32	s0, s18
 800e4ca:	f000 f88b 	bl	800e5e4 <finitef>
 800e4ce:	b170      	cbz	r0, 800e4ee <powf+0x7e>
 800e4d0:	eeb0 0a48 	vmov.f32	s0, s16
 800e4d4:	f000 f886 	bl	800e5e4 <finitef>
 800e4d8:	b148      	cbz	r0, 800e4ee <powf+0x7e>
 800e4da:	eef4 8a68 	vcmp.f32	s17, s17
 800e4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4e2:	d7e9      	bvc.n	800e4b8 <powf+0x48>
 800e4e4:	f7fc fcb2 	bl	800ae4c <__errno>
 800e4e8:	2321      	movs	r3, #33	@ 0x21
 800e4ea:	6003      	str	r3, [r0, #0]
 800e4ec:	e00f      	b.n	800e50e <powf+0x9e>
 800e4ee:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e4f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4f6:	d10a      	bne.n	800e50e <powf+0x9e>
 800e4f8:	eeb0 0a49 	vmov.f32	s0, s18
 800e4fc:	f000 f872 	bl	800e5e4 <finitef>
 800e500:	b128      	cbz	r0, 800e50e <powf+0x9e>
 800e502:	eeb0 0a48 	vmov.f32	s0, s16
 800e506:	f000 f86d 	bl	800e5e4 <finitef>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	d1d4      	bne.n	800e4b8 <powf+0x48>
 800e50e:	eeb0 0a68 	vmov.f32	s0, s17
 800e512:	ecbd 8b04 	vpop	{d8-d9}
 800e516:	bd08      	pop	{r3, pc}
 800e518:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e51c:	e7f7      	b.n	800e50e <powf+0x9e>
	...

0800e520 <sqrtf>:
 800e520:	b508      	push	{r3, lr}
 800e522:	ed2d 8b02 	vpush	{d8}
 800e526:	eeb0 8a40 	vmov.f32	s16, s0
 800e52a:	f000 f865 	bl	800e5f8 <__ieee754_sqrtf>
 800e52e:	eeb4 8a48 	vcmp.f32	s16, s16
 800e532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e536:	d60c      	bvs.n	800e552 <sqrtf+0x32>
 800e538:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e558 <sqrtf+0x38>
 800e53c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e544:	d505      	bpl.n	800e552 <sqrtf+0x32>
 800e546:	f7fc fc81 	bl	800ae4c <__errno>
 800e54a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e54e:	2321      	movs	r3, #33	@ 0x21
 800e550:	6003      	str	r3, [r0, #0]
 800e552:	ecbd 8b02 	vpop	{d8}
 800e556:	bd08      	pop	{r3, pc}
 800e558:	00000000 	.word	0x00000000

0800e55c <cosf>:
 800e55c:	ee10 3a10 	vmov	r3, s0
 800e560:	b507      	push	{r0, r1, r2, lr}
 800e562:	4a1e      	ldr	r2, [pc, #120]	@ (800e5dc <cosf+0x80>)
 800e564:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e568:	4293      	cmp	r3, r2
 800e56a:	d806      	bhi.n	800e57a <cosf+0x1e>
 800e56c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e5e0 <cosf+0x84>
 800e570:	b003      	add	sp, #12
 800e572:	f85d eb04 	ldr.w	lr, [sp], #4
 800e576:	f000 b887 	b.w	800e688 <__kernel_cosf>
 800e57a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e57e:	d304      	bcc.n	800e58a <cosf+0x2e>
 800e580:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e584:	b003      	add	sp, #12
 800e586:	f85d fb04 	ldr.w	pc, [sp], #4
 800e58a:	4668      	mov	r0, sp
 800e58c:	f000 fc42 	bl	800ee14 <__ieee754_rem_pio2f>
 800e590:	f000 0003 	and.w	r0, r0, #3
 800e594:	2801      	cmp	r0, #1
 800e596:	d009      	beq.n	800e5ac <cosf+0x50>
 800e598:	2802      	cmp	r0, #2
 800e59a:	d010      	beq.n	800e5be <cosf+0x62>
 800e59c:	b9b0      	cbnz	r0, 800e5cc <cosf+0x70>
 800e59e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5a2:	ed9d 0a00 	vldr	s0, [sp]
 800e5a6:	f000 f86f 	bl	800e688 <__kernel_cosf>
 800e5aa:	e7eb      	b.n	800e584 <cosf+0x28>
 800e5ac:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5b0:	ed9d 0a00 	vldr	s0, [sp]
 800e5b4:	f000 f8c0 	bl	800e738 <__kernel_sinf>
 800e5b8:	eeb1 0a40 	vneg.f32	s0, s0
 800e5bc:	e7e2      	b.n	800e584 <cosf+0x28>
 800e5be:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5c2:	ed9d 0a00 	vldr	s0, [sp]
 800e5c6:	f000 f85f 	bl	800e688 <__kernel_cosf>
 800e5ca:	e7f5      	b.n	800e5b8 <cosf+0x5c>
 800e5cc:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5d0:	ed9d 0a00 	vldr	s0, [sp]
 800e5d4:	2001      	movs	r0, #1
 800e5d6:	f000 f8af 	bl	800e738 <__kernel_sinf>
 800e5da:	e7d3      	b.n	800e584 <cosf+0x28>
 800e5dc:	3f490fd8 	.word	0x3f490fd8
 800e5e0:	00000000 	.word	0x00000000

0800e5e4 <finitef>:
 800e5e4:	ee10 3a10 	vmov	r3, s0
 800e5e8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e5ec:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e5f0:	bfac      	ite	ge
 800e5f2:	2000      	movge	r0, #0
 800e5f4:	2001      	movlt	r0, #1
 800e5f6:	4770      	bx	lr

0800e5f8 <__ieee754_sqrtf>:
 800e5f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e5fc:	4770      	bx	lr
	...

0800e600 <floorf>:
 800e600:	ee10 3a10 	vmov	r3, s0
 800e604:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e608:	3a7f      	subs	r2, #127	@ 0x7f
 800e60a:	2a16      	cmp	r2, #22
 800e60c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e610:	dc2b      	bgt.n	800e66a <floorf+0x6a>
 800e612:	2a00      	cmp	r2, #0
 800e614:	da12      	bge.n	800e63c <floorf+0x3c>
 800e616:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e67c <floorf+0x7c>
 800e61a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e61e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e626:	dd06      	ble.n	800e636 <floorf+0x36>
 800e628:	2b00      	cmp	r3, #0
 800e62a:	da24      	bge.n	800e676 <floorf+0x76>
 800e62c:	2900      	cmp	r1, #0
 800e62e:	4b14      	ldr	r3, [pc, #80]	@ (800e680 <floorf+0x80>)
 800e630:	bf08      	it	eq
 800e632:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e636:	ee00 3a10 	vmov	s0, r3
 800e63a:	4770      	bx	lr
 800e63c:	4911      	ldr	r1, [pc, #68]	@ (800e684 <floorf+0x84>)
 800e63e:	4111      	asrs	r1, r2
 800e640:	420b      	tst	r3, r1
 800e642:	d0fa      	beq.n	800e63a <floorf+0x3a>
 800e644:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e67c <floorf+0x7c>
 800e648:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e64c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e654:	ddef      	ble.n	800e636 <floorf+0x36>
 800e656:	2b00      	cmp	r3, #0
 800e658:	bfbe      	ittt	lt
 800e65a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e65e:	fa40 f202 	asrlt.w	r2, r0, r2
 800e662:	189b      	addlt	r3, r3, r2
 800e664:	ea23 0301 	bic.w	r3, r3, r1
 800e668:	e7e5      	b.n	800e636 <floorf+0x36>
 800e66a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e66e:	d3e4      	bcc.n	800e63a <floorf+0x3a>
 800e670:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e674:	4770      	bx	lr
 800e676:	2300      	movs	r3, #0
 800e678:	e7dd      	b.n	800e636 <floorf+0x36>
 800e67a:	bf00      	nop
 800e67c:	7149f2ca 	.word	0x7149f2ca
 800e680:	bf800000 	.word	0xbf800000
 800e684:	007fffff 	.word	0x007fffff

0800e688 <__kernel_cosf>:
 800e688:	ee10 3a10 	vmov	r3, s0
 800e68c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e690:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e694:	eef0 6a40 	vmov.f32	s13, s0
 800e698:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e69c:	d204      	bcs.n	800e6a8 <__kernel_cosf+0x20>
 800e69e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e6a2:	ee17 2a90 	vmov	r2, s15
 800e6a6:	b342      	cbz	r2, 800e6fa <__kernel_cosf+0x72>
 800e6a8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e6ac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e718 <__kernel_cosf+0x90>
 800e6b0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e71c <__kernel_cosf+0x94>
 800e6b4:	4a1a      	ldr	r2, [pc, #104]	@ (800e720 <__kernel_cosf+0x98>)
 800e6b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e6ba:	4293      	cmp	r3, r2
 800e6bc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e724 <__kernel_cosf+0x9c>
 800e6c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e6c4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e728 <__kernel_cosf+0xa0>
 800e6c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e6cc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e72c <__kernel_cosf+0xa4>
 800e6d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e6d4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e730 <__kernel_cosf+0xa8>
 800e6d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e6dc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e6e0:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e6e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e6e8:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e6ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6f0:	d804      	bhi.n	800e6fc <__kernel_cosf+0x74>
 800e6f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e6f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e6fa:	4770      	bx	lr
 800e6fc:	4a0d      	ldr	r2, [pc, #52]	@ (800e734 <__kernel_cosf+0xac>)
 800e6fe:	4293      	cmp	r3, r2
 800e700:	bf9a      	itte	ls
 800e702:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e706:	ee07 3a10 	vmovls	s14, r3
 800e70a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e70e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e712:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e716:	e7ec      	b.n	800e6f2 <__kernel_cosf+0x6a>
 800e718:	ad47d74e 	.word	0xad47d74e
 800e71c:	310f74f6 	.word	0x310f74f6
 800e720:	3e999999 	.word	0x3e999999
 800e724:	b493f27c 	.word	0xb493f27c
 800e728:	37d00d01 	.word	0x37d00d01
 800e72c:	bab60b61 	.word	0xbab60b61
 800e730:	3d2aaaab 	.word	0x3d2aaaab
 800e734:	3f480000 	.word	0x3f480000

0800e738 <__kernel_sinf>:
 800e738:	ee10 3a10 	vmov	r3, s0
 800e73c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e740:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e744:	d204      	bcs.n	800e750 <__kernel_sinf+0x18>
 800e746:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e74a:	ee17 3a90 	vmov	r3, s15
 800e74e:	b35b      	cbz	r3, 800e7a8 <__kernel_sinf+0x70>
 800e750:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e754:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e7ac <__kernel_sinf+0x74>
 800e758:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e7b0 <__kernel_sinf+0x78>
 800e75c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e760:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e7b4 <__kernel_sinf+0x7c>
 800e764:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e768:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e7b8 <__kernel_sinf+0x80>
 800e76c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e770:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e7bc <__kernel_sinf+0x84>
 800e774:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e778:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e77c:	b930      	cbnz	r0, 800e78c <__kernel_sinf+0x54>
 800e77e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e7c0 <__kernel_sinf+0x88>
 800e782:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e786:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e78a:	4770      	bx	lr
 800e78c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e790:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e794:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e798:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e79c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e7c4 <__kernel_sinf+0x8c>
 800e7a0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e7a4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e7a8:	4770      	bx	lr
 800e7aa:	bf00      	nop
 800e7ac:	2f2ec9d3 	.word	0x2f2ec9d3
 800e7b0:	b2d72f34 	.word	0xb2d72f34
 800e7b4:	3638ef1b 	.word	0x3638ef1b
 800e7b8:	b9500d01 	.word	0xb9500d01
 800e7bc:	3c088889 	.word	0x3c088889
 800e7c0:	be2aaaab 	.word	0xbe2aaaab
 800e7c4:	3e2aaaab 	.word	0x3e2aaaab

0800e7c8 <__ieee754_log10f>:
 800e7c8:	b508      	push	{r3, lr}
 800e7ca:	ee10 3a10 	vmov	r3, s0
 800e7ce:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e7d2:	ed2d 8b02 	vpush	{d8}
 800e7d6:	d108      	bne.n	800e7ea <__ieee754_log10f+0x22>
 800e7d8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800e860 <__ieee754_log10f+0x98>
 800e7dc:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800e864 <__ieee754_log10f+0x9c>
 800e7e0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e7e4:	ecbd 8b02 	vpop	{d8}
 800e7e8:	bd08      	pop	{r3, pc}
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	461a      	mov	r2, r3
 800e7ee:	da02      	bge.n	800e7f6 <__ieee754_log10f+0x2e>
 800e7f0:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e7f4:	e7f2      	b.n	800e7dc <__ieee754_log10f+0x14>
 800e7f6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e7fa:	db02      	blt.n	800e802 <__ieee754_log10f+0x3a>
 800e7fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e800:	e7f0      	b.n	800e7e4 <__ieee754_log10f+0x1c>
 800e802:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e806:	bfbf      	itttt	lt
 800e808:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800e868 <__ieee754_log10f+0xa0>
 800e80c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e810:	f06f 0118 	mvnlt.w	r1, #24
 800e814:	ee17 2a90 	vmovlt	r2, s15
 800e818:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e81c:	bfa8      	it	ge
 800e81e:	2100      	movge	r1, #0
 800e820:	3b7f      	subs	r3, #127	@ 0x7f
 800e822:	440b      	add	r3, r1
 800e824:	0fd9      	lsrs	r1, r3, #31
 800e826:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800e82a:	ee07 3a90 	vmov	s15, r3
 800e82e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e832:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800e836:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800e83a:	ee00 3a10 	vmov	s0, r3
 800e83e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800e842:	f000 ff13 	bl	800f66c <__ieee754_logf>
 800e846:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e86c <__ieee754_log10f+0xa4>
 800e84a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e84e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e870 <__ieee754_log10f+0xa8>
 800e852:	eea8 0a27 	vfma.f32	s0, s16, s15
 800e856:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800e874 <__ieee754_log10f+0xac>
 800e85a:	eea8 0a27 	vfma.f32	s0, s16, s15
 800e85e:	e7c1      	b.n	800e7e4 <__ieee754_log10f+0x1c>
 800e860:	cc000000 	.word	0xcc000000
 800e864:	00000000 	.word	0x00000000
 800e868:	4c000000 	.word	0x4c000000
 800e86c:	3ede5bd9 	.word	0x3ede5bd9
 800e870:	355427db 	.word	0x355427db
 800e874:	3e9a2080 	.word	0x3e9a2080

0800e878 <__ieee754_powf>:
 800e878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e87c:	ee10 4a90 	vmov	r4, s1
 800e880:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e884:	ed2d 8b02 	vpush	{d8}
 800e888:	ee10 6a10 	vmov	r6, s0
 800e88c:	eeb0 8a40 	vmov.f32	s16, s0
 800e890:	eef0 8a60 	vmov.f32	s17, s1
 800e894:	d10c      	bne.n	800e8b0 <__ieee754_powf+0x38>
 800e896:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e89a:	0076      	lsls	r6, r6, #1
 800e89c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e8a0:	f240 8274 	bls.w	800ed8c <__ieee754_powf+0x514>
 800e8a4:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e8a8:	ecbd 8b02 	vpop	{d8}
 800e8ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8b0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e8b4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e8b8:	d802      	bhi.n	800e8c0 <__ieee754_powf+0x48>
 800e8ba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e8be:	d908      	bls.n	800e8d2 <__ieee754_powf+0x5a>
 800e8c0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e8c4:	d1ee      	bne.n	800e8a4 <__ieee754_powf+0x2c>
 800e8c6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e8ca:	0064      	lsls	r4, r4, #1
 800e8cc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e8d0:	e7e6      	b.n	800e8a0 <__ieee754_powf+0x28>
 800e8d2:	2e00      	cmp	r6, #0
 800e8d4:	da1f      	bge.n	800e916 <__ieee754_powf+0x9e>
 800e8d6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e8da:	f080 8260 	bcs.w	800ed9e <__ieee754_powf+0x526>
 800e8de:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e8e2:	d32f      	bcc.n	800e944 <__ieee754_powf+0xcc>
 800e8e4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e8e8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e8ec:	fa49 f503 	asr.w	r5, r9, r3
 800e8f0:	fa05 f303 	lsl.w	r3, r5, r3
 800e8f4:	454b      	cmp	r3, r9
 800e8f6:	d123      	bne.n	800e940 <__ieee754_powf+0xc8>
 800e8f8:	f005 0501 	and.w	r5, r5, #1
 800e8fc:	f1c5 0502 	rsb	r5, r5, #2
 800e900:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e904:	d11f      	bne.n	800e946 <__ieee754_powf+0xce>
 800e906:	2c00      	cmp	r4, #0
 800e908:	f280 8246 	bge.w	800ed98 <__ieee754_powf+0x520>
 800e90c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e910:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e914:	e7c8      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e916:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e91a:	d111      	bne.n	800e940 <__ieee754_powf+0xc8>
 800e91c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e920:	f000 8234 	beq.w	800ed8c <__ieee754_powf+0x514>
 800e924:	d906      	bls.n	800e934 <__ieee754_powf+0xbc>
 800e926:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800ec3c <__ieee754_powf+0x3c4>
 800e92a:	2c00      	cmp	r4, #0
 800e92c:	bfa8      	it	ge
 800e92e:	eeb0 0a68 	vmovge.f32	s0, s17
 800e932:	e7b9      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e934:	2c00      	cmp	r4, #0
 800e936:	f280 822c 	bge.w	800ed92 <__ieee754_powf+0x51a>
 800e93a:	eeb1 0a68 	vneg.f32	s0, s17
 800e93e:	e7b3      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e940:	2500      	movs	r5, #0
 800e942:	e7dd      	b.n	800e900 <__ieee754_powf+0x88>
 800e944:	2500      	movs	r5, #0
 800e946:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e94a:	d102      	bne.n	800e952 <__ieee754_powf+0xda>
 800e94c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e950:	e7aa      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e952:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e956:	f040 8227 	bne.w	800eda8 <__ieee754_powf+0x530>
 800e95a:	2e00      	cmp	r6, #0
 800e95c:	f2c0 8224 	blt.w	800eda8 <__ieee754_powf+0x530>
 800e960:	eeb0 0a48 	vmov.f32	s0, s16
 800e964:	ecbd 8b02 	vpop	{d8}
 800e968:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e96c:	f7ff be44 	b.w	800e5f8 <__ieee754_sqrtf>
 800e970:	2d01      	cmp	r5, #1
 800e972:	d199      	bne.n	800e8a8 <__ieee754_powf+0x30>
 800e974:	eeb1 0a40 	vneg.f32	s0, s0
 800e978:	e796      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e97a:	0ff0      	lsrs	r0, r6, #31
 800e97c:	3801      	subs	r0, #1
 800e97e:	ea55 0300 	orrs.w	r3, r5, r0
 800e982:	d104      	bne.n	800e98e <__ieee754_powf+0x116>
 800e984:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e988:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e98c:	e78c      	b.n	800e8a8 <__ieee754_powf+0x30>
 800e98e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e992:	d96d      	bls.n	800ea70 <__ieee754_powf+0x1f8>
 800e994:	4baa      	ldr	r3, [pc, #680]	@ (800ec40 <__ieee754_powf+0x3c8>)
 800e996:	4598      	cmp	r8, r3
 800e998:	d808      	bhi.n	800e9ac <__ieee754_powf+0x134>
 800e99a:	2c00      	cmp	r4, #0
 800e99c:	da0b      	bge.n	800e9b6 <__ieee754_powf+0x13e>
 800e99e:	2000      	movs	r0, #0
 800e9a0:	ecbd 8b02 	vpop	{d8}
 800e9a4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9a8:	f000 bbf2 	b.w	800f190 <__math_oflowf>
 800e9ac:	4ba5      	ldr	r3, [pc, #660]	@ (800ec44 <__ieee754_powf+0x3cc>)
 800e9ae:	4598      	cmp	r8, r3
 800e9b0:	d908      	bls.n	800e9c4 <__ieee754_powf+0x14c>
 800e9b2:	2c00      	cmp	r4, #0
 800e9b4:	dcf3      	bgt.n	800e99e <__ieee754_powf+0x126>
 800e9b6:	2000      	movs	r0, #0
 800e9b8:	ecbd 8b02 	vpop	{d8}
 800e9bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9c0:	f000 bbe0 	b.w	800f184 <__math_uflowf>
 800e9c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e9c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e9cc:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800ec48 <__ieee754_powf+0x3d0>
 800e9d0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e9d4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e9d8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e9dc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e9e0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e9e4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800ec4c <__ieee754_powf+0x3d4>
 800e9e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e9ec:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800ec50 <__ieee754_powf+0x3d8>
 800e9f0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e9f4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800ec54 <__ieee754_powf+0x3dc>
 800e9f8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e9fc:	eeb0 7a67 	vmov.f32	s14, s15
 800ea00:	eea0 7a26 	vfma.f32	s14, s0, s13
 800ea04:	ee17 3a10 	vmov	r3, s14
 800ea08:	f36f 030b 	bfc	r3, #0, #12
 800ea0c:	ee07 3a10 	vmov	s14, r3
 800ea10:	eeb0 6a47 	vmov.f32	s12, s14
 800ea14:	eea0 6a66 	vfms.f32	s12, s0, s13
 800ea18:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ea1c:	3d01      	subs	r5, #1
 800ea1e:	4305      	orrs	r5, r0
 800ea20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea24:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800ea28:	f36f 040b 	bfc	r4, #0, #12
 800ea2c:	bf18      	it	ne
 800ea2e:	eeb0 8a66 	vmovne.f32	s16, s13
 800ea32:	ee06 4a90 	vmov	s13, r4
 800ea36:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800ea3a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800ea3e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800ea42:	eee6 0a07 	vfma.f32	s1, s12, s14
 800ea46:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800ea4a:	ee17 1a10 	vmov	r1, s14
 800ea4e:	2900      	cmp	r1, #0
 800ea50:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ea54:	f340 80dd 	ble.w	800ec12 <__ieee754_powf+0x39a>
 800ea58:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ea5c:	f240 80ca 	bls.w	800ebf4 <__ieee754_powf+0x37c>
 800ea60:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ea64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea68:	bf4c      	ite	mi
 800ea6a:	2001      	movmi	r0, #1
 800ea6c:	2000      	movpl	r0, #0
 800ea6e:	e797      	b.n	800e9a0 <__ieee754_powf+0x128>
 800ea70:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ea74:	bf01      	itttt	eq
 800ea76:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800ec58 <__ieee754_powf+0x3e0>
 800ea7a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ea7e:	f06f 0317 	mvneq.w	r3, #23
 800ea82:	ee17 7a90 	vmoveq	r7, s15
 800ea86:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ea8a:	bf18      	it	ne
 800ea8c:	2300      	movne	r3, #0
 800ea8e:	3a7f      	subs	r2, #127	@ 0x7f
 800ea90:	441a      	add	r2, r3
 800ea92:	4b72      	ldr	r3, [pc, #456]	@ (800ec5c <__ieee754_powf+0x3e4>)
 800ea94:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ea98:	429f      	cmp	r7, r3
 800ea9a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800ea9e:	dd06      	ble.n	800eaae <__ieee754_powf+0x236>
 800eaa0:	4b6f      	ldr	r3, [pc, #444]	@ (800ec60 <__ieee754_powf+0x3e8>)
 800eaa2:	429f      	cmp	r7, r3
 800eaa4:	f340 80a4 	ble.w	800ebf0 <__ieee754_powf+0x378>
 800eaa8:	3201      	adds	r2, #1
 800eaaa:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800eaae:	2600      	movs	r6, #0
 800eab0:	4b6c      	ldr	r3, [pc, #432]	@ (800ec64 <__ieee754_powf+0x3ec>)
 800eab2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800eab6:	ee07 1a10 	vmov	s14, r1
 800eaba:	edd3 5a00 	vldr	s11, [r3]
 800eabe:	4b6a      	ldr	r3, [pc, #424]	@ (800ec68 <__ieee754_powf+0x3f0>)
 800eac0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800eac4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eac8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800eacc:	1049      	asrs	r1, r1, #1
 800eace:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800ead2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800ead6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800eada:	ee37 6a65 	vsub.f32	s12, s14, s11
 800eade:	ee07 1a90 	vmov	s15, r1
 800eae2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800eae6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800eaea:	ee15 7a10 	vmov	r7, s10
 800eaee:	401f      	ands	r7, r3
 800eaf0:	ee06 7a90 	vmov	s13, r7
 800eaf4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800eaf8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800eafc:	ee65 7a05 	vmul.f32	s15, s10, s10
 800eb00:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800eb04:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ec6c <__ieee754_powf+0x3f4>
 800eb08:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800ec70 <__ieee754_powf+0x3f8>
 800eb0c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800eb10:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ec74 <__ieee754_powf+0x3fc>
 800eb14:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eb18:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800ec48 <__ieee754_powf+0x3d0>
 800eb1c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eb20:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ec78 <__ieee754_powf+0x400>
 800eb24:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eb28:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800ec7c <__ieee754_powf+0x404>
 800eb2c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800eb30:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eb34:	ee35 7a26 	vadd.f32	s14, s10, s13
 800eb38:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800eb3c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800eb40:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800eb44:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800eb48:	eef0 5a67 	vmov.f32	s11, s15
 800eb4c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800eb50:	ee75 5a87 	vadd.f32	s11, s11, s14
 800eb54:	ee15 1a90 	vmov	r1, s11
 800eb58:	4019      	ands	r1, r3
 800eb5a:	ee05 1a90 	vmov	s11, r1
 800eb5e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800eb62:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800eb66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb6a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800eb6e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eb72:	eeb0 6a67 	vmov.f32	s12, s15
 800eb76:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800eb7a:	ee16 1a10 	vmov	r1, s12
 800eb7e:	4019      	ands	r1, r3
 800eb80:	ee06 1a10 	vmov	s12, r1
 800eb84:	eeb0 7a46 	vmov.f32	s14, s12
 800eb88:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800eb8c:	493c      	ldr	r1, [pc, #240]	@ (800ec80 <__ieee754_powf+0x408>)
 800eb8e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800eb92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb96:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800ec84 <__ieee754_powf+0x40c>
 800eb9a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ec88 <__ieee754_powf+0x410>
 800eb9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eba2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800ec8c <__ieee754_powf+0x414>
 800eba6:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ebaa:	ed91 7a00 	vldr	s14, [r1]
 800ebae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ebb2:	ee07 2a10 	vmov	s14, r2
 800ebb6:	4a36      	ldr	r2, [pc, #216]	@ (800ec90 <__ieee754_powf+0x418>)
 800ebb8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800ebbc:	eeb0 7a67 	vmov.f32	s14, s15
 800ebc0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800ebc4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800ebc8:	ed92 5a00 	vldr	s10, [r2]
 800ebcc:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ebd0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ebd4:	ee17 2a10 	vmov	r2, s14
 800ebd8:	401a      	ands	r2, r3
 800ebda:	ee07 2a10 	vmov	s14, r2
 800ebde:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ebe2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ebe6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800ebea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ebee:	e715      	b.n	800ea1c <__ieee754_powf+0x1a4>
 800ebf0:	2601      	movs	r6, #1
 800ebf2:	e75d      	b.n	800eab0 <__ieee754_powf+0x238>
 800ebf4:	d152      	bne.n	800ec9c <__ieee754_powf+0x424>
 800ebf6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ec94 <__ieee754_powf+0x41c>
 800ebfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ebfe:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800ec02:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ec06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec0a:	f73f af29 	bgt.w	800ea60 <__ieee754_powf+0x1e8>
 800ec0e:	2386      	movs	r3, #134	@ 0x86
 800ec10:	e048      	b.n	800eca4 <__ieee754_powf+0x42c>
 800ec12:	4a21      	ldr	r2, [pc, #132]	@ (800ec98 <__ieee754_powf+0x420>)
 800ec14:	4293      	cmp	r3, r2
 800ec16:	d907      	bls.n	800ec28 <__ieee754_powf+0x3b0>
 800ec18:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ec1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec20:	bf4c      	ite	mi
 800ec22:	2001      	movmi	r0, #1
 800ec24:	2000      	movpl	r0, #0
 800ec26:	e6c7      	b.n	800e9b8 <__ieee754_powf+0x140>
 800ec28:	d138      	bne.n	800ec9c <__ieee754_powf+0x424>
 800ec2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ec2e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800ec32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec36:	dbea      	blt.n	800ec0e <__ieee754_powf+0x396>
 800ec38:	e7ee      	b.n	800ec18 <__ieee754_powf+0x3a0>
 800ec3a:	bf00      	nop
 800ec3c:	00000000 	.word	0x00000000
 800ec40:	3f7ffff3 	.word	0x3f7ffff3
 800ec44:	3f800007 	.word	0x3f800007
 800ec48:	3eaaaaab 	.word	0x3eaaaaab
 800ec4c:	3fb8aa00 	.word	0x3fb8aa00
 800ec50:	3fb8aa3b 	.word	0x3fb8aa3b
 800ec54:	36eca570 	.word	0x36eca570
 800ec58:	4b800000 	.word	0x4b800000
 800ec5c:	001cc471 	.word	0x001cc471
 800ec60:	005db3d6 	.word	0x005db3d6
 800ec64:	08019ddc 	.word	0x08019ddc
 800ec68:	fffff000 	.word	0xfffff000
 800ec6c:	3e6c3255 	.word	0x3e6c3255
 800ec70:	3e53f142 	.word	0x3e53f142
 800ec74:	3e8ba305 	.word	0x3e8ba305
 800ec78:	3edb6db7 	.word	0x3edb6db7
 800ec7c:	3f19999a 	.word	0x3f19999a
 800ec80:	08019dcc 	.word	0x08019dcc
 800ec84:	3f76384f 	.word	0x3f76384f
 800ec88:	3f763800 	.word	0x3f763800
 800ec8c:	369dc3a0 	.word	0x369dc3a0
 800ec90:	08019dd4 	.word	0x08019dd4
 800ec94:	3338aa3c 	.word	0x3338aa3c
 800ec98:	43160000 	.word	0x43160000
 800ec9c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800eca0:	d96f      	bls.n	800ed82 <__ieee754_powf+0x50a>
 800eca2:	15db      	asrs	r3, r3, #23
 800eca4:	3b7e      	subs	r3, #126	@ 0x7e
 800eca6:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800ecaa:	4118      	asrs	r0, r3
 800ecac:	4408      	add	r0, r1
 800ecae:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ecb2:	4a4e      	ldr	r2, [pc, #312]	@ (800edec <__ieee754_powf+0x574>)
 800ecb4:	3b7f      	subs	r3, #127	@ 0x7f
 800ecb6:	411a      	asrs	r2, r3
 800ecb8:	4002      	ands	r2, r0
 800ecba:	ee07 2a10 	vmov	s14, r2
 800ecbe:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ecc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ecc6:	f1c3 0317 	rsb	r3, r3, #23
 800ecca:	4118      	asrs	r0, r3
 800eccc:	2900      	cmp	r1, #0
 800ecce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecd2:	bfb8      	it	lt
 800ecd4:	4240      	neglt	r0, r0
 800ecd6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ecda:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800edf0 <__ieee754_powf+0x578>
 800ecde:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800edf4 <__ieee754_powf+0x57c>
 800ece2:	ee16 3a90 	vmov	r3, s13
 800ece6:	f36f 030b 	bfc	r3, #0, #12
 800ecea:	ee06 3a90 	vmov	s13, r3
 800ecee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ecf2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ecf6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ecfa:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800edf8 <__ieee754_powf+0x580>
 800ecfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ed02:	eee0 7a87 	vfma.f32	s15, s1, s14
 800ed06:	eeb0 7a67 	vmov.f32	s14, s15
 800ed0a:	eea6 7a86 	vfma.f32	s14, s13, s12
 800ed0e:	eef0 5a47 	vmov.f32	s11, s14
 800ed12:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800ed16:	ee67 6a07 	vmul.f32	s13, s14, s14
 800ed1a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ed1e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800edfc <__ieee754_powf+0x584>
 800ed22:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800ee00 <__ieee754_powf+0x588>
 800ed26:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ed2a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800ee04 <__ieee754_powf+0x58c>
 800ed2e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ed32:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800ee08 <__ieee754_powf+0x590>
 800ed36:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800ed3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ee0c <__ieee754_powf+0x594>
 800ed3e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ed42:	eeb0 6a47 	vmov.f32	s12, s14
 800ed46:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800ed4a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800ed4e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800ed52:	ee36 6a66 	vsub.f32	s12, s12, s13
 800ed56:	eee7 7a27 	vfma.f32	s15, s14, s15
 800ed5a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800ed5e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ed62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed66:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed6a:	ee10 3a10 	vmov	r3, s0
 800ed6e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ed72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ed76:	da06      	bge.n	800ed86 <__ieee754_powf+0x50e>
 800ed78:	f000 f984 	bl	800f084 <scalbnf>
 800ed7c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ed80:	e592      	b.n	800e8a8 <__ieee754_powf+0x30>
 800ed82:	2000      	movs	r0, #0
 800ed84:	e7a7      	b.n	800ecd6 <__ieee754_powf+0x45e>
 800ed86:	ee00 3a10 	vmov	s0, r3
 800ed8a:	e7f7      	b.n	800ed7c <__ieee754_powf+0x504>
 800ed8c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ed90:	e58a      	b.n	800e8a8 <__ieee754_powf+0x30>
 800ed92:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800ee10 <__ieee754_powf+0x598>
 800ed96:	e587      	b.n	800e8a8 <__ieee754_powf+0x30>
 800ed98:	eeb0 0a48 	vmov.f32	s0, s16
 800ed9c:	e584      	b.n	800e8a8 <__ieee754_powf+0x30>
 800ed9e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800eda2:	f43f adbb 	beq.w	800e91c <__ieee754_powf+0xa4>
 800eda6:	2502      	movs	r5, #2
 800eda8:	eeb0 0a48 	vmov.f32	s0, s16
 800edac:	f000 f962 	bl	800f074 <fabsf>
 800edb0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800edb4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800edb8:	4647      	mov	r7, r8
 800edba:	d003      	beq.n	800edc4 <__ieee754_powf+0x54c>
 800edbc:	f1b8 0f00 	cmp.w	r8, #0
 800edc0:	f47f addb 	bne.w	800e97a <__ieee754_powf+0x102>
 800edc4:	2c00      	cmp	r4, #0
 800edc6:	bfbc      	itt	lt
 800edc8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800edcc:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800edd0:	2e00      	cmp	r6, #0
 800edd2:	f6bf ad69 	bge.w	800e8a8 <__ieee754_powf+0x30>
 800edd6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800edda:	ea58 0805 	orrs.w	r8, r8, r5
 800edde:	f47f adc7 	bne.w	800e970 <__ieee754_powf+0xf8>
 800ede2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ede6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800edea:	e55d      	b.n	800e8a8 <__ieee754_powf+0x30>
 800edec:	ff800000 	.word	0xff800000
 800edf0:	3f317218 	.word	0x3f317218
 800edf4:	3f317200 	.word	0x3f317200
 800edf8:	35bfbe8c 	.word	0x35bfbe8c
 800edfc:	b5ddea0e 	.word	0xb5ddea0e
 800ee00:	3331bb4c 	.word	0x3331bb4c
 800ee04:	388ab355 	.word	0x388ab355
 800ee08:	bb360b61 	.word	0xbb360b61
 800ee0c:	3e2aaaab 	.word	0x3e2aaaab
 800ee10:	00000000 	.word	0x00000000

0800ee14 <__ieee754_rem_pio2f>:
 800ee14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee16:	ee10 6a10 	vmov	r6, s0
 800ee1a:	4b88      	ldr	r3, [pc, #544]	@ (800f03c <__ieee754_rem_pio2f+0x228>)
 800ee1c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ee20:	429d      	cmp	r5, r3
 800ee22:	b087      	sub	sp, #28
 800ee24:	4604      	mov	r4, r0
 800ee26:	d805      	bhi.n	800ee34 <__ieee754_rem_pio2f+0x20>
 800ee28:	2300      	movs	r3, #0
 800ee2a:	ed80 0a00 	vstr	s0, [r0]
 800ee2e:	6043      	str	r3, [r0, #4]
 800ee30:	2000      	movs	r0, #0
 800ee32:	e022      	b.n	800ee7a <__ieee754_rem_pio2f+0x66>
 800ee34:	4b82      	ldr	r3, [pc, #520]	@ (800f040 <__ieee754_rem_pio2f+0x22c>)
 800ee36:	429d      	cmp	r5, r3
 800ee38:	d83a      	bhi.n	800eeb0 <__ieee754_rem_pio2f+0x9c>
 800ee3a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ee3e:	2e00      	cmp	r6, #0
 800ee40:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800f044 <__ieee754_rem_pio2f+0x230>
 800ee44:	4a80      	ldr	r2, [pc, #512]	@ (800f048 <__ieee754_rem_pio2f+0x234>)
 800ee46:	f023 030f 	bic.w	r3, r3, #15
 800ee4a:	dd18      	ble.n	800ee7e <__ieee754_rem_pio2f+0x6a>
 800ee4c:	4293      	cmp	r3, r2
 800ee4e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ee52:	bf09      	itett	eq
 800ee54:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800f04c <__ieee754_rem_pio2f+0x238>
 800ee58:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800f050 <__ieee754_rem_pio2f+0x23c>
 800ee5c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800f054 <__ieee754_rem_pio2f+0x240>
 800ee60:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ee64:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ee68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee6c:	ed80 7a00 	vstr	s14, [r0]
 800ee70:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ee74:	edc0 7a01 	vstr	s15, [r0, #4]
 800ee78:	2001      	movs	r0, #1
 800ee7a:	b007      	add	sp, #28
 800ee7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee7e:	4293      	cmp	r3, r2
 800ee80:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ee84:	bf09      	itett	eq
 800ee86:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800f04c <__ieee754_rem_pio2f+0x238>
 800ee8a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800f050 <__ieee754_rem_pio2f+0x23c>
 800ee8e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800f054 <__ieee754_rem_pio2f+0x240>
 800ee92:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ee96:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ee9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee9e:	ed80 7a00 	vstr	s14, [r0]
 800eea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eea6:	edc0 7a01 	vstr	s15, [r0, #4]
 800eeaa:	f04f 30ff 	mov.w	r0, #4294967295
 800eeae:	e7e4      	b.n	800ee7a <__ieee754_rem_pio2f+0x66>
 800eeb0:	4b69      	ldr	r3, [pc, #420]	@ (800f058 <__ieee754_rem_pio2f+0x244>)
 800eeb2:	429d      	cmp	r5, r3
 800eeb4:	d873      	bhi.n	800ef9e <__ieee754_rem_pio2f+0x18a>
 800eeb6:	f000 f8dd 	bl	800f074 <fabsf>
 800eeba:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800f05c <__ieee754_rem_pio2f+0x248>
 800eebe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eec2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800eec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eeca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eece:	ee17 0a90 	vmov	r0, s15
 800eed2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f044 <__ieee754_rem_pio2f+0x230>
 800eed6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800eeda:	281f      	cmp	r0, #31
 800eedc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f050 <__ieee754_rem_pio2f+0x23c>
 800eee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eee4:	eeb1 6a47 	vneg.f32	s12, s14
 800eee8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800eeec:	ee16 1a90 	vmov	r1, s13
 800eef0:	dc09      	bgt.n	800ef06 <__ieee754_rem_pio2f+0xf2>
 800eef2:	4a5b      	ldr	r2, [pc, #364]	@ (800f060 <__ieee754_rem_pio2f+0x24c>)
 800eef4:	1e47      	subs	r7, r0, #1
 800eef6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800eefa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800eefe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d107      	bne.n	800ef16 <__ieee754_rem_pio2f+0x102>
 800ef06:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ef0a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ef0e:	2a08      	cmp	r2, #8
 800ef10:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ef14:	dc14      	bgt.n	800ef40 <__ieee754_rem_pio2f+0x12c>
 800ef16:	6021      	str	r1, [r4, #0]
 800ef18:	ed94 7a00 	vldr	s14, [r4]
 800ef1c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ef20:	2e00      	cmp	r6, #0
 800ef22:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ef26:	ed84 0a01 	vstr	s0, [r4, #4]
 800ef2a:	daa6      	bge.n	800ee7a <__ieee754_rem_pio2f+0x66>
 800ef2c:	eeb1 7a47 	vneg.f32	s14, s14
 800ef30:	eeb1 0a40 	vneg.f32	s0, s0
 800ef34:	ed84 7a00 	vstr	s14, [r4]
 800ef38:	ed84 0a01 	vstr	s0, [r4, #4]
 800ef3c:	4240      	negs	r0, r0
 800ef3e:	e79c      	b.n	800ee7a <__ieee754_rem_pio2f+0x66>
 800ef40:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800f04c <__ieee754_rem_pio2f+0x238>
 800ef44:	eef0 6a40 	vmov.f32	s13, s0
 800ef48:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ef4c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ef50:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ef54:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f054 <__ieee754_rem_pio2f+0x240>
 800ef58:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ef5c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ef60:	ee15 2a90 	vmov	r2, s11
 800ef64:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ef68:	1a5b      	subs	r3, r3, r1
 800ef6a:	2b19      	cmp	r3, #25
 800ef6c:	dc04      	bgt.n	800ef78 <__ieee754_rem_pio2f+0x164>
 800ef6e:	edc4 5a00 	vstr	s11, [r4]
 800ef72:	eeb0 0a66 	vmov.f32	s0, s13
 800ef76:	e7cf      	b.n	800ef18 <__ieee754_rem_pio2f+0x104>
 800ef78:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800f064 <__ieee754_rem_pio2f+0x250>
 800ef7c:	eeb0 0a66 	vmov.f32	s0, s13
 800ef80:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ef84:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ef88:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800f068 <__ieee754_rem_pio2f+0x254>
 800ef8c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ef90:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ef94:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ef98:	ed84 7a00 	vstr	s14, [r4]
 800ef9c:	e7bc      	b.n	800ef18 <__ieee754_rem_pio2f+0x104>
 800ef9e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800efa2:	d306      	bcc.n	800efb2 <__ieee754_rem_pio2f+0x19e>
 800efa4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800efa8:	edc0 7a01 	vstr	s15, [r0, #4]
 800efac:	edc0 7a00 	vstr	s15, [r0]
 800efb0:	e73e      	b.n	800ee30 <__ieee754_rem_pio2f+0x1c>
 800efb2:	15ea      	asrs	r2, r5, #23
 800efb4:	3a86      	subs	r2, #134	@ 0x86
 800efb6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800efba:	ee07 3a90 	vmov	s15, r3
 800efbe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800efc2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800f06c <__ieee754_rem_pio2f+0x258>
 800efc6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800efca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800efce:	ed8d 7a03 	vstr	s14, [sp, #12]
 800efd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800efd6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800efda:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800efde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800efe2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800efe6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800efea:	eef5 7a40 	vcmp.f32	s15, #0.0
 800efee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eff2:	edcd 7a05 	vstr	s15, [sp, #20]
 800eff6:	d11e      	bne.n	800f036 <__ieee754_rem_pio2f+0x222>
 800eff8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800effc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f000:	bf0c      	ite	eq
 800f002:	2301      	moveq	r3, #1
 800f004:	2302      	movne	r3, #2
 800f006:	491a      	ldr	r1, [pc, #104]	@ (800f070 <__ieee754_rem_pio2f+0x25c>)
 800f008:	9101      	str	r1, [sp, #4]
 800f00a:	2102      	movs	r1, #2
 800f00c:	9100      	str	r1, [sp, #0]
 800f00e:	a803      	add	r0, sp, #12
 800f010:	4621      	mov	r1, r4
 800f012:	f000 f8c3 	bl	800f19c <__kernel_rem_pio2f>
 800f016:	2e00      	cmp	r6, #0
 800f018:	f6bf af2f 	bge.w	800ee7a <__ieee754_rem_pio2f+0x66>
 800f01c:	edd4 7a00 	vldr	s15, [r4]
 800f020:	eef1 7a67 	vneg.f32	s15, s15
 800f024:	edc4 7a00 	vstr	s15, [r4]
 800f028:	edd4 7a01 	vldr	s15, [r4, #4]
 800f02c:	eef1 7a67 	vneg.f32	s15, s15
 800f030:	edc4 7a01 	vstr	s15, [r4, #4]
 800f034:	e782      	b.n	800ef3c <__ieee754_rem_pio2f+0x128>
 800f036:	2303      	movs	r3, #3
 800f038:	e7e5      	b.n	800f006 <__ieee754_rem_pio2f+0x1f2>
 800f03a:	bf00      	nop
 800f03c:	3f490fd8 	.word	0x3f490fd8
 800f040:	4016cbe3 	.word	0x4016cbe3
 800f044:	3fc90f80 	.word	0x3fc90f80
 800f048:	3fc90fd0 	.word	0x3fc90fd0
 800f04c:	37354400 	.word	0x37354400
 800f050:	37354443 	.word	0x37354443
 800f054:	2e85a308 	.word	0x2e85a308
 800f058:	43490f80 	.word	0x43490f80
 800f05c:	3f22f984 	.word	0x3f22f984
 800f060:	08019de4 	.word	0x08019de4
 800f064:	2e85a300 	.word	0x2e85a300
 800f068:	248d3132 	.word	0x248d3132
 800f06c:	43800000 	.word	0x43800000
 800f070:	08019e64 	.word	0x08019e64

0800f074 <fabsf>:
 800f074:	ee10 3a10 	vmov	r3, s0
 800f078:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f07c:	ee00 3a10 	vmov	s0, r3
 800f080:	4770      	bx	lr
	...

0800f084 <scalbnf>:
 800f084:	ee10 3a10 	vmov	r3, s0
 800f088:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f08c:	d02b      	beq.n	800f0e6 <scalbnf+0x62>
 800f08e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f092:	d302      	bcc.n	800f09a <scalbnf+0x16>
 800f094:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f098:	4770      	bx	lr
 800f09a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f09e:	d123      	bne.n	800f0e8 <scalbnf+0x64>
 800f0a0:	4b24      	ldr	r3, [pc, #144]	@ (800f134 <scalbnf+0xb0>)
 800f0a2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f138 <scalbnf+0xb4>
 800f0a6:	4298      	cmp	r0, r3
 800f0a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f0ac:	db17      	blt.n	800f0de <scalbnf+0x5a>
 800f0ae:	ee10 3a10 	vmov	r3, s0
 800f0b2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f0b6:	3a19      	subs	r2, #25
 800f0b8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f0bc:	4288      	cmp	r0, r1
 800f0be:	dd15      	ble.n	800f0ec <scalbnf+0x68>
 800f0c0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f13c <scalbnf+0xb8>
 800f0c4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f140 <scalbnf+0xbc>
 800f0c8:	ee10 3a10 	vmov	r3, s0
 800f0cc:	eeb0 7a67 	vmov.f32	s14, s15
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	bfb8      	it	lt
 800f0d4:	eef0 7a66 	vmovlt.f32	s15, s13
 800f0d8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f0dc:	4770      	bx	lr
 800f0de:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f144 <scalbnf+0xc0>
 800f0e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f0e6:	4770      	bx	lr
 800f0e8:	0dd2      	lsrs	r2, r2, #23
 800f0ea:	e7e5      	b.n	800f0b8 <scalbnf+0x34>
 800f0ec:	4410      	add	r0, r2
 800f0ee:	28fe      	cmp	r0, #254	@ 0xfe
 800f0f0:	dce6      	bgt.n	800f0c0 <scalbnf+0x3c>
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	dd06      	ble.n	800f104 <scalbnf+0x80>
 800f0f6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f0fa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f0fe:	ee00 3a10 	vmov	s0, r3
 800f102:	4770      	bx	lr
 800f104:	f110 0f16 	cmn.w	r0, #22
 800f108:	da09      	bge.n	800f11e <scalbnf+0x9a>
 800f10a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f144 <scalbnf+0xc0>
 800f10e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f148 <scalbnf+0xc4>
 800f112:	ee10 3a10 	vmov	r3, s0
 800f116:	eeb0 7a67 	vmov.f32	s14, s15
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	e7d9      	b.n	800f0d2 <scalbnf+0x4e>
 800f11e:	3019      	adds	r0, #25
 800f120:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f124:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f128:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f14c <scalbnf+0xc8>
 800f12c:	ee07 3a90 	vmov	s15, r3
 800f130:	e7d7      	b.n	800f0e2 <scalbnf+0x5e>
 800f132:	bf00      	nop
 800f134:	ffff3cb0 	.word	0xffff3cb0
 800f138:	4c000000 	.word	0x4c000000
 800f13c:	7149f2ca 	.word	0x7149f2ca
 800f140:	f149f2ca 	.word	0xf149f2ca
 800f144:	0da24260 	.word	0x0da24260
 800f148:	8da24260 	.word	0x8da24260
 800f14c:	33000000 	.word	0x33000000

0800f150 <with_errnof>:
 800f150:	b510      	push	{r4, lr}
 800f152:	ed2d 8b02 	vpush	{d8}
 800f156:	eeb0 8a40 	vmov.f32	s16, s0
 800f15a:	4604      	mov	r4, r0
 800f15c:	f7fb fe76 	bl	800ae4c <__errno>
 800f160:	eeb0 0a48 	vmov.f32	s0, s16
 800f164:	ecbd 8b02 	vpop	{d8}
 800f168:	6004      	str	r4, [r0, #0]
 800f16a:	bd10      	pop	{r4, pc}

0800f16c <xflowf>:
 800f16c:	b130      	cbz	r0, 800f17c <xflowf+0x10>
 800f16e:	eef1 7a40 	vneg.f32	s15, s0
 800f172:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f176:	2022      	movs	r0, #34	@ 0x22
 800f178:	f7ff bfea 	b.w	800f150 <with_errnof>
 800f17c:	eef0 7a40 	vmov.f32	s15, s0
 800f180:	e7f7      	b.n	800f172 <xflowf+0x6>
	...

0800f184 <__math_uflowf>:
 800f184:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f18c <__math_uflowf+0x8>
 800f188:	f7ff bff0 	b.w	800f16c <xflowf>
 800f18c:	10000000 	.word	0x10000000

0800f190 <__math_oflowf>:
 800f190:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f198 <__math_oflowf+0x8>
 800f194:	f7ff bfea 	b.w	800f16c <xflowf>
 800f198:	70000000 	.word	0x70000000

0800f19c <__kernel_rem_pio2f>:
 800f19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1a0:	ed2d 8b04 	vpush	{d8-d9}
 800f1a4:	b0d9      	sub	sp, #356	@ 0x164
 800f1a6:	4690      	mov	r8, r2
 800f1a8:	9001      	str	r0, [sp, #4]
 800f1aa:	4ab6      	ldr	r2, [pc, #728]	@ (800f484 <__kernel_rem_pio2f+0x2e8>)
 800f1ac:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800f1ae:	f118 0f04 	cmn.w	r8, #4
 800f1b2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800f1b6:	460f      	mov	r7, r1
 800f1b8:	f103 3bff 	add.w	fp, r3, #4294967295
 800f1bc:	db26      	blt.n	800f20c <__kernel_rem_pio2f+0x70>
 800f1be:	f1b8 0203 	subs.w	r2, r8, #3
 800f1c2:	bf48      	it	mi
 800f1c4:	f108 0204 	addmi.w	r2, r8, #4
 800f1c8:	10d2      	asrs	r2, r2, #3
 800f1ca:	1c55      	adds	r5, r2, #1
 800f1cc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f1ce:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f1d2:	00e8      	lsls	r0, r5, #3
 800f1d4:	eba2 060b 	sub.w	r6, r2, fp
 800f1d8:	9002      	str	r0, [sp, #8]
 800f1da:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800f1de:	eb0a 0c0b 	add.w	ip, sl, fp
 800f1e2:	ac1c      	add	r4, sp, #112	@ 0x70
 800f1e4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800f1e8:	2000      	movs	r0, #0
 800f1ea:	4560      	cmp	r0, ip
 800f1ec:	dd10      	ble.n	800f210 <__kernel_rem_pio2f+0x74>
 800f1ee:	a91c      	add	r1, sp, #112	@ 0x70
 800f1f0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800f1f4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800f1f8:	2600      	movs	r6, #0
 800f1fa:	4556      	cmp	r6, sl
 800f1fc:	dc24      	bgt.n	800f248 <__kernel_rem_pio2f+0xac>
 800f1fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f202:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f206:	4684      	mov	ip, r0
 800f208:	2400      	movs	r4, #0
 800f20a:	e016      	b.n	800f23a <__kernel_rem_pio2f+0x9e>
 800f20c:	2200      	movs	r2, #0
 800f20e:	e7dc      	b.n	800f1ca <__kernel_rem_pio2f+0x2e>
 800f210:	42c6      	cmn	r6, r0
 800f212:	bf5d      	ittte	pl
 800f214:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800f218:	ee07 1a90 	vmovpl	s15, r1
 800f21c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f220:	eef0 7a47 	vmovmi.f32	s15, s14
 800f224:	ece4 7a01 	vstmia	r4!, {s15}
 800f228:	3001      	adds	r0, #1
 800f22a:	e7de      	b.n	800f1ea <__kernel_rem_pio2f+0x4e>
 800f22c:	ecfe 6a01 	vldmia	lr!, {s13}
 800f230:	ed3c 7a01 	vldmdb	ip!, {s14}
 800f234:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f238:	3401      	adds	r4, #1
 800f23a:	455c      	cmp	r4, fp
 800f23c:	ddf6      	ble.n	800f22c <__kernel_rem_pio2f+0x90>
 800f23e:	ece9 7a01 	vstmia	r9!, {s15}
 800f242:	3601      	adds	r6, #1
 800f244:	3004      	adds	r0, #4
 800f246:	e7d8      	b.n	800f1fa <__kernel_rem_pio2f+0x5e>
 800f248:	a908      	add	r1, sp, #32
 800f24a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f24e:	9104      	str	r1, [sp, #16]
 800f250:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f252:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f490 <__kernel_rem_pio2f+0x2f4>
 800f256:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f48c <__kernel_rem_pio2f+0x2f0>
 800f25a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f25e:	9203      	str	r2, [sp, #12]
 800f260:	4654      	mov	r4, sl
 800f262:	00a2      	lsls	r2, r4, #2
 800f264:	9205      	str	r2, [sp, #20]
 800f266:	aa58      	add	r2, sp, #352	@ 0x160
 800f268:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f26c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f270:	a944      	add	r1, sp, #272	@ 0x110
 800f272:	aa08      	add	r2, sp, #32
 800f274:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f278:	4694      	mov	ip, r2
 800f27a:	4626      	mov	r6, r4
 800f27c:	2e00      	cmp	r6, #0
 800f27e:	dc4c      	bgt.n	800f31a <__kernel_rem_pio2f+0x17e>
 800f280:	4628      	mov	r0, r5
 800f282:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f286:	f7ff fefd 	bl	800f084 <scalbnf>
 800f28a:	eeb0 8a40 	vmov.f32	s16, s0
 800f28e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f292:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f296:	f7ff f9b3 	bl	800e600 <floorf>
 800f29a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f29e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f2a2:	2d00      	cmp	r5, #0
 800f2a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2a8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f2ac:	ee17 9a90 	vmov	r9, s15
 800f2b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f2b4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f2b8:	dd41      	ble.n	800f33e <__kernel_rem_pio2f+0x1a2>
 800f2ba:	f104 3cff 	add.w	ip, r4, #4294967295
 800f2be:	a908      	add	r1, sp, #32
 800f2c0:	f1c5 0e08 	rsb	lr, r5, #8
 800f2c4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f2c8:	fa46 f00e 	asr.w	r0, r6, lr
 800f2cc:	4481      	add	r9, r0
 800f2ce:	fa00 f00e 	lsl.w	r0, r0, lr
 800f2d2:	1a36      	subs	r6, r6, r0
 800f2d4:	f1c5 0007 	rsb	r0, r5, #7
 800f2d8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f2dc:	4106      	asrs	r6, r0
 800f2de:	2e00      	cmp	r6, #0
 800f2e0:	dd3c      	ble.n	800f35c <__kernel_rem_pio2f+0x1c0>
 800f2e2:	f04f 0e00 	mov.w	lr, #0
 800f2e6:	f109 0901 	add.w	r9, r9, #1
 800f2ea:	4670      	mov	r0, lr
 800f2ec:	4574      	cmp	r4, lr
 800f2ee:	dc68      	bgt.n	800f3c2 <__kernel_rem_pio2f+0x226>
 800f2f0:	2d00      	cmp	r5, #0
 800f2f2:	dd03      	ble.n	800f2fc <__kernel_rem_pio2f+0x160>
 800f2f4:	2d01      	cmp	r5, #1
 800f2f6:	d074      	beq.n	800f3e2 <__kernel_rem_pio2f+0x246>
 800f2f8:	2d02      	cmp	r5, #2
 800f2fa:	d07d      	beq.n	800f3f8 <__kernel_rem_pio2f+0x25c>
 800f2fc:	2e02      	cmp	r6, #2
 800f2fe:	d12d      	bne.n	800f35c <__kernel_rem_pio2f+0x1c0>
 800f300:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f304:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f308:	b340      	cbz	r0, 800f35c <__kernel_rem_pio2f+0x1c0>
 800f30a:	4628      	mov	r0, r5
 800f30c:	9306      	str	r3, [sp, #24]
 800f30e:	f7ff feb9 	bl	800f084 <scalbnf>
 800f312:	9b06      	ldr	r3, [sp, #24]
 800f314:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f318:	e020      	b.n	800f35c <__kernel_rem_pio2f+0x1c0>
 800f31a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f31e:	3e01      	subs	r6, #1
 800f320:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f328:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f32c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f330:	ecac 0a01 	vstmia	ip!, {s0}
 800f334:	ed30 0a01 	vldmdb	r0!, {s0}
 800f338:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f33c:	e79e      	b.n	800f27c <__kernel_rem_pio2f+0xe0>
 800f33e:	d105      	bne.n	800f34c <__kernel_rem_pio2f+0x1b0>
 800f340:	1e60      	subs	r0, r4, #1
 800f342:	a908      	add	r1, sp, #32
 800f344:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f348:	11f6      	asrs	r6, r6, #7
 800f34a:	e7c8      	b.n	800f2de <__kernel_rem_pio2f+0x142>
 800f34c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f350:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f358:	da31      	bge.n	800f3be <__kernel_rem_pio2f+0x222>
 800f35a:	2600      	movs	r6, #0
 800f35c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f364:	f040 8098 	bne.w	800f498 <__kernel_rem_pio2f+0x2fc>
 800f368:	1e60      	subs	r0, r4, #1
 800f36a:	2200      	movs	r2, #0
 800f36c:	4550      	cmp	r0, sl
 800f36e:	da4b      	bge.n	800f408 <__kernel_rem_pio2f+0x26c>
 800f370:	2a00      	cmp	r2, #0
 800f372:	d065      	beq.n	800f440 <__kernel_rem_pio2f+0x2a4>
 800f374:	3c01      	subs	r4, #1
 800f376:	ab08      	add	r3, sp, #32
 800f378:	3d08      	subs	r5, #8
 800f37a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d0f8      	beq.n	800f374 <__kernel_rem_pio2f+0x1d8>
 800f382:	4628      	mov	r0, r5
 800f384:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f388:	f7ff fe7c 	bl	800f084 <scalbnf>
 800f38c:	1c63      	adds	r3, r4, #1
 800f38e:	aa44      	add	r2, sp, #272	@ 0x110
 800f390:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f490 <__kernel_rem_pio2f+0x2f4>
 800f394:	0099      	lsls	r1, r3, #2
 800f396:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f39a:	4623      	mov	r3, r4
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	f280 80a9 	bge.w	800f4f4 <__kernel_rem_pio2f+0x358>
 800f3a2:	4623      	mov	r3, r4
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	f2c0 80c7 	blt.w	800f538 <__kernel_rem_pio2f+0x39c>
 800f3aa:	aa44      	add	r2, sp, #272	@ 0x110
 800f3ac:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f3b0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f488 <__kernel_rem_pio2f+0x2ec>
 800f3b4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f3b8:	2000      	movs	r0, #0
 800f3ba:	1ae2      	subs	r2, r4, r3
 800f3bc:	e0b1      	b.n	800f522 <__kernel_rem_pio2f+0x386>
 800f3be:	2602      	movs	r6, #2
 800f3c0:	e78f      	b.n	800f2e2 <__kernel_rem_pio2f+0x146>
 800f3c2:	f852 1b04 	ldr.w	r1, [r2], #4
 800f3c6:	b948      	cbnz	r0, 800f3dc <__kernel_rem_pio2f+0x240>
 800f3c8:	b121      	cbz	r1, 800f3d4 <__kernel_rem_pio2f+0x238>
 800f3ca:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f3ce:	f842 1c04 	str.w	r1, [r2, #-4]
 800f3d2:	2101      	movs	r1, #1
 800f3d4:	f10e 0e01 	add.w	lr, lr, #1
 800f3d8:	4608      	mov	r0, r1
 800f3da:	e787      	b.n	800f2ec <__kernel_rem_pio2f+0x150>
 800f3dc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f3e0:	e7f5      	b.n	800f3ce <__kernel_rem_pio2f+0x232>
 800f3e2:	f104 3cff 	add.w	ip, r4, #4294967295
 800f3e6:	aa08      	add	r2, sp, #32
 800f3e8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f3ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f3f0:	a908      	add	r1, sp, #32
 800f3f2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f3f6:	e781      	b.n	800f2fc <__kernel_rem_pio2f+0x160>
 800f3f8:	f104 3cff 	add.w	ip, r4, #4294967295
 800f3fc:	aa08      	add	r2, sp, #32
 800f3fe:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f402:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f406:	e7f3      	b.n	800f3f0 <__kernel_rem_pio2f+0x254>
 800f408:	a908      	add	r1, sp, #32
 800f40a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f40e:	3801      	subs	r0, #1
 800f410:	430a      	orrs	r2, r1
 800f412:	e7ab      	b.n	800f36c <__kernel_rem_pio2f+0x1d0>
 800f414:	3201      	adds	r2, #1
 800f416:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f41a:	2e00      	cmp	r6, #0
 800f41c:	d0fa      	beq.n	800f414 <__kernel_rem_pio2f+0x278>
 800f41e:	9905      	ldr	r1, [sp, #20]
 800f420:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f424:	eb0d 0001 	add.w	r0, sp, r1
 800f428:	18e6      	adds	r6, r4, r3
 800f42a:	a91c      	add	r1, sp, #112	@ 0x70
 800f42c:	f104 0c01 	add.w	ip, r4, #1
 800f430:	384c      	subs	r0, #76	@ 0x4c
 800f432:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f436:	4422      	add	r2, r4
 800f438:	4562      	cmp	r2, ip
 800f43a:	da04      	bge.n	800f446 <__kernel_rem_pio2f+0x2aa>
 800f43c:	4614      	mov	r4, r2
 800f43e:	e710      	b.n	800f262 <__kernel_rem_pio2f+0xc6>
 800f440:	9804      	ldr	r0, [sp, #16]
 800f442:	2201      	movs	r2, #1
 800f444:	e7e7      	b.n	800f416 <__kernel_rem_pio2f+0x27a>
 800f446:	9903      	ldr	r1, [sp, #12]
 800f448:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f44c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f450:	9105      	str	r1, [sp, #20]
 800f452:	ee07 1a90 	vmov	s15, r1
 800f456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f45a:	2400      	movs	r4, #0
 800f45c:	ece6 7a01 	vstmia	r6!, {s15}
 800f460:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f464:	46b1      	mov	r9, r6
 800f466:	455c      	cmp	r4, fp
 800f468:	dd04      	ble.n	800f474 <__kernel_rem_pio2f+0x2d8>
 800f46a:	ece0 7a01 	vstmia	r0!, {s15}
 800f46e:	f10c 0c01 	add.w	ip, ip, #1
 800f472:	e7e1      	b.n	800f438 <__kernel_rem_pio2f+0x29c>
 800f474:	ecfe 6a01 	vldmia	lr!, {s13}
 800f478:	ed39 7a01 	vldmdb	r9!, {s14}
 800f47c:	3401      	adds	r4, #1
 800f47e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f482:	e7f0      	b.n	800f466 <__kernel_rem_pio2f+0x2ca>
 800f484:	0801a1a8 	.word	0x0801a1a8
 800f488:	0801a17c 	.word	0x0801a17c
 800f48c:	43800000 	.word	0x43800000
 800f490:	3b800000 	.word	0x3b800000
 800f494:	00000000 	.word	0x00000000
 800f498:	9b02      	ldr	r3, [sp, #8]
 800f49a:	eeb0 0a48 	vmov.f32	s0, s16
 800f49e:	eba3 0008 	sub.w	r0, r3, r8
 800f4a2:	f7ff fdef 	bl	800f084 <scalbnf>
 800f4a6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f48c <__kernel_rem_pio2f+0x2f0>
 800f4aa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4b2:	db19      	blt.n	800f4e8 <__kernel_rem_pio2f+0x34c>
 800f4b4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f490 <__kernel_rem_pio2f+0x2f4>
 800f4b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f4bc:	aa08      	add	r2, sp, #32
 800f4be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f4c2:	3508      	adds	r5, #8
 800f4c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f4c8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f4cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f4d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f4d4:	ee10 3a10 	vmov	r3, s0
 800f4d8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f4dc:	ee17 3a90 	vmov	r3, s15
 800f4e0:	3401      	adds	r4, #1
 800f4e2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f4e6:	e74c      	b.n	800f382 <__kernel_rem_pio2f+0x1e6>
 800f4e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f4ec:	aa08      	add	r2, sp, #32
 800f4ee:	ee10 3a10 	vmov	r3, s0
 800f4f2:	e7f6      	b.n	800f4e2 <__kernel_rem_pio2f+0x346>
 800f4f4:	a808      	add	r0, sp, #32
 800f4f6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f4fa:	9001      	str	r0, [sp, #4]
 800f4fc:	ee07 0a90 	vmov	s15, r0
 800f500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f504:	3b01      	subs	r3, #1
 800f506:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f50a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f50e:	ed62 7a01 	vstmdb	r2!, {s15}
 800f512:	e743      	b.n	800f39c <__kernel_rem_pio2f+0x200>
 800f514:	ecfc 6a01 	vldmia	ip!, {s13}
 800f518:	ecb5 7a01 	vldmia	r5!, {s14}
 800f51c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f520:	3001      	adds	r0, #1
 800f522:	4550      	cmp	r0, sl
 800f524:	dc01      	bgt.n	800f52a <__kernel_rem_pio2f+0x38e>
 800f526:	4290      	cmp	r0, r2
 800f528:	ddf4      	ble.n	800f514 <__kernel_rem_pio2f+0x378>
 800f52a:	a858      	add	r0, sp, #352	@ 0x160
 800f52c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f530:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f534:	3b01      	subs	r3, #1
 800f536:	e735      	b.n	800f3a4 <__kernel_rem_pio2f+0x208>
 800f538:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f53a:	2b02      	cmp	r3, #2
 800f53c:	dc09      	bgt.n	800f552 <__kernel_rem_pio2f+0x3b6>
 800f53e:	2b00      	cmp	r3, #0
 800f540:	dc27      	bgt.n	800f592 <__kernel_rem_pio2f+0x3f6>
 800f542:	d040      	beq.n	800f5c6 <__kernel_rem_pio2f+0x42a>
 800f544:	f009 0007 	and.w	r0, r9, #7
 800f548:	b059      	add	sp, #356	@ 0x164
 800f54a:	ecbd 8b04 	vpop	{d8-d9}
 800f54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f552:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f554:	2b03      	cmp	r3, #3
 800f556:	d1f5      	bne.n	800f544 <__kernel_rem_pio2f+0x3a8>
 800f558:	aa30      	add	r2, sp, #192	@ 0xc0
 800f55a:	1f0b      	subs	r3, r1, #4
 800f55c:	4413      	add	r3, r2
 800f55e:	461a      	mov	r2, r3
 800f560:	4620      	mov	r0, r4
 800f562:	2800      	cmp	r0, #0
 800f564:	dc50      	bgt.n	800f608 <__kernel_rem_pio2f+0x46c>
 800f566:	4622      	mov	r2, r4
 800f568:	2a01      	cmp	r2, #1
 800f56a:	dc5d      	bgt.n	800f628 <__kernel_rem_pio2f+0x48c>
 800f56c:	ab30      	add	r3, sp, #192	@ 0xc0
 800f56e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f572:	440b      	add	r3, r1
 800f574:	2c01      	cmp	r4, #1
 800f576:	dc67      	bgt.n	800f648 <__kernel_rem_pio2f+0x4ac>
 800f578:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f57c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f580:	2e00      	cmp	r6, #0
 800f582:	d167      	bne.n	800f654 <__kernel_rem_pio2f+0x4b8>
 800f584:	edc7 6a00 	vstr	s13, [r7]
 800f588:	ed87 7a01 	vstr	s14, [r7, #4]
 800f58c:	edc7 7a02 	vstr	s15, [r7, #8]
 800f590:	e7d8      	b.n	800f544 <__kernel_rem_pio2f+0x3a8>
 800f592:	ab30      	add	r3, sp, #192	@ 0xc0
 800f594:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f598:	440b      	add	r3, r1
 800f59a:	4622      	mov	r2, r4
 800f59c:	2a00      	cmp	r2, #0
 800f59e:	da24      	bge.n	800f5ea <__kernel_rem_pio2f+0x44e>
 800f5a0:	b34e      	cbz	r6, 800f5f6 <__kernel_rem_pio2f+0x45a>
 800f5a2:	eef1 7a47 	vneg.f32	s15, s14
 800f5a6:	edc7 7a00 	vstr	s15, [r7]
 800f5aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f5ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f5b2:	aa31      	add	r2, sp, #196	@ 0xc4
 800f5b4:	2301      	movs	r3, #1
 800f5b6:	429c      	cmp	r4, r3
 800f5b8:	da20      	bge.n	800f5fc <__kernel_rem_pio2f+0x460>
 800f5ba:	b10e      	cbz	r6, 800f5c0 <__kernel_rem_pio2f+0x424>
 800f5bc:	eef1 7a67 	vneg.f32	s15, s15
 800f5c0:	edc7 7a01 	vstr	s15, [r7, #4]
 800f5c4:	e7be      	b.n	800f544 <__kernel_rem_pio2f+0x3a8>
 800f5c6:	ab30      	add	r3, sp, #192	@ 0xc0
 800f5c8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f494 <__kernel_rem_pio2f+0x2f8>
 800f5cc:	440b      	add	r3, r1
 800f5ce:	2c00      	cmp	r4, #0
 800f5d0:	da05      	bge.n	800f5de <__kernel_rem_pio2f+0x442>
 800f5d2:	b10e      	cbz	r6, 800f5d8 <__kernel_rem_pio2f+0x43c>
 800f5d4:	eef1 7a67 	vneg.f32	s15, s15
 800f5d8:	edc7 7a00 	vstr	s15, [r7]
 800f5dc:	e7b2      	b.n	800f544 <__kernel_rem_pio2f+0x3a8>
 800f5de:	ed33 7a01 	vldmdb	r3!, {s14}
 800f5e2:	3c01      	subs	r4, #1
 800f5e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f5e8:	e7f1      	b.n	800f5ce <__kernel_rem_pio2f+0x432>
 800f5ea:	ed73 7a01 	vldmdb	r3!, {s15}
 800f5ee:	3a01      	subs	r2, #1
 800f5f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f5f4:	e7d2      	b.n	800f59c <__kernel_rem_pio2f+0x400>
 800f5f6:	eef0 7a47 	vmov.f32	s15, s14
 800f5fa:	e7d4      	b.n	800f5a6 <__kernel_rem_pio2f+0x40a>
 800f5fc:	ecb2 7a01 	vldmia	r2!, {s14}
 800f600:	3301      	adds	r3, #1
 800f602:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f606:	e7d6      	b.n	800f5b6 <__kernel_rem_pio2f+0x41a>
 800f608:	ed72 7a01 	vldmdb	r2!, {s15}
 800f60c:	edd2 6a01 	vldr	s13, [r2, #4]
 800f610:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f614:	3801      	subs	r0, #1
 800f616:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f61a:	ed82 7a00 	vstr	s14, [r2]
 800f61e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f622:	edc2 7a01 	vstr	s15, [r2, #4]
 800f626:	e79c      	b.n	800f562 <__kernel_rem_pio2f+0x3c6>
 800f628:	ed73 7a01 	vldmdb	r3!, {s15}
 800f62c:	edd3 6a01 	vldr	s13, [r3, #4]
 800f630:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f634:	3a01      	subs	r2, #1
 800f636:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f63a:	ed83 7a00 	vstr	s14, [r3]
 800f63e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f642:	edc3 7a01 	vstr	s15, [r3, #4]
 800f646:	e78f      	b.n	800f568 <__kernel_rem_pio2f+0x3cc>
 800f648:	ed33 7a01 	vldmdb	r3!, {s14}
 800f64c:	3c01      	subs	r4, #1
 800f64e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f652:	e78f      	b.n	800f574 <__kernel_rem_pio2f+0x3d8>
 800f654:	eef1 6a66 	vneg.f32	s13, s13
 800f658:	eeb1 7a47 	vneg.f32	s14, s14
 800f65c:	edc7 6a00 	vstr	s13, [r7]
 800f660:	ed87 7a01 	vstr	s14, [r7, #4]
 800f664:	eef1 7a67 	vneg.f32	s15, s15
 800f668:	e790      	b.n	800f58c <__kernel_rem_pio2f+0x3f0>
 800f66a:	bf00      	nop

0800f66c <__ieee754_logf>:
 800f66c:	ee10 3a10 	vmov	r3, s0
 800f670:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f674:	d106      	bne.n	800f684 <__ieee754_logf+0x18>
 800f676:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800f810 <__ieee754_logf+0x1a4>
 800f67a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800f814 <__ieee754_logf+0x1a8>
 800f67e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f682:	4770      	bx	lr
 800f684:	2b00      	cmp	r3, #0
 800f686:	461a      	mov	r2, r3
 800f688:	da02      	bge.n	800f690 <__ieee754_logf+0x24>
 800f68a:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f68e:	e7f4      	b.n	800f67a <__ieee754_logf+0xe>
 800f690:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f694:	db02      	blt.n	800f69c <__ieee754_logf+0x30>
 800f696:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f69a:	4770      	bx	lr
 800f69c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f6a0:	bfb8      	it	lt
 800f6a2:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800f818 <__ieee754_logf+0x1ac>
 800f6a6:	485d      	ldr	r0, [pc, #372]	@ (800f81c <__ieee754_logf+0x1b0>)
 800f6a8:	bfbe      	ittt	lt
 800f6aa:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f6ae:	f06f 0118 	mvnlt.w	r1, #24
 800f6b2:	ee17 2a90 	vmovlt	r2, s15
 800f6b6:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f6ba:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f6be:	4410      	add	r0, r2
 800f6c0:	bfa8      	it	ge
 800f6c2:	2100      	movge	r1, #0
 800f6c4:	3b7f      	subs	r3, #127	@ 0x7f
 800f6c6:	440b      	add	r3, r1
 800f6c8:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800f6cc:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800f6d0:	4311      	orrs	r1, r2
 800f6d2:	ee00 1a10 	vmov	s0, r1
 800f6d6:	4952      	ldr	r1, [pc, #328]	@ (800f820 <__ieee754_logf+0x1b4>)
 800f6d8:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f6dc:	f102 000f 	add.w	r0, r2, #15
 800f6e0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f6e4:	4001      	ands	r1, r0
 800f6e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f6ea:	bb89      	cbnz	r1, 800f750 <__ieee754_logf+0xe4>
 800f6ec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6f4:	d10f      	bne.n	800f716 <__ieee754_logf+0xaa>
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	f000 8087 	beq.w	800f80a <__ieee754_logf+0x19e>
 800f6fc:	ee07 3a90 	vmov	s15, r3
 800f700:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800f824 <__ieee754_logf+0x1b8>
 800f704:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800f828 <__ieee754_logf+0x1bc>
 800f708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f70c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f710:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f714:	4770      	bx	lr
 800f716:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800f82c <__ieee754_logf+0x1c0>
 800f71a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f71e:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f722:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f726:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f72a:	b913      	cbnz	r3, 800f732 <__ieee754_logf+0xc6>
 800f72c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f730:	4770      	bx	lr
 800f732:	ee07 3a90 	vmov	s15, r3
 800f736:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f824 <__ieee754_logf+0x1b8>
 800f73a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f73e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f742:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f746:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f828 <__ieee754_logf+0x1bc>
 800f74a:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f74e:	4770      	bx	lr
 800f750:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f754:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f758:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f830 <__ieee754_logf+0x1c4>
 800f75c:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800f834 <__ieee754_logf+0x1c8>
 800f760:	4935      	ldr	r1, [pc, #212]	@ (800f838 <__ieee754_logf+0x1cc>)
 800f762:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f766:	4411      	add	r1, r2
 800f768:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800f76c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800f770:	430a      	orrs	r2, r1
 800f772:	2a00      	cmp	r2, #0
 800f774:	ee07 3a90 	vmov	s15, r3
 800f778:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f77c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f780:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f784:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800f83c <__ieee754_logf+0x1d0>
 800f788:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f78c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800f840 <__ieee754_logf+0x1d4>
 800f790:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f794:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800f844 <__ieee754_logf+0x1d8>
 800f798:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f79c:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800f848 <__ieee754_logf+0x1dc>
 800f7a0:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f7a4:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800f84c <__ieee754_logf+0x1e0>
 800f7a8:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f7ac:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f7b0:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f7b4:	dd1a      	ble.n	800f7ec <__ieee754_logf+0x180>
 800f7b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800f7ba:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f7be:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f7c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f7c6:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f7ca:	b913      	cbnz	r3, 800f7d2 <__ieee754_logf+0x166>
 800f7cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f7d0:	e7ac      	b.n	800f72c <__ieee754_logf+0xc0>
 800f7d2:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f824 <__ieee754_logf+0x1b8>
 800f7d6:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f7da:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f7de:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f7e2:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f828 <__ieee754_logf+0x1bc>
 800f7e6:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f7ea:	4770      	bx	lr
 800f7ec:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f7f0:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f7f4:	b913      	cbnz	r3, 800f7fc <__ieee754_logf+0x190>
 800f7f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f7fa:	4770      	bx	lr
 800f7fc:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800f824 <__ieee754_logf+0x1b8>
 800f800:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f804:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f808:	e7eb      	b.n	800f7e2 <__ieee754_logf+0x176>
 800f80a:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800f814 <__ieee754_logf+0x1a8>
 800f80e:	4770      	bx	lr
 800f810:	cc000000 	.word	0xcc000000
 800f814:	00000000 	.word	0x00000000
 800f818:	4c000000 	.word	0x4c000000
 800f81c:	004afb20 	.word	0x004afb20
 800f820:	007ffff0 	.word	0x007ffff0
 800f824:	3717f7d1 	.word	0x3717f7d1
 800f828:	3f317180 	.word	0x3f317180
 800f82c:	3eaaaaab 	.word	0x3eaaaaab
 800f830:	3e1cd04f 	.word	0x3e1cd04f
 800f834:	3e178897 	.word	0x3e178897
 800f838:	ffcf5c30 	.word	0xffcf5c30
 800f83c:	3e638e29 	.word	0x3e638e29
 800f840:	3ecccccd 	.word	0x3ecccccd
 800f844:	3e3a3325 	.word	0x3e3a3325
 800f848:	3e924925 	.word	0x3e924925
 800f84c:	3f2aaaab 	.word	0x3f2aaaab

0800f850 <_init>:
 800f850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f852:	bf00      	nop
 800f854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f856:	bc08      	pop	{r3}
 800f858:	469e      	mov	lr, r3
 800f85a:	4770      	bx	lr

0800f85c <_fini>:
 800f85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f85e:	bf00      	nop
 800f860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f862:	bc08      	pop	{r3}
 800f864:	469e      	mov	lr, r3
 800f866:	4770      	bx	lr
