

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 13:04:56 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       fibonacci
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   46|    2|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    1|   45|         1|          -|          -| 1 ~ 45 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     251|    410|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |targeted_function_rm_s_axi_U  |targeted_function_rm_s_axi  |        0|      0|  144|  232|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      0|  144|  232|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_170_p2       |     +    |      0|  0|   6|           6|           1|
    |second_fu_163_p2    |     +    |      0|  0|  32|          32|          32|
    |ap_return           |  Select  |      0|  0|   2|           1|           2|
    |exitcond_fu_158_p2  |   icmp   |      0|  0|  11|          32|          32|
    |icmp_fu_148_p2      |   icmp   |      0|  0|  11|          31|           1|
    |tmp_1_fu_126_p2     |   icmp   |      0|  0|  11|          32|           6|
    |or_cond_fu_132_p2   |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  74|         135|          75|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   1|          3|    1|          3|
    |first_1_reg_89     |  32|          2|   32|         64|
    |first_reg_78       |  32|          2|   32|         64|
    |i_reg_67           |   6|          2|    6|         12|
    |output_000         |  32|          4|   32|        128|
    |p_0_phi_fu_107_p6  |   1|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 104|         15|  104|        273|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   2|   0|    2|          0|
    |first_1_reg_89          |  32|   0|   32|          0|
    |first_reg_78            |  32|   0|   32|          0|
    |i_reg_67                |   6|   0|    6|          0|
    |icmp_reg_193            |   1|   0|    1|          0|
    |input_000_read_reg_184  |  32|   0|   32|          0|
    |or_cond_reg_189         |   1|   0|    1|          0|
    |p_0_reg_102             |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 107|   0|  107|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|s_axi_rm_AWVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WVALID   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WREADY   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WDATA    |  in |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WSTRB    |  in |    4|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RDATA    | out |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | targeted_function | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | targeted_function | return value |
|interrupt         | out |    1| ap_ctrl_hs | targeted_function | return value |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!or_cond & !icmp & !exitcond)
* FSM state operations: 

 <State 1>: 5.07ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !6

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !12

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_1: input_000_read [1/1] 1.00ns
:4  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp [1/1] 0.00ns
:8  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_000_read, i32 31)

ST_1: tmp_1 [1/1] 2.52ns
:9  %tmp_1 = icmp sgt i32 %input_000_read, 46

ST_1: or_cond [1/1] 1.37ns
:10  %or_cond = or i1 %tmp, %tmp_1

ST_1: stg_14 [1/1] 0.00ns
:11  br i1 %or_cond, label %1, label %2

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_000_read, i32 1, i32 31)

ST_1: icmp [1/1] 2.50ns
:1  %icmp = icmp slt i31 %tmp_2, 1

ST_1: stg_17 [1/1] 1.57ns
:2  br i1 %icmp, label %3, label %.preheader

ST_1: stg_18 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %input_000_read) nounwind

ST_1: stg_19 [1/1] 1.57ns
:1  br label %.loopexit

ST_1: stg_20 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_1: stg_21 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 5.46ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i6 [ %i_1, %4 ], [ 1, %2 ]

ST_2: first [1/1] 0.00ns
.preheader:1  %first = phi i32 [ %first_1, %4 ], [ 0, %2 ]

ST_2: first_1 [1/1] 0.00ns
.preheader:2  %first_1 = phi i32 [ %second, %4 ], [ 1, %2 ]

ST_2: i_cast [1/1] 0.00ns
.preheader:3  %i_cast = zext i6 %i to i32

ST_2: exitcond [1/1] 2.52ns
.preheader:4  %exitcond = icmp eq i32 %i_cast, %input_000_read

ST_2: empty [1/1] 0.00ns
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 45, i64 0) nounwind

ST_2: stg_28 [1/1] 1.57ns
.preheader:6  br i1 %exitcond, label %.loopexit, label %4

ST_2: second [1/1] 2.44ns
:0  %second = add nsw i32 %first, %first_1

ST_2: stg_30 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %second) nounwind

ST_2: i_1 [1/1] 1.72ns
:2  %i_1 = add i6 %i, 1

ST_2: stg_32 [1/1] 0.00ns
:3  br label %.preheader

ST_2: p_0 [1/1] 0.00ns
.loopexit:0  %p_0 = phi i1 [ true, %1 ], [ false, %3 ], [ false, %.preheader ]

ST_2: p_0_cast [1/1] 1.37ns
.loopexit:1  %p_0_cast = select i1 %p_0, i32 -1, i32 0

ST_2: stg_35 [1/1] 0.00ns
.loopexit:2  ret i32 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xbb1beb0f80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xbb1beb20f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3          (specbitsmap      ) [ 000]
stg_4          (specbitsmap      ) [ 000]
stg_5          (specbitsmap      ) [ 000]
stg_6          (spectopmodule    ) [ 000]
input_000_read (read             ) [ 001]
stg_8          (specinterface    ) [ 000]
stg_9          (specinterface    ) [ 000]
stg_10         (specinterface    ) [ 000]
tmp            (bitselect        ) [ 000]
tmp_1          (icmp             ) [ 000]
or_cond        (or               ) [ 011]
stg_14         (br               ) [ 000]
tmp_2          (partselect       ) [ 000]
icmp           (icmp             ) [ 011]
stg_17         (br               ) [ 011]
stg_18         (write            ) [ 000]
stg_19         (br               ) [ 011]
stg_20         (write            ) [ 000]
stg_21         (br               ) [ 011]
i              (phi              ) [ 001]
first          (phi              ) [ 001]
first_1        (phi              ) [ 011]
i_cast         (zext             ) [ 000]
exitcond       (icmp             ) [ 001]
empty          (speclooptripcount) [ 000]
stg_28         (br               ) [ 000]
second         (add              ) [ 011]
stg_30         (write            ) [ 000]
i_1            (add              ) [ 011]
stg_32         (br               ) [ 011]
p_0            (phi              ) [ 001]
p_0_cast       (select           ) [ 000]
stg_35         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_000">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_000"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_000">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_000"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="targeted_function_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="input_000_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_000_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_18/1 stg_20/1 stg_30/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="1"/>
<pin id="69" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="1" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="first_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="first_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="first_1_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="first_1 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="first_1_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_1/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="p_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="1" slack="0"/>
<pin id="113" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="or_cond_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="6" slack="0"/>
<pin id="143" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="second_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="second/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_0_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_cast/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="input_000_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_000_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="or_cond_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="193" class="1005" name="icmp_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="200" class="1005" name="second_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="second "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="89" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="102" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="52" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="52" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="71" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="82" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="94" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="174"><net_src comp="71" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="107" pin="6"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="52" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="192"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="148" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="163" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="208"><net_src comp="170" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_000 | {1 2 }
  - Chain level:
	State 1
		or_cond : 1
		stg_14 : 1
		icmp : 1
		stg_17 : 2
	State 2
		i_cast : 1
		exitcond : 2
		stg_28 : 3
		second : 1
		stg_30 : 2
		i_1 : 1
		p_0 : 4
		p_0_cast : 5
		stg_35 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       second_fu_163       |    0    |    32   |
|          |         i_1_fu_170        |    0    |    6    |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_126       |    0    |    11   |
|   icmp   |        icmp_fu_148        |    0    |    11   |
|          |      exitcond_fu_158      |    0    |    11   |
|----------|---------------------------|---------|---------|
|  select  |      p_0_cast_fu_176      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    or    |       or_cond_fu_132      |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | input_000_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_58      |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_118        |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_2_fu_138       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_154       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   104   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    first_1_reg_89    |   32   |
|     first_reg_78     |   32   |
|      i_1_reg_205     |    6   |
|       i_reg_67       |    6   |
|     icmp_reg_193     |    1   |
|input_000_read_reg_184|   32   |
|    or_cond_reg_189   |    1   |
|      p_0_reg_102     |    1   |
|    second_reg_200    |   32   |
+----------------------+--------+
|         Total        |   143  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_58 |  p2  |   3  |  32  |   96   ||    32   |
|  first_1_reg_89 |  p0  |   2  |  32  |   64   ||    32   |
|   p_0_reg_102   |  p0  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   162  ||  4.713  ||    64   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   64   |
|  Register |    -   |   143  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   143  |   168  |
+-----------+--------+--------+--------+
