m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1
vbcitid
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1737094320
!i10b 1
!s100 QV14[gi:;bzWX1Z]9KPlL3
Ic9bm]a<Ti0O;PPk9nTF9Q2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 bcitid_sv_unit
S1
R0
w1737093521
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/bcitid.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/bcitid.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1737094320.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/bcitid.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/bcitid.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vbcitid_tb
R1
R2
!i10b 1
!s100 M4;8zWKRUjmf?Q0k]k07z1
Ie??;aWimlaZD6?<^OX;iE2
R3
!s105 bcitid_tb_sv_unit
S1
R0
w1736808067
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/bcitid_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/bcitid_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/bcitid_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/bcitid_tb.sv|
!i113 1
R6
R7
vdecode2
R1
R2
!i10b 1
!s100 MeI;a:EBTRUBf7V]ETEVi0
ImLG8k`DYPbMP4?i0@no0j1
R3
!s105 decode2_sv_unit
S1
R0
w1737093527
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode2.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode2.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode2.sv|
!i113 1
R6
R7
vdecode2_tb
R1
R2
!i10b 1
!s100 A;F[ab`>@D^]:Ybo1VA<^0
ImEY[1]jaVYCS6QacjW7QW2
R3
!s105 decode2_tb_sv_unit
S1
R0
w1736808021
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode2_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode2_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode2_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode2_tb.sv|
!i113 1
R6
R7
vdecode7
R1
R2
!i10b 1
!s100 cW=?[iUTRgF3:E:_?cPA92
I25S7A74`=A@BW6cYGS0?T3
R3
!s105 decode7_sv_unit
S1
R0
w1737093807
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode7.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode7.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode7.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Modules/decode7.sv|
!i113 1
R6
R7
vdecode7_tb
R1
R2
!i10b 1
!s100 lcJ<51i1GJ;iWz8Nf9LA20
IV`:1ACJ5kX?nSMmK5RQYB0
R3
!s105 decode7_tb_sv_unit
S1
R0
w1736808069
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode7_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode7_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode7_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/Test_Benches/decode7_tb.sv|
!i113 1
R6
R7
vlab1
R1
R2
!i10b 1
!s100 9o7ZH3b<0AZE5Wo@LRiO32
I8z3X9PESLU7Eono4SOnVa1
R3
Z8 !s105 lab1_sv_unit
S1
R0
Z9 w1736808072
Z10 8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/lab1.sv
Z11 FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/lab1.sv
L0 4
R4
r1
!s85 0
31
R5
Z12 !s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/lab1.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1/lab1.sv|
!i113 1
R6
R7
vlab1clk
R1
R2
!i10b 1
!s100 kA9cmCjo;O118zKa3;nC82
IU0J_<kAAfIXcVhBhKG8_11
R3
R8
S1
R0
R9
R10
R11
L0 28
R4
r1
!s85 0
31
R5
R12
R13
!i113 1
R6
R7
