-------- Solution 1 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]

-------- Solution 2 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]

-------- Solution 3 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 4 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 5 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 6 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 7 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]

-------- Solution 8 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]

-------- Solution 9 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 10 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 11 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 12 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 13 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]

-------- Solution 14 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 15 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]

-------- Solution 16 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 17 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 18 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 19 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [VDD A net15]

-------- Solution 20 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]

-------- Solution 21 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]

-------- Solution 22 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 23 --------
[Column 1]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 24 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(2) [VDD A net15]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(2) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(2) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

-------- Solution 25 --------
[Column 1]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 2]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 8]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 9]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]

-------- Solution 26 --------
[Column 1]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 2]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 8]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 9]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 10]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 11]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]

-------- Solution 27 --------
[Column 1]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 2]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 8]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]

-------- Solution 28 --------
[Column 1]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 2]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 3]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 4]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 5]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 6]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 7]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 8]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net7 B net15]

-------- Solution 29 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 9]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]
[Column 10]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 11]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]

-------- Solution 30 --------
[Column 1]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 2]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 3]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 4]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 5]
NMOS : MM5(3) [Y net7 VSS], PMOS : MM0(3) [Y net7 VDD]
[Column 6]
NMOS : MM5(3) [VSS net7 Y], PMOS : MM0(3) [VDD net7 Y]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM2(2) [net7 A VSS], PMOS : MM3(3) [net15 A VDD]
[Column 9]
NMOS : MM2(2) [VSS A net7], PMOS : MM3(3) [VDD A net15]
[Column 10]
NMOS : MM1(2) [net7 B VSS], PMOS : MM4(3) [net15 B net7]
[Column 11]
NMOS : MM1(2) [VSS B net7], PMOS : MM4(3) [net7 B net15]

