// Generated by CIRCT 9d329a394
module add(	// benchmarks/add_naive/sv-seq-lowered.mlir:2:3
  input  [31:0] a,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:21
  input         a_valid,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:34
  input  [31:0] b,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:52
  input         b_valid,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:65
                clk,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:83
                rst,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:97
                out0_ready,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:111
  output        a_ready,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:133
                b_ready,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:151
  output [31:0] out0,	// benchmarks/add_naive/sv-seq-lowered.mlir:2:169
  output        out0_valid	// benchmarks/add_naive/sv-seq-lowered.mlir:2:185
);

  wire _GEN;	// benchmarks/add_naive/sv-seq-lowered.mlir:36:11
  wire allDone;	// benchmarks/add_naive/sv-seq-lowered.mlir:32:11
  wire done1;	// benchmarks/add_naive/sv-seq-lowered.mlir:31:11
  wire done0;	// benchmarks/add_naive/sv-seq-lowered.mlir:18:10
  reg  emitted_0;	// benchmarks/add_naive/sv-seq-lowered.mlir:8:18
  always_ff @(posedge clk) begin	// benchmarks/add_naive/sv-seq-lowered.mlir:10:5
    if (rst)	// benchmarks/add_naive/sv-seq-lowered.mlir:10:5
      emitted_0 <= 1'h0;	// benchmarks/add_naive/sv-seq-lowered.mlir:4:16, :13:7
    else	// benchmarks/add_naive/sv-seq-lowered.mlir:10:5
      emitted_0 <= done0 & ~allDone;	// benchmarks/add_naive/sv-seq-lowered.mlir:6:10, :7:10, :11:7, :18:10, :32:11
  end // always_ff @(posedge)
  wire _GEN_0 = ~emitted_0 & a_valid;	// benchmarks/add_naive/sv-seq-lowered.mlir:9:10, :15:10, :16:10
  assign done0 = _GEN & _GEN_0 | emitted_0;	// benchmarks/add_naive/sv-seq-lowered.mlir:9:10, :16:10, :17:10, :18:10, :36:11
  reg  emitted_1;	// benchmarks/add_naive/sv-seq-lowered.mlir:21:18
  always_ff @(posedge clk) begin	// benchmarks/add_naive/sv-seq-lowered.mlir:23:5
    if (rst)	// benchmarks/add_naive/sv-seq-lowered.mlir:23:5
      emitted_1 <= 1'h0;	// benchmarks/add_naive/sv-seq-lowered.mlir:4:16, :26:7
    else	// benchmarks/add_naive/sv-seq-lowered.mlir:23:5
      emitted_1 <= done1 & ~allDone;	// benchmarks/add_naive/sv-seq-lowered.mlir:19:10, :20:10, :24:7, :31:11, :32:11
  end // always_ff @(posedge)
  wire _GEN_1 = ~emitted_1 & a_valid;	// benchmarks/add_naive/sv-seq-lowered.mlir:22:10, :28:11, :29:11
  assign done1 = _GEN & _GEN_1 | emitted_1;	// benchmarks/add_naive/sv-seq-lowered.mlir:22:10, :29:11, :30:11, :31:11, :36:11
  assign allDone = done0 & done1;	// benchmarks/add_naive/sv-seq-lowered.mlir:18:10, :31:11, :32:11
  wire _GEN_2 = b_valid & _GEN_1 & _GEN_0;	// benchmarks/add_naive/sv-seq-lowered.mlir:16:10, :29:11, :35:11
  assign _GEN = out0_ready & _GEN_2;	// benchmarks/add_naive/sv-seq-lowered.mlir:35:11, :36:11
  assign a_ready = allDone;	// benchmarks/add_naive/sv-seq-lowered.mlir:32:11, :38:5
  assign b_ready = _GEN;	// benchmarks/add_naive/sv-seq-lowered.mlir:36:11, :38:5
  assign out0 = {a[30:0], 1'h0} + b;	// benchmarks/add_naive/sv-seq-lowered.mlir:3:14, :33:11, :34:11, :37:11, :38:5
  assign out0_valid = _GEN_2;	// benchmarks/add_naive/sv-seq-lowered.mlir:35:11, :38:5
endmodule

