[Inputs]
clk
empty
etx_full
etx_empty
ddr3_full
ddr_dataneed
linedone
camer_fifo_empty
=data_in[63:0]=
=dadaLength[15:0]=
=totalLength[15:0]=
=cameradata[63:0]=
=camer_tatal_data[15:0]=
[Outputs]
e_reset_n
readclk
e_rd_en_o
ewrclk
etx_enable
ewr_en
etx_fifo_rst
ddr3_wren
ddr3_wr_clk
camer_rden
camer_rdclk
reset_o
mode
camera_pause
=etx_din[63:0]=
=tx_data_length[15:0]=
=tx_total_length[15:0]=
=ddr3_data[63:0]=
[BiDir]
[ATTRIBUTES]
VeriModel comctromodule

