Bank 2 2× ||colspan=7 | Bank 1 primary SDRAM width (1–127) || Width of bank 1 data SDRAM devices. Bank 2 may be same width, or 2× width if bit 7 is set. |- | 14 || 0x0e || Bank 2 2× ||colspan=7 | Bank 1 ECC SDRAM width (0–127)|| Width of bank 1 ECC/parity SDRAM devices. Bank 2 may be same width, or 2× width if bit 7 is set. |- | 15 || 0x0f ||colspan=8| Clock delay for random column reads || Typically 1 |- | 16 || 0x10|| Page || — || — || — || 8 || 4 || 2 || 1 || Burst lengths supported (bitmap) |- | 17 || 0x11 ||colspan=8| Banks per SDRAM device (1–255) || Typically 4 |- | 18 || 0x12 || — || 4 || 3.5 || 3 || 2.5 || 2 || 1.5 || 1 || {{overline|CAS}} latencies supported (bitmap) |- | 19 || 0x13 || — || 6 || 5 || 4 || 3 || 2 || 1 || 0 || {{overline|CS}} latencies supported (bitmap) |- | 20 || 0x14 || — || 6 || 5 || 4 || 3 || 2 || 1 || 0 || {{overline|WE}} latencies supported (bitmap) |- | 21 || 0x15 || — || x || Diff clock || FET switch external enable || FET switch on-board enable || On-card PLL || Registered || Buffered || Memory module feature bitmap |- | 22 || 0x16 || Fast AP || Concurrent auto precharge || Upper V<sub>cc</sub> (supply voltage) tolerance || Lower V<sub>cc</sub> (supply voltage) tolerance || — || — || — || Includes weak driver || Memory chip feature bitmap |- | 23 || 0x17 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at medium CAS latency. |- | 24 || 0x18 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data access time from clock (t<sub>AC</sub>) |- | 25 || 0x19 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at short CAS latency. |- | 26 || 0x1a ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data access time from clock (t<sub>AC</sub>) |- | 27 || 0x1b ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Minimum row precharge time (t<sub>RP</sub>) |- | 28 || 0x1c ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Minimum row active–row active delay (t<sub>RRD</sub>) |- | 29 || 0x1d ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Minimum {{overline|RAS}} to {{overline|CAS}} delay (t<sub>RCD</sub>) |- | 30 || 0x1e ||colspan=8| Nanoseconds (1–255) || Minimum active to precharge time (t<sub>RAS</sub>) |- | 31 || 0x1f || 512 MiB || 256 MiB || 128 MiB || 64 MiB || 32 MiB || 16 MiB/<br />4 GiB || 8 MiB/<br />2 GiB || 4 MiB/<br />1 GiB || Module bank density (bitmap). Two bits set if different size banks. |- | 32 || 0x20 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Address/command setup time from clock |- | 33 || 0x21 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Address/command hold time after clock |- | 34 || 0x22 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data input setup time from clock |- | 35 || 0x23 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data input hold time after clock |- | 36–40 || 0x24–0x28 ||colspan=8| ''Reserved'' || Superset information |- | 41 || 0x29 ||colspan=8| Nanoseconds (1–255) || Minimum active to active/refresh time (t<sub>RC</sub>) |- | 42 || 0x2a ||colspan=8| Nanoseconds (1–255) || Minimum refresh to active/refresh time (t<sub>RFC</sub>) |- | 43 || 0x2b ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Maximum clock cycle time (t<sub>CK</sub> max.)<br />If all-ones, there is no maximum. |- | 44 || 0x2c ||colspan=8| Hundredths of nanoseconds (0.01–2.55) || Maximum skew, DQS to any DQ. (t<sub>DQSQ</sub> max.) |- | 45 || 0x2d ||colspan=4| Tenths of nanoseconds (0.0–1.2) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Read data hold skew factor (t<sub>QHS</sub>) |- | 46 || 0x2e ||colspan=8| ''Reserved'' || For future standardization |- | 47 || 0x2f ||colspan=6| — ||colspan=2| Height || Height of DIMM module, table lookup |- | 48–61 || 0x30–0x3d ||colspan=8| ''Reserved'' || For future standardization |- | 62 || 0x3e ||colspan=4| Major revision (0–9) ||colspan=4| Minor revision (0.0–0.9) || SPD revision level, 0.0 or 1.0 |- | 63 || 0x3f ||colspan=8| Checksum || Sum of bytes 0–62, ''not negated'' |- | 64–71 || 0x40–47 ||colspan=8| Manufacturer JEDEC ID || Stored little-endian, trailing zero-pad. |- | 72 || 0x48 ||colspan=8| Module manufacturing location || Vendor-specific code |- | 73–90 || 0x49–0x5a ||colspan=8| Module part number || ASCII, space-padded |- | 91–92 || 0x5b–0x5c ||colspan=8| Module revision code || Vendor-specific code |- | 93 || 0x5d ||colspan=4| Tens of years (00–90) ||colspan=4| years (0–9) ||rowspan=2| Manufacturing date (YYWW) |- | 94 || 0x5e ||colspan=4| Tens of weeks (00–50) ||colspan=4| weeks (0–9) |- | 95–98 || 0x5f–0x62 ||colspan=8| Module serial number || Vendor-specific code |- | 99–127 || 0x63–0x7f ||colspan=8| Manufacturer-specific data || Could be enhanced performance profile |} ===DDR2 SDRAM=== The DDR2 SPD standard makes a number of changes, but is roughly similar to the above. One useful thing it deletes is the confusing and little-used support for DIMMS with two ranks of different sizes. For cycle time fields (bytes 9, 23, 25 and 49) which are encoded in [[Binary-coded decimal|BCD]], some additional encodings are defined for the last digit to represent some common timings exactly: {|class=wikitable ! Hex !! Binary !! Significance |- | A || 1010 || 0.25 |- | B || 1011 || 0.33 |- | C || 1100 || 0.66 |- | D || 1101 || 0.75 |- | ''E'' || ''1110'' || ''0.875 (nVidia XMP extension)'' |- | F || 1111 || ''Reserved, do not use'' |} {|class=wikitable |+ SPD contents for DDR2 SDRAM<ref name=spd_ddr2/> ! Byte !! Byte (hex) !! b7 !! b6 !! b5 !! b4 !! b3 !! b2 