<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>vector_fus_stage Module Documentation &mdash; Ara 1.0 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=359c27e9"></script>
        <script src="../../_static/doctools.js?v=888ff710"></script>
        <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="valu - Instantiate the in-lane SIMD ALU (unpipelined)" href="valu.html" />
    <link rel="prev" title="operand_queue — Buffer between the VRF and the functional units" href="operand_queue.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> Ara
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../introduction.html">Introduction</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SoC:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ara_soc.html"><code class="docutils literal notranslate"><span class="pre">ara_soc</span></code>: Top-Level Dummy SoC for Ara</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_system.html"><code class="docutils literal notranslate"><span class="pre">ara_system</span></code>: Integration of CVA6 and Ara</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Ara:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ara.html"><code class="docutils literal notranslate"><span class="pre">ara</span></code>: Top-Level Vector Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_dispatcher.html"><code class="docutils literal notranslate"><span class="pre">ara_dispatcher</span></code> — Vector Instruction Decoder and Issuer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../segment_sequencer.html"><code class="docutils literal notranslate"><span class="pre">segment_sequencer</span></code> - Split segment memory operations into multiple micro-ops</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_sequencer.html"><code class="docutils literal notranslate"><span class="pre">ara_sequencer</span></code> — Instruction sequencer and macro dependency check</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SLDU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../sldu/sldu.html"><code class="docutils literal notranslate"><span class="pre">sldu</span></code> — Ara’s slide unit, for permutations, shuffles, and slides</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">MASKU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../masku/masku.html"><code class="docutils literal notranslate"><span class="pre">masku</span></code> — Ara’s mask unit, for mask bits dispatch, mask operations, bits handling</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VLSU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../vlsu/vlsu.html"><code class="docutils literal notranslate"><span class="pre">vlsu</span></code> - Vector Load/Store Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vlsu/addrgen.html"><code class="docutils literal notranslate"><span class="pre">addrgen</span></code>: Ara Vector Address Generation Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vlsu/vldu.html"><code class="docutils literal notranslate"><span class="pre">vldu</span></code>: Ara’s Vector Load Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vlsu/vstu.html"><code class="docutils literal notranslate"><span class="pre">vstu</span></code>: Ara Vector Store Unit</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Lane</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="lane.html"><code class="docutils literal notranslate"><span class="pre">lane</span></code> — Ara’s lane, hosting a vector register file slice and functional units</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane_sequencer.html"><code class="docutils literal notranslate"><span class="pre">lane_sequencer</span></code> — Set up the in-lane operations</a></li>
<li class="toctree-l1"><a class="reference internal" href="vrf.html"><code class="docutils literal notranslate"><span class="pre">vrf</span></code> — Ara’s Vector Register File (VRF)</a></li>
<li class="toctree-l1"><a class="reference internal" href="operand_requester.html"><code class="docutils literal notranslate"><span class="pre">operand_requester</span></code> Module Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="operand_queues_stage.html"><code class="docutils literal notranslate"><span class="pre">operand_queues_stage</span></code> — Instantiate the in-lane operand queues</a></li>
<li class="toctree-l1"><a class="reference internal" href="operand_queue.html"><code class="docutils literal notranslate"><span class="pre">operand_queue</span></code> — Buffer between the VRF and the functional units</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#"><code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code> Module Documentation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#parameters">2. Parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="#submodule-instantiations">3. Submodule Instantiations</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#valu-vector-alu">3.1 <code class="docutils literal notranslate"><span class="pre">VALU</span></code> - Vector ALU</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vmfpu-vector-multiplier-fpu">3.2 <code class="docutils literal notranslate"><span class="pre">VMFPU</span></code> - Vector Multiplier/FPU</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#interface-summary">4. Interface Summary</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#input-output-overview">4.1 Input/Output Overview</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#control-logic-and-signal-routing">5. Control Logic and Signal Routing</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#masking-coordination">5.1 Masking Coordination</a></li>
<li class="toctree-l3"><a class="reference internal" href="#saturation-flag-aggregation">5.2 Saturation Flag Aggregation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#lane-level-operation-and-modular-structure">6. Lane-Level Operation and Modular Structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="#design-notes">7. Design Notes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="valu.html"><code class="docutils literal notranslate"><span class="pre">valu</span></code> - Instantiate the in-lane SIMD ALU (unpipelined)</a></li>
<li class="toctree-l1"><a class="reference internal" href="simd_alu.html"><code class="docutils literal notranslate"><span class="pre">simd_alu</span></code> - Ara’s in-lane SIMD ALU (<code class="docutils literal notranslate"><span class="pre">simd_alu</span></code>)</a></li>
<li class="toctree-l1"><a class="reference internal" href="fixed_p_rounding.html"><code class="docutils literal notranslate"><span class="pre">fixed_p_rounding</span></code> - Set up fixed-point arithmetic rounding information</a></li>
<li class="toctree-l1"><a class="reference internal" href="vmfpu.html"><code class="docutils literal notranslate"><span class="pre">vmfpu</span></code> — Instantiate in-lane SIMD FPU, SIMD multiplier, and SIMD divider (pipelined or multi-cycle)</a></li>
<li class="toctree-l1"><a class="reference internal" href="simd_mul.html"><code class="docutils literal notranslate"><span class="pre">simd_mul</span></code> — Ara’s in-lane SIMD multiplier</a></li>
<li class="toctree-l1"><a class="reference internal" href="simd_div.html"><code class="docutils literal notranslate"><span class="pre">simd_div</span></code> — Ara’s in-lane SIMD divider</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ara</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code> Module Documentation</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/modules/lane/vector_fus_stage.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="vector-fus-stage-module-documentation">
<h1><code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code> Module Documentation<a class="headerlink" href="#vector-fus-stage-module-documentation" title="Permalink to this heading"></a></h1>
<p><strong>Module Name</strong>: <code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code>
<strong>Authors</strong>: Matheus Cavalcante
<strong>Description</strong>: This is Ara’s vector execution stage. It instantiates and connects the vector functional units (VFUs) for each lane, specifically the <strong>Vector ALU (VALU)</strong> and the <strong>Vector Multiplier/FPU (VMFPU)</strong>, enabling SIMD-style parallel vector operations.</p>
<hr class="docutils" />
<section id="overview">
<h2>1. Overview<a class="headerlink" href="#overview" title="Permalink to this heading"></a></h2>
<p>This module coordinates the operation of all vector functional units for one lane in the Ara vector processor. It interfaces with:</p>
<ul class="simple">
<li><p>The <strong>Dispatcher</strong> for configuration (e.g., rounding/saturation).</p></li>
<li><p>The <strong>Lane Sequencer</strong> for operation dispatch and handshaking.</p></li>
<li><p>The <strong>Vector Register File (VRF)</strong> for read/write data movement.</p></li>
<li><p>The <strong>Slide Unit</strong>, to handle reduction and data forwarding.</p></li>
<li><p>The <strong>Mask Unit</strong>, to apply selective operation masking.</p></li>
</ul>
</section>
<hr class="docutils" />
<section id="parameters">
<h2>2. Parameters<a class="headerlink" href="#parameters" title="Permalink to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Parameter</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">NrLanes</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">int</span></code></p></td>
<td><p>Number of lanes in the vector processor</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VLEN</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">int</span></code></p></td>
<td><p>Vector register length</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CVA6Cfg</span></code></p></td>
<td><p>Struct</p></td>
<td><p>Configuration of the CVA6 processor</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FPUSupport</span></code></p></td>
<td><p>Enum</p></td>
<td><p>Enable/disable support for FP16, FP32, FP64</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FPExtSupport</span></code></p></td>
<td><p>Enum</p></td>
<td><p>Enable external FP operations (like vfrec7, vfrsqrt7)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FixPtSupport</span></code></p></td>
<td><p>Enum</p></td>
<td><p>Support for fixed-point arithmetic</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">vaddr_t</span></code></p></td>
<td><p>Type</p></td>
<td><p>Type used to address vector elements</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">vfu_operation_t</span></code></p></td>
<td><p>Type</p></td>
<td><p>Type representing vector functional unit operations</p></td>
</tr>
</tbody>
</table>
</section>
<hr class="docutils" />
<section id="submodule-instantiations">
<h2>3. Submodule Instantiations<a class="headerlink" href="#submodule-instantiations" title="Permalink to this heading"></a></h2>
<section id="valu-vector-alu">
<h3>3.1 <code class="docutils literal notranslate"><span class="pre">VALU</span></code> - Vector ALU<a class="headerlink" href="#valu-vector-alu" title="Permalink to this heading"></a></h3>
<p>Handles all integer and fixed-point arithmetic operations.</p>
<ul class="simple">
<li><p>Inputs:</p>
<ul>
<li><p>Operands (<code class="docutils literal notranslate"><span class="pre">alu_operand_i</span></code>)</p></li>
<li><p>Operation type (<code class="docutils literal notranslate"><span class="pre">vfu_operation_i</span></code>)</p></li>
<li><p>Control flags (<code class="docutils literal notranslate"><span class="pre">alu_vxrm_i</span></code>, mask info)</p></li>
</ul>
</li>
<li><p>Outputs:</p>
<ul>
<li><p>Result back to VRF (<code class="docutils literal notranslate"><span class="pre">alu_result_wdata_o</span></code>, <code class="docutils literal notranslate"><span class="pre">alu_result_addr_o</span></code>)</p></li>
<li><p>Done signal per instruction (<code class="docutils literal notranslate"><span class="pre">alu_vinsn_done_o</span></code>)</p></li>
<li><p>Reductions (<code class="docutils literal notranslate"><span class="pre">alu_red_complete_o</span></code>)</p></li>
<li><p>Saturation flag (<code class="docutils literal notranslate"><span class="pre">alu_vxsat</span></code>)</p></li>
</ul>
</li>
<li><p>Handshake signals:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">alu_ready_o</span></code>, <code class="docutils literal notranslate"><span class="pre">alu_result_gnt_i</span></code>, mask signals</p></li>
</ul>
</li>
</ul>
</section>
<section id="vmfpu-vector-multiplier-fpu">
<h3>3.2 <code class="docutils literal notranslate"><span class="pre">VMFPU</span></code> - Vector Multiplier/FPU<a class="headerlink" href="#vmfpu-vector-multiplier-fpu" title="Permalink to this heading"></a></h3>
<p>Handles:</p>
<ul class="simple">
<li><p>Integer multiply and multiply-accumulate</p></li>
<li><p>All floating-point operations (add, mul, div, sqrt, etc.)</p></li>
<li><p>Optional external FP instructions</p></li>
<li><p>Fixed-point arithmetic extensions</p></li>
<li><p>Inputs:</p>
<ul>
<li><p>3 operands (<code class="docutils literal notranslate"><span class="pre">mfpu_operand_i</span></code>)</p></li>
<li><p>Operation type (<code class="docutils literal notranslate"><span class="pre">vfu_operation_i</span></code>)</p></li>
</ul>
</li>
<li><p>Outputs:</p>
<ul>
<li><p>Result and writeback signals (<code class="docutils literal notranslate"><span class="pre">mfpu_result_*</span></code>)</p></li>
<li><p>Exception flags (<code class="docutils literal notranslate"><span class="pre">fflags_ex_o</span></code>)</p></li>
<li><p>Completion tracking (<code class="docutils literal notranslate"><span class="pre">mfpu_vinsn_done_o</span></code>, <code class="docutils literal notranslate"><span class="pre">fpu_red_complete_o</span></code>)</p></li>
</ul>
</li>
<li><p>Handshake and masking similar to <code class="docutils literal notranslate"><span class="pre">VALU</span></code></p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="interface-summary">
<h2>4. Interface Summary<a class="headerlink" href="#interface-summary" title="Permalink to this heading"></a></h2>
<section id="input-output-overview">
<h3>4.1 Input/Output Overview<a class="headerlink" href="#input-output-overview" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><strong>Inputs from Dispatcher</strong>:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">alu_vxrm_i</span></code>: Rounding mode</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">vfu_operation_i</span></code>: Operation type</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">vfu_operation_valid_i</span></code>: Validity</p></li>
</ul>
</li>
<li><p><strong>Operand Queues</strong>:</p>
<ul>
<li><p>ALU: <code class="docutils literal notranslate"><span class="pre">alu_operand_i[1:0]</span></code>, <code class="docutils literal notranslate"><span class="pre">alu_operand_valid_i</span></code></p></li>
<li><p>MFPU: <code class="docutils literal notranslate"><span class="pre">mfpu_operand_i[2:0]</span></code>, <code class="docutils literal notranslate"><span class="pre">mfpu_operand_valid_i</span></code></p></li>
</ul>
</li>
<li><p><strong>VRF Writeback</strong>:</p>
<ul>
<li><p>ALU: <code class="docutils literal notranslate"><span class="pre">alu_result_*</span></code></p></li>
<li><p>MFPU: <code class="docutils literal notranslate"><span class="pre">mfpu_result_*</span></code></p></li>
</ul>
</li>
<li><p><strong>Mask Interface</strong>:</p>
<ul>
<li><p>Shared <code class="docutils literal notranslate"><span class="pre">mask_i</span></code>, <code class="docutils literal notranslate"><span class="pre">mask_valid_i</span></code></p></li>
<li><p>Split readiness signals: <code class="docutils literal notranslate"><span class="pre">alu_mask_ready</span></code>, <code class="docutils literal notranslate"><span class="pre">mfpu_mask_ready</span></code></p></li>
</ul>
</li>
<li><p><strong>Slide Unit</strong>:</p>
<ul>
<li><p>Slide operands (<code class="docutils literal notranslate"><span class="pre">sldu_operand_i</span></code>)</p></li>
<li><p>Slide handshake per unit</p></li>
<li><p>Reduction request/ack (<code class="docutils literal notranslate"><span class="pre">sldu_*_req_valid_o</span></code>, <code class="docutils literal notranslate"><span class="pre">sldu_*_gnt_i</span></code>)</p></li>
</ul>
</li>
<li><p><strong>Saturation</strong>:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">vxsat_flag_o</span></code>: Indicates whether saturation occurred</p></li>
</ul>
</li>
<li><p><strong>FPU Exceptions</strong>:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">fflags_ex_o</span></code>, <code class="docutils literal notranslate"><span class="pre">fflags_ex_valid_o</span></code></p></li>
</ul>
</li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="control-logic-and-signal-routing">
<h2>5. Control Logic and Signal Routing<a class="headerlink" href="#control-logic-and-signal-routing" title="Permalink to this heading"></a></h2>
<section id="masking-coordination">
<h3>5.1 Masking Coordination<a class="headerlink" href="#masking-coordination" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Shared input mask: <code class="docutils literal notranslate"><span class="pre">mask_i</span></code>, <code class="docutils literal notranslate"><span class="pre">mask_valid_i</span></code></p></li>
<li><p>Readiness <code class="docutils literal notranslate"><span class="pre">mask_ready_o</span> <span class="pre">=</span> <span class="pre">alu_mask_ready</span> <span class="pre">|</span> <span class="pre">mfpu_mask_ready</span></code></p></li>
<li><p>Broadcast strategy requires tagged mask handling if instruction queue &gt; 1.</p></li>
</ul>
</section>
<section id="saturation-flag-aggregation">
<h3>5.2 Saturation Flag Aggregation<a class="headerlink" href="#saturation-flag-aggregation" title="Permalink to this heading"></a></h3>
<p>Both units can set a saturation flag:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">assign</span><span class="w"> </span><span class="n">vxsat_flag_o</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mfpu_vxsat</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">alu_vxsat</span><span class="p">;</span>
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="lane-level-operation-and-modular-structure">
<h2>6. Lane-Level Operation and Modular Structure<a class="headerlink" href="#lane-level-operation-and-modular-structure" title="Permalink to this heading"></a></h2>
<p>This module is fully <strong>parameterized per-lane</strong>, enabling reuse across multiple vector lanes. Each lane runs its own instance of this module, and each instance manages:</p>
<ul class="simple">
<li><p>One ALU (<code class="docutils literal notranslate"><span class="pre">i_valu</span></code>)</p></li>
<li><p>One MFPU (<code class="docutils literal notranslate"><span class="pre">i_vmfpu</span></code>)</p></li>
</ul>
<p>The control strategy is uniform:</p>
<ul class="simple">
<li><p>Operand queues → functional units</p></li>
<li><p>Results → VRF</p></li>
<li><p>Status → dispatcher/sequencer</p></li>
<li><p>Mask/Slide → helpers</p></li>
</ul>
</section>
<hr class="docutils" />
<section id="design-notes">
<h2>7. Design Notes<a class="headerlink" href="#design-notes" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>Uses the <code class="docutils literal notranslate"><span class="pre">ara_pkg</span></code> and <code class="docutils literal notranslate"><span class="pre">rvv_pkg</span></code> definitions for consistency across Ara.</p></li>
<li><p>Designed to be flexible with regard to precision, operation type, and lane width.</p></li>
<li><p>Follows strict handshake protocols to avoid hazards.</p></li>
<li><p>Clean separation of logic for ALU and MFPU makes it easy to extend or adapt.</p></li>
<li><p>Interfacing with the Mask and Slide Units is modular and scalable.</p></li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="operand_queue.html" class="btn btn-neutral float-left" title="operand_queue — Buffer between the VRF and the functional units" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="valu.html" class="btn btn-neutral float-right" title="valu - Instantiate the in-lane SIMD ALU (unpipelined)" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright .</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>