<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>InlineAsmLowering.cpp source code [llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='InlineAsmLowering.cpp.html'>InlineAsmLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- lib/CodeGen/GlobalISel/InlineAsmLowering.cpp ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the lowering from LLVM IR inline asm to MIR INLINEASM</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html">"llvm/CodeGen/GlobalISel/InlineAsmLowering.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/Module.h.html">"llvm/IR/Module.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "inline-asm-lowering"</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering" title='llvm::InlineAsmLowering' data-ref="llvm::InlineAsmLowering" data-ref-filename="llvm..InlineAsmLowering">InlineAsmLowering</a>::<dfn class="virtual decl def fn" id="_ZN4llvm17InlineAsmLowering6anchorEv" title='llvm::InlineAsmLowering::anchor' data-ref="_ZN4llvm17InlineAsmLowering6anchorEv" data-ref-filename="_ZN4llvm17InlineAsmLowering6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i class="doc" data-doc="(anonymousnamespace)::GISelAsmOperandInfo">/// GISelAsmOperandInfo - This contains information for each constraint that we</i></td></tr>
<tr><th id="35">35</th><td><i class="doc" data-doc="(anonymousnamespace)::GISelAsmOperandInfo">/// are lowering.</i></td></tr>
<tr><th id="36">36</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> {</td></tr>
<tr><th id="37">37</th><td><b>public</b>:</td></tr>
<tr><th id="38">38</th><td>  <i class="doc" data-doc="(anonymousnamespace)::GISelAsmOperandInfo::Regs">/// Regs - If this is a register or register class operand, this</i></td></tr>
<tr><th id="39">39</th><td><i class="doc" data-doc="(anonymousnamespace)::GISelAsmOperandInfo::Regs">  /// contains the set of assigned registers corresponding to the operand.</i></td></tr>
<tr><th id="40">40</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>1</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-type='SmallVector&lt;llvm::Register, 1&gt;' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE" title='(anonymous namespace)::GISelAsmOperandInfo::GISelAsmOperandInfo' data-type='void (anonymous namespace)::GISelAsmOperandInfo::GISelAsmOperandInfo(const TargetLowering::AsmOperandInfo &amp; Info)' data-ref="_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE" data-ref-filename="_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE">GISelAsmOperandInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col1 decl" id="1Info" title='Info' data-type='const TargetLowering::AsmOperandInfo &amp;' data-ref="1Info" data-ref-filename="1Info">Info</dfn>)</td></tr>
<tr><th id="43">43</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#4118" title='llvm::TargetLowering::AsmOperandInfo::AsmOperandInfo' data-ref="_ZN4llvm14TargetLowering14AsmOperandInfoC1ERKS1_" data-ref-filename="_ZN4llvm14TargetLowering14AsmOperandInfoC1ERKS1_">(</a><a class="local col1 ref" href="#1Info" title='Info' data-ref="1Info" data-ref-filename="1Info">Info</a>) {}</td></tr>
<tr><th id="44">44</th><td>};</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::GISelAsmOperandInfoVector" title='(anonymous namespace)::GISelAsmOperandInfoVector' data-type='SmallVector&lt;(anonymous namespace)::GISelAsmOperandInfo, 16&gt;' data-ref="(anonymousnamespace)::GISelAsmOperandInfoVector" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfoVector">GISelAsmOperandInfoVector</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a>, <var>16</var>&gt;;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ExtraFlags" title='(anonymous namespace)::ExtraFlags' data-ref="(anonymousnamespace)::ExtraFlags" data-ref-filename="(anonymousnamespace)..ExtraFlags">ExtraFlags</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-type='unsigned int' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</dfn> = <var>0</var>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>public</b>:</td></tr>
<tr><th id="52">52</th><td>  <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE" title='(anonymous namespace)::ExtraFlags::ExtraFlags' data-type='void (anonymous namespace)::ExtraFlags::ExtraFlags(const llvm::CallBase &amp; CB)' data-ref="_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE" data-ref-filename="_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE">ExtraFlags</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CallBase" title='llvm::CallBase' data-ref="llvm::CallBase" data-ref-filename="llvm..CallBase">CallBase</a> &amp;<dfn class="local col2 decl" id="2CB" title='CB' data-type='const llvm::CallBase &amp;' data-ref="2CB" data-ref-filename="2CB">CB</dfn>) {</td></tr>
<tr><th id="53">53</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a> *<dfn class="local col3 decl" id="3IA" title='IA' data-type='const llvm::InlineAsm *' data-ref="3IA" data-ref-filename="3IA">IA</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>&gt;(<a class="local col2 ref" href="#2CB" title='CB' data-ref="2CB" data-ref-filename="2CB">CB</a>.<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase16getCalledOperandEv" title='llvm::CallBase::getCalledOperand' data-ref="_ZNK4llvm8CallBase16getCalledOperandEv" data-ref-filename="_ZNK4llvm8CallBase16getCalledOperandEv">getCalledOperand</a>());</td></tr>
<tr><th id="54">54</th><td>    <b>if</b> (<a class="local col3 ref" href="#3IA" title='IA' data-ref="3IA" data-ref-filename="3IA">IA</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZNK4llvm9InlineAsm14hasSideEffectsEv" title='llvm::InlineAsm::hasSideEffects' data-ref="_ZNK4llvm9InlineAsm14hasSideEffectsEv" data-ref-filename="_ZNK4llvm9InlineAsm14hasSideEffectsEv">hasSideEffects</a>())</td></tr>
<tr><th id="55">55</th><td>      <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_HasSideEffects" title='llvm::InlineAsm::Extra_HasSideEffects' data-ref="llvm::InlineAsm::Extra_HasSideEffects" data-ref-filename="llvm..InlineAsm..Extra_HasSideEffects">Extra_HasSideEffects</a>;</td></tr>
<tr><th id="56">56</th><td>    <b>if</b> (<a class="local col3 ref" href="#3IA" title='IA' data-ref="3IA" data-ref-filename="3IA">IA</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZNK4llvm9InlineAsm12isAlignStackEv" title='llvm::InlineAsm::isAlignStack' data-ref="_ZNK4llvm9InlineAsm12isAlignStackEv" data-ref-filename="_ZNK4llvm9InlineAsm12isAlignStackEv">isAlignStack</a>())</td></tr>
<tr><th id="57">57</th><td>      <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_IsAlignStack" title='llvm::InlineAsm::Extra_IsAlignStack' data-ref="llvm::InlineAsm::Extra_IsAlignStack" data-ref-filename="llvm..InlineAsm..Extra_IsAlignStack">Extra_IsAlignStack</a>;</td></tr>
<tr><th id="58">58</th><td>    <b>if</b> (<a class="local col2 ref" href="#2CB" title='CB' data-ref="2CB" data-ref-filename="2CB">CB</a>.<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase12isConvergentEv" title='llvm::CallBase::isConvergent' data-ref="_ZNK4llvm8CallBase12isConvergentEv" data-ref-filename="_ZNK4llvm8CallBase12isConvergentEv">isConvergent</a>())</td></tr>
<tr><th id="59">59</th><td>      <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_IsConvergent" title='llvm::InlineAsm::Extra_IsConvergent' data-ref="llvm::InlineAsm::Extra_IsConvergent" data-ref-filename="llvm..InlineAsm..Extra_IsConvergent">Extra_IsConvergent</a>;</td></tr>
<tr><th id="60">60</th><td>    <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="local col3 ref" href="#3IA" title='IA' data-ref="3IA" data-ref-filename="3IA">IA</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZNK4llvm9InlineAsm10getDialectEv" title='llvm::InlineAsm::getDialect' data-ref="_ZNK4llvm9InlineAsm10getDialectEv" data-ref-filename="_ZNK4llvm9InlineAsm10getDialectEv">getDialect</a>() * <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_AsmDialect" title='llvm::InlineAsm::Extra_AsmDialect' data-ref="llvm::InlineAsm::Extra_AsmDialect" data-ref-filename="llvm..InlineAsm..Extra_AsmDialect">Extra_AsmDialect</a>;</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE" title='(anonymous namespace)::ExtraFlags::update' data-type='void (anonymous namespace)::ExtraFlags::update(const TargetLowering::AsmOperandInfo &amp; OpInfo)' data-ref="_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE" data-ref-filename="_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE">update</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col4 decl" id="4OpInfo" title='OpInfo' data-type='const TargetLowering::AsmOperandInfo &amp;' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</dfn>) {</td></tr>
<tr><th id="64">64</th><td>    <i>// Ideally, we would only check against memory constraints.  However, the</i></td></tr>
<tr><th id="65">65</th><td><i>    // meaning of an Other constraint can be target-specific and we can't easily</i></td></tr>
<tr><th id="66">66</th><td><i>    // reason about it.  Therefore, be conservative and set MayLoad/MayStore</i></td></tr>
<tr><th id="67">67</th><td><i>    // for Other constraints as well.</i></td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (<a class="local col4 ref" href="#4OpInfo" title='OpInfo' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a> ||</td></tr>
<tr><th id="69">69</th><td>        <a class="local col4 ref" href="#4OpInfo" title='OpInfo' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a>) {</td></tr>
<tr><th id="70">70</th><td>      <b>if</b> (<a class="local col4 ref" href="#4OpInfo" title='OpInfo' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isInput" title='llvm::InlineAsm::isInput' data-ref="llvm::InlineAsm::isInput" data-ref-filename="llvm..InlineAsm..isInput">isInput</a>)</td></tr>
<tr><th id="71">71</th><td>        <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayLoad" title='llvm::InlineAsm::Extra_MayLoad' data-ref="llvm::InlineAsm::Extra_MayLoad" data-ref-filename="llvm..InlineAsm..Extra_MayLoad">Extra_MayLoad</a>;</td></tr>
<tr><th id="72">72</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4OpInfo" title='OpInfo' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isOutput" title='llvm::InlineAsm::isOutput' data-ref="llvm::InlineAsm::isOutput" data-ref-filename="llvm..InlineAsm..isOutput">isOutput</a>)</td></tr>
<tr><th id="73">73</th><td>        <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayStore" title='llvm::InlineAsm::Extra_MayStore' data-ref="llvm::InlineAsm::Extra_MayStore" data-ref-filename="llvm..InlineAsm..Extra_MayStore">Extra_MayStore</a>;</td></tr>
<tr><th id="74">74</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4OpInfo" title='OpInfo' data-ref="4OpInfo" data-ref-filename="4OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isClobber" title='llvm::InlineAsm::isClobber' data-ref="llvm::InlineAsm::isClobber" data-ref-filename="llvm..InlineAsm..isClobber">isClobber</a>)</td></tr>
<tr><th id="75">75</th><td>        <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='w' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a> |= (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayLoad" title='llvm::InlineAsm::Extra_MayLoad' data-ref="llvm::InlineAsm::Extra_MayLoad" data-ref-filename="llvm..InlineAsm..Extra_MayLoad">Extra_MayLoad</a> | <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayStore" title='llvm::InlineAsm::Extra_MayStore' data-ref="llvm::InlineAsm::Extra_MayStore" data-ref-filename="llvm..InlineAsm..Extra_MayStore">Extra_MayStore</a>);</td></tr>
<tr><th id="76">76</th><td>    }</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_110ExtraFlags3getEv" title='(anonymous namespace)::ExtraFlags::get' data-type='unsigned int (anonymous namespace)::ExtraFlags::get() const' data-ref="_ZNK12_GLOBAL__N_110ExtraFlags3getEv" data-ref-filename="_ZNK12_GLOBAL__N_110ExtraFlags3getEv">get</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::ExtraFlags::Flags" title='(anonymous namespace)::ExtraFlags::Flags' data-use='r' data-ref="(anonymousnamespace)::ExtraFlags::Flags" data-ref-filename="(anonymousnamespace)..ExtraFlags..Flags">Flags</a>; }</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>} <i>// namespace</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_">/// Assign virtual/physical registers for the specified register operand.</i></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_" title='getRegistersForValue' data-type='void getRegistersForValue(llvm::MachineFunction &amp; MF, llvm::MachineIRBuilder &amp; MIRBuilder, (anonymous namespace)::GISelAsmOperandInfo &amp; OpInfo, (anonymous namespace)::GISelAsmOperandInfo &amp; RefOpInfo)' data-ref="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_" data-ref-filename="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_">getRegistersForValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF" data-ref-filename="5MF">MF</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="6MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="6MIRBuilder" data-ref-filename="6MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                 <a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a> &amp;<dfn class="local col7 decl" id="7OpInfo" title='OpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                 <a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a> &amp;<dfn class="local col8 decl" id="8RefOpInfo" title='RefOpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="8RefOpInfo" data-ref-filename="8RefOpInfo">RefOpInfo</dfn>) {</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> &amp;<dfn class="local col9 decl" id="9TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="9TLI" data-ref-filename="9TLI">TLI</dfn> = *<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="10TRI" data-ref-filename="10TRI">TRI</dfn> = *<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// No work to do for memory operations.</i></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col7 ref" href="#7OpInfo" title='OpInfo' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a>)</td></tr>
<tr><th id="95">95</th><td>    <b>return</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// If this is a constraint for a single physreg, or a constraint for a</i></td></tr>
<tr><th id="98">98</th><td><i>  // register class, find it.</i></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="11AssignedReg" title='AssignedReg' data-type='llvm::Register' data-ref="11AssignedReg" data-ref-filename="11AssignedReg">AssignedReg</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="12RC" data-ref-filename="12RC">RC</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col1 ref" href="#11AssignedReg" title='AssignedReg' data-ref="11AssignedReg" data-ref-filename="11AssignedReg">AssignedReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="local col9 ref" href="#9TLI" title='TLI' data-ref="9TLI" data-ref-filename="9TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" data-ref-filename="_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</a>(</td></tr>
<tr><th id="102">102</th><td>      &amp;<a class="local col0 ref" href="#10TRI" title='TRI' data-ref="10TRI" data-ref-filename="10TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#8RefOpInfo" title='RefOpInfo' data-ref="8RefOpInfo" data-ref-filename="8RefOpInfo">RefOpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#8RefOpInfo" title='RefOpInfo' data-ref="8RefOpInfo" data-ref-filename="8RefOpInfo">RefOpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a>);</td></tr>
<tr><th id="103">103</th><td>  <i>// RC is unset only on failure. Return immediately.</i></td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (!<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>)</td></tr>
<tr><th id="105">105</th><td>    <b>return</b>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// No need to allocate a matching input constraint since the constraint it's</i></td></tr>
<tr><th id="108">108</th><td><i>  // matching to has already been allocated.</i></td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col7 ref" href="#7OpInfo" title='OpInfo' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" title='llvm::TargetLowering::AsmOperandInfo::isMatchingInputConstraint' data-ref="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" data-ref-filename="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv">isMatchingInputConstraint</a>())</td></tr>
<tr><th id="110">110</th><td>    <b>return</b>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Initialize NumRegs.</i></td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13NumRegs" title='NumRegs' data-type='unsigned int' data-ref="13NumRegs" data-ref-filename="13NumRegs">NumRegs</dfn> = <var>1</var>;</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col7 ref" href="#7OpInfo" title='OpInfo' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a>)</td></tr>
<tr><th id="115">115</th><td>    <a class="local col3 ref" href="#13NumRegs" title='NumRegs' data-ref="13NumRegs" data-ref-filename="13NumRegs">NumRegs</a> =</td></tr>
<tr><th id="116">116</th><td>        <a class="local col9 ref" href="#9TLI" title='TLI' data-ref="9TLI" data-ref-filename="9TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE" title='llvm::TargetLoweringBase::getNumRegisters' data-ref="_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE" data-ref-filename="_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE">getNumRegisters</a>(<span class='refarg'><a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col7 ref" href="#7OpInfo" title='OpInfo' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// If this is a constraint for a specific physical register, but the type of</i></td></tr>
<tr><th id="119">119</th><td><i>  // the operand requires more than one register to be passed, we allocate the</i></td></tr>
<tr><th id="120">120</th><td><i>  // required amount of physical registers, starting from the selected physical</i></td></tr>
<tr><th id="121">121</th><td><i>  // register.</i></td></tr>
<tr><th id="122">122</th><td><i>  // For this, first retrieve a register iterator for the given register class</i></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const llvm::MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator" data-ref-filename="llvm..TargetRegisterClass..iterator">iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='TargetRegisterClass::iterator' data-ref="14I" data-ref-filename="14I">I</dfn> = <a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>();</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="15RegInfo" data-ref-filename="15RegInfo">RegInfo</dfn> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// Advance the iterator to the assigned register (if set)</i></td></tr>
<tr><th id="127">127</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#11AssignedReg" title='AssignedReg' data-ref="11AssignedReg" data-ref-filename="11AssignedReg">AssignedReg</a>) {</td></tr>
<tr><th id="128">128</th><td>    <b>for</b> (; *<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a> != <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#11AssignedReg" title='AssignedReg' data-ref="11AssignedReg" data-ref-filename="11AssignedReg">AssignedReg</a>; ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>)</td></tr>
<tr><th id="129">129</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I != RC-&gt;end() &amp;&amp; <q>"AssignedReg should be a member of provided RC"</q>);</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Finally, assign the registers. If the AssignedReg isn't set, create virtual</i></td></tr>
<tr><th id="133">133</th><td><i>  // registers with the provided register class</i></td></tr>
<tr><th id="134">134</th><td>  <b>for</b> (; <a class="local col3 ref" href="#13NumRegs" title='NumRegs' data-ref="13NumRegs" data-ref-filename="13NumRegs">NumRegs</a>; --<a class="local col3 ref" href="#13NumRegs" title='NumRegs' data-ref="13NumRegs" data-ref-filename="13NumRegs">NumRegs</a>, ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>) {</td></tr>
<tr><th id="135">135</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I != RC-&gt;end() &amp;&amp; <q>"Ran out of registers to allocate!"</q>);</td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="16R" title='R' data-type='llvm::Register' data-ref="16R" data-ref-filename="16R">R</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#11AssignedReg" title='AssignedReg' data-ref="11AssignedReg" data-ref-filename="11AssignedReg">AssignedReg</a> ? <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>*<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>) : <a class="local col5 ref" href="#15RegInfo" title='RegInfo' data-ref="15RegInfo" data-ref-filename="15RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>);</td></tr>
<tr><th id="137">137</th><td>    <a class="local col7 ref" href="#7OpInfo" title='OpInfo' data-ref="7OpInfo" data-ref-filename="7OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#16R" title='R' data-ref="16R" data-ref-filename="16R">R</a>);</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i class="doc" data-doc="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE">/// Return an integer indicating how general CT is.</i></td></tr>
<tr><th id="142">142</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE" title='getConstraintGenerality' data-type='unsigned int getConstraintGenerality(TargetLowering::ConstraintType CT)' data-ref="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE" data-ref-filename="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE">getConstraintGenerality</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType" data-ref-filename="llvm..TargetLowering..ConstraintType">ConstraintType</a> <dfn class="local col7 decl" id="17CT" title='CT' data-type='TargetLowering::ConstraintType' data-ref="17CT" data-ref-filename="17CT">CT</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <b>switch</b> (<a class="local col7 ref" href="#17CT" title='CT' data-ref="17CT" data-ref-filename="17CT">CT</a>) {</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Immediate" title='llvm::TargetLowering::C_Immediate' data-ref="llvm::TargetLowering::C_Immediate" data-ref-filename="llvm..TargetLowering..C_Immediate">C_Immediate</a>:</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a>:</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Unknown" title='llvm::TargetLowering::C_Unknown' data-ref="llvm::TargetLowering::C_Unknown" data-ref-filename="llvm..TargetLowering..C_Unknown">C_Unknown</a>:</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Register" title='llvm::TargetLowering::C_Register' data-ref="llvm::TargetLowering::C_Register" data-ref-filename="llvm..TargetLowering..C_Register">C_Register</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_RegisterClass" title='llvm::TargetLowering::C_RegisterClass' data-ref="llvm::TargetLowering::C_RegisterClass" data-ref-filename="llvm..TargetLowering..C_RegisterClass">C_RegisterClass</a>:</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a>:</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid constraint type"</q>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_" title='chooseConstraint' data-type='void chooseConstraint(TargetLowering::AsmOperandInfo &amp; OpInfo, const llvm::TargetLowering * TLI)' data-ref="_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_" data-ref-filename="_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_">chooseConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col8 decl" id="18OpInfo" title='OpInfo' data-type='TargetLowering::AsmOperandInfo &amp;' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> *<dfn class="local col9 decl" id="19TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="19TLI" data-ref-filename="19TLI">TLI</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpInfo.Codes.size() &gt; <var>1</var> &amp;&amp; <q>"Doesn't have multiple constraint options"</q>);</td></tr>
<tr><th id="161">161</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="20BestIdx" title='BestIdx' data-type='unsigned int' data-ref="20BestIdx" data-ref-filename="20BestIdx">BestIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType" data-ref-filename="llvm..TargetLowering..ConstraintType">ConstraintType</a> <dfn class="local col1 decl" id="21BestType" title='BestType' data-type='TargetLowering::ConstraintType' data-ref="21BestType" data-ref-filename="21BestType">BestType</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Unknown" title='llvm::TargetLowering::C_Unknown' data-ref="llvm::TargetLowering::C_Unknown" data-ref-filename="llvm..TargetLowering..C_Unknown">C_Unknown</a>;</td></tr>
<tr><th id="163">163</th><td>  <em>int</em> <dfn class="local col2 decl" id="22BestGenerality" title='BestGenerality' data-type='int' data-ref="22BestGenerality" data-ref-filename="22BestGenerality">BestGenerality</dfn> = -<var>1</var>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Loop over the options, keeping track of the most general one.</i></td></tr>
<tr><th id="166">166</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23i" title='i' data-type='unsigned int' data-ref="23i" data-ref-filename="23i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="24e" title='e' data-type='unsigned int' data-ref="24e" data-ref-filename="24e">e</dfn> = <a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Codes" title='llvm::InlineAsm::ConstraintInfo::Codes' data-ref="llvm::InlineAsm::ConstraintInfo::Codes" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Codes">Codes</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col3 ref" href="#23i" title='i' data-ref="23i" data-ref-filename="23i">i</a> != <a class="local col4 ref" href="#24e" title='e' data-ref="24e" data-ref-filename="24e">e</a>; ++<a class="local col3 ref" href="#23i" title='i' data-ref="23i" data-ref-filename="23i">i</a>) {</td></tr>
<tr><th id="167">167</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType" data-ref-filename="llvm..TargetLowering..ConstraintType">ConstraintType</a> <dfn class="local col5 decl" id="25CType" title='CType' data-type='TargetLowering::ConstraintType' data-ref="25CType" data-ref-filename="25CType">CType</dfn> =</td></tr>
<tr><th id="168">168</th><td>        <a class="local col9 ref" href="#19TLI" title='TLI' data-ref="19TLI" data-ref-filename="19TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::TargetLowering::getConstraintType' data-ref="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Codes" title='llvm::InlineAsm::ConstraintInfo::Codes' data-ref="llvm::InlineAsm::ConstraintInfo::Codes" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Codes">Codes</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#23i" title='i' data-ref="23i" data-ref-filename="23i">i</a>]</span>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i>// Indirect 'other' or 'immediate' constraints are not allowed.</i></td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (<a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a> &amp;&amp; !(<a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a> ||</td></tr>
<tr><th id="172">172</th><td>                               <a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Register" title='llvm::TargetLowering::C_Register' data-ref="llvm::TargetLowering::C_Register" data-ref-filename="llvm..TargetLowering..C_Register">C_Register</a> ||</td></tr>
<tr><th id="173">173</th><td>                               <a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_RegisterClass" title='llvm::TargetLowering::C_RegisterClass' data-ref="llvm::TargetLowering::C_RegisterClass" data-ref-filename="llvm..TargetLowering..C_RegisterClass">C_RegisterClass</a>))</td></tr>
<tr><th id="174">174</th><td>      <b>continue</b>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>    <i>// If this is an 'other' or 'immediate' constraint, see if the operand is</i></td></tr>
<tr><th id="177">177</th><td><i>    // valid for it. For example, on X86 we might have an 'rI' constraint. If</i></td></tr>
<tr><th id="178">178</th><td><i>    // the operand is an integer in the range [0..31] we want to use I (saving a</i></td></tr>
<tr><th id="179">179</th><td><i>    // load of a register), otherwise we must use 'r'.</i></td></tr>
<tr><th id="180">180</th><td>    <b>if</b> (<a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a> ||</td></tr>
<tr><th id="181">181</th><td>        <a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Immediate" title='llvm::TargetLowering::C_Immediate' data-ref="llvm::TargetLowering::C_Immediate" data-ref-filename="llvm..TargetLowering..C_Immediate">C_Immediate</a>) {</td></tr>
<tr><th id="182">182</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpInfo.Codes[i].size() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="183">183</th><td>             <q>"Unhandled multi-letter 'other' constraint"</q>);</td></tr>
<tr><th id="184">184</th><td>      <i>// FIXME: prefer immediate constraints if the target allows it</i></td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <i>// Things with matching constraints can only be registers, per gcc</i></td></tr>
<tr><th id="188">188</th><td><i>    // documentation.  This mainly affects "g" constraints.</i></td></tr>
<tr><th id="189">189</th><td>    <b>if</b> (<a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a> &amp;&amp; <a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZNK4llvm9InlineAsm14ConstraintInfo16hasMatchingInputEv" title='llvm::InlineAsm::ConstraintInfo::hasMatchingInput' data-ref="_ZNK4llvm9InlineAsm14ConstraintInfo16hasMatchingInputEv" data-ref-filename="_ZNK4llvm9InlineAsm14ConstraintInfo16hasMatchingInputEv">hasMatchingInput</a>())</td></tr>
<tr><th id="190">190</th><td>      <b>continue</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>// This constraint letter is more general than the previous one, use it.</i></td></tr>
<tr><th id="193">193</th><td>    <em>int</em> <dfn class="local col6 decl" id="26Generality" title='Generality' data-type='int' data-ref="26Generality" data-ref-filename="26Generality">Generality</dfn> = <a class="tu ref fn" href="#_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE" title='getConstraintGenerality' data-use='c' data-ref="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE" data-ref-filename="_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE">getConstraintGenerality</a>(<a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a>);</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (<a class="local col6 ref" href="#26Generality" title='Generality' data-ref="26Generality" data-ref-filename="26Generality">Generality</a> &gt; <a class="local col2 ref" href="#22BestGenerality" title='BestGenerality' data-ref="22BestGenerality" data-ref-filename="22BestGenerality">BestGenerality</a>) {</td></tr>
<tr><th id="195">195</th><td>      <a class="local col1 ref" href="#21BestType" title='BestType' data-ref="21BestType" data-ref-filename="21BestType">BestType</a> = <a class="local col5 ref" href="#25CType" title='CType' data-ref="25CType" data-ref-filename="25CType">CType</a>;</td></tr>
<tr><th id="196">196</th><td>      <a class="local col0 ref" href="#20BestIdx" title='BestIdx' data-ref="20BestIdx" data-ref-filename="20BestIdx">BestIdx</a> = <a class="local col3 ref" href="#23i" title='i' data-ref="23i" data-ref-filename="23i">i</a>;</td></tr>
<tr><th id="197">197</th><td>      <a class="local col2 ref" href="#22BestGenerality" title='BestGenerality' data-ref="22BestGenerality" data-ref-filename="22BestGenerality">BestGenerality</a> = <a class="local col6 ref" href="#26Generality" title='Generality' data-ref="26Generality" data-ref-filename="26Generality">Generality</a>;</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a> <span class='ref fn' title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</span> <a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Codes" title='llvm::InlineAsm::ConstraintInfo::Codes' data-ref="llvm::InlineAsm::ConstraintInfo::Codes" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Codes">Codes</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#20BestIdx" title='BestIdx' data-ref="20BestIdx" data-ref-filename="20BestIdx">BestIdx</a>]</span>;</td></tr>
<tr><th id="202">202</th><td>  <a class="local col8 ref" href="#18OpInfo" title='OpInfo' data-ref="18OpInfo" data-ref-filename="18OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> = <a class="local col1 ref" href="#21BestType" title='BestType' data-ref="21BestType" data-ref-filename="21BestType">BestType</a>;</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE" title='computeConstraintToUse' data-type='void computeConstraintToUse(const llvm::TargetLowering * TLI, TargetLowering::AsmOperandInfo &amp; OpInfo)' data-ref="_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE" data-ref-filename="_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE">computeConstraintToUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> *<dfn class="local col7 decl" id="27TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="27TLI" data-ref-filename="27TLI">TLI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col8 decl" id="28OpInfo" title='OpInfo' data-type='TargetLowering::AsmOperandInfo &amp;' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</dfn>) {</td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!OpInfo.Codes.empty() &amp;&amp; <q>"Must have at least one constraint"</q>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i>// Single-letter constraints ('r') are very common.</i></td></tr>
<tr><th id="210">210</th><td>  <b>if</b> (<a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Codes" title='llvm::InlineAsm::ConstraintInfo::Codes' data-ref="llvm::InlineAsm::ConstraintInfo::Codes" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Codes">Codes</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() == <var>1</var>) {</td></tr>
<tr><th id="211">211</th><td>    <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a> <span class='ref fn' title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</span> <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Codes" title='llvm::InlineAsm::ConstraintInfo::Codes' data-ref="llvm::InlineAsm::ConstraintInfo::Codes" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Codes">Codes</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>;</td></tr>
<tr><th id="212">212</th><td>    <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> = <a class="local col7 ref" href="#27TLI" title='TLI' data-ref="27TLI" data-ref-filename="27TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::TargetLowering::getConstraintType' data-ref="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="213">213</th><td>  } <b>else</b> {</td></tr>
<tr><th id="214">214</th><td>    <a class="tu ref fn" href="#_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_" title='chooseConstraint' data-use='c' data-ref="_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_" data-ref-filename="_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_">chooseConstraint</a>(<span class='refarg'><a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a></span>, <a class="local col7 ref" href="#27TLI" title='TLI' data-ref="27TLI" data-ref-filename="27TLI">TLI</a>);</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// 'X' matches anything.</i></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" data-ref-filename="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</span> <q>"X"</q> &amp;&amp; <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>) {</td></tr>
<tr><th id="219">219</th><td>    <i>// Labels and constants are handled elsewhere ('X' is the only thing</i></td></tr>
<tr><th id="220">220</th><td><i>    // that matches labels).  For Functions, the type here is the type of</i></td></tr>
<tr><th id="221">221</th><td><i>    // the result, which is not what we want to look at; leave them alone.</i></td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="29Val" title='Val' data-type='llvm::Value *' data-ref="29Val" data-ref-filename="29Val">Val</dfn> = <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>;</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock" data-ref-filename="llvm..BasicBlock">BasicBlock</a>&gt;(<a class="local col9 ref" href="#29Val" title='Val' data-ref="29Val" data-ref-filename="29Val">Val</a>) || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col9 ref" href="#29Val" title='Val' data-ref="29Val" data-ref-filename="29Val">Val</a>) || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a>&gt;(<a class="local col9 ref" href="#29Val" title='Val' data-ref="29Val" data-ref-filename="29Val">Val</a>))</td></tr>
<tr><th id="224">224</th><td>      <b>return</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <i>// Otherwise, try to resolve it to something we know about by looking at</i></td></tr>
<tr><th id="227">227</th><td><i>    // the actual operand type.</i></td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="30Repl" title='Repl' data-type='const char *' data-ref="30Repl" data-ref-filename="30Repl"><a class="local col0 ref" href="#30Repl" title='Repl' data-ref="30Repl" data-ref-filename="30Repl">Repl</a></dfn> = <a class="local col7 ref" href="#27TLI" title='TLI' data-ref="27TLI" data-ref-filename="27TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering16LowerXConstraintENS_3EVTE" title='llvm::TargetLowering::LowerXConstraint' data-ref="_ZNK4llvm14TargetLowering16LowerXConstraintENS_3EVTE" data-ref-filename="_ZNK4llvm14TargetLowering16LowerXConstraintENS_3EVTE">LowerXConstraint</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a>)) {</td></tr>
<tr><th id="229">229</th><td>      <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a> <span class='ref fn' title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_" data-ref-filename="_ZNSt7__cxx1112basic_stringaSEPKT_">=</span> <a class="local col0 ref" href="#30Repl" title='Repl' data-ref="30Repl" data-ref-filename="30Repl">Repl</a>;</td></tr>
<tr><th id="230">230</th><td>      <a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> = <a class="local col7 ref" href="#27TLI" title='TLI' data-ref="27TLI" data-ref-filename="27TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::TargetLowering::getConstraintType' data-ref="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#28OpInfo" title='OpInfo' data-ref="28OpInfo" data-ref-filename="28OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="231">231</th><td>    }</td></tr>
<tr><th id="232">232</th><td>  }</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12getNumOpRegsRKN4llvm12MachineInstrEj" title='getNumOpRegs' data-type='unsigned int getNumOpRegs(const llvm::MachineInstr &amp; I, unsigned int OpIdx)' data-ref="_ZL12getNumOpRegsRKN4llvm12MachineInstrEj" data-ref-filename="_ZL12getNumOpRegsRKN4llvm12MachineInstrEj">getNumOpRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="31I" data-ref-filename="31I">I</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32OpIdx" title='OpIdx' data-type='unsigned int' data-ref="32OpIdx" data-ref-filename="32OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33Flag" title='Flag' data-type='unsigned int' data-ref="33Flag" data-ref-filename="33Flag">Flag</dfn> = <a class="local col1 ref" href="#31I" title='I' data-ref="31I" data-ref-filename="31I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#32OpIdx" title='OpIdx' data-ref="32OpIdx" data-ref-filename="32OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj" data-ref-filename="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col3 ref" href="#33Flag" title='Flag' data-ref="33Flag" data-ref-filename="33Flag">Flag</a>);</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" title='buildAnyextOrCopy' data-type='bool buildAnyextOrCopy(llvm::Register Dst, llvm::Register Src, llvm::MachineIRBuilder &amp; MIRBuilder)' data-ref="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" data-ref-filename="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE">buildAnyextOrCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34Dst" title='Dst' data-type='llvm::Register' data-ref="34Dst" data-ref-filename="34Dst">Dst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="35Src" title='Src' data-type='llvm::Register' data-ref="35Src" data-ref-filename="35Src">Src</dfn>,</td></tr>
<tr><th id="241">241</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="36MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="36MIRBuilder" data-ref-filename="36MIRBuilder">MIRBuilder</dfn>) {</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="37TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="37TRI" data-ref-filename="37TRI">TRI</dfn> =</td></tr>
<tr><th id="243">243</th><td>      <a class="local col6 ref" href="#36MIRBuilder" title='MIRBuilder' data-ref="36MIRBuilder" data-ref-filename="36MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="38MRI" data-ref-filename="38MRI">MRI</dfn> = <a class="local col6 ref" href="#36MIRBuilder" title='MIRBuilder' data-ref="36MIRBuilder" data-ref-filename="36MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="39SrcTy" data-ref-filename="39SrcTy">SrcTy</dfn> = <a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI" data-ref-filename="38MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35Src" title='Src' data-ref="35Src" data-ref-filename="35Src">Src</a>);</td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (!<a class="local col9 ref" href="#39SrcTy" title='SrcTy' data-ref="39SrcTy" data-ref-filename="39SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="248">248</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Source type for copy is not valid\n"</q>);</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40SrcSize" title='SrcSize' data-type='unsigned int' data-ref="40SrcSize" data-ref-filename="40SrcSize">SrcSize</dfn> = <a class="local col7 ref" href="#37TRI" title='TRI' data-ref="37TRI" data-ref-filename="37TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35Src" title='Src' data-ref="35Src" data-ref-filename="35Src">Src</a>, *<a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI" data-ref-filename="38MRI">MRI</a>);</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41DstSize" title='DstSize' data-type='unsigned int' data-ref="41DstSize" data-ref-filename="41DstSize">DstSize</dfn> = <a class="local col7 ref" href="#37TRI" title='TRI' data-ref="37TRI" data-ref-filename="37TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34Dst" title='Dst' data-ref="34Dst" data-ref-filename="34Dst">Dst</a>, *<a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI" data-ref-filename="38MRI">MRI</a>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col1 ref" href="#41DstSize" title='DstSize' data-ref="41DstSize" data-ref-filename="41DstSize">DstSize</a> &lt; <a class="local col0 ref" href="#40SrcSize" title='SrcSize' data-ref="40SrcSize" data-ref-filename="40SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="255">255</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Input can't fit in destination reg class\n"</q>);</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Attempt to anyext small scalar sources.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col1 ref" href="#41DstSize" title='DstSize' data-ref="41DstSize" data-ref-filename="41DstSize">DstSize</a> &gt; <a class="local col0 ref" href="#40SrcSize" title='SrcSize' data-ref="40SrcSize" data-ref-filename="40SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39SrcTy" title='SrcTy' data-ref="39SrcTy" data-ref-filename="39SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>()) {</td></tr>
<tr><th id="262">262</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Can't extend non-scalar input to size of"</q></td></tr>
<tr><th id="263">263</th><td>                           <q>"destination register class\n"</q>);</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="265">265</th><td>    }</td></tr>
<tr><th id="266">266</th><td>    <a class="local col5 ref" href="#35Src" title='Src' data-ref="35Src" data-ref-filename="35Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#36MIRBuilder" title='MIRBuilder' data-ref="36MIRBuilder" data-ref-filename="36MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#41DstSize" title='DstSize' data-ref="41DstSize" data-ref-filename="41DstSize">DstSize</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#35Src" title='Src' data-ref="35Src" data-ref-filename="35Src">Src</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="local col6 ref" href="#36MIRBuilder" title='MIRBuilder' data-ref="36MIRBuilder" data-ref-filename="36MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#34Dst" title='Dst' data-ref="34Dst" data-ref-filename="34Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#35Src" title='Src' data-ref="35Src" data-ref-filename="35Src">Src</a>);</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering" title='llvm::InlineAsmLowering' data-ref="llvm::InlineAsmLowering" data-ref-filename="llvm..InlineAsmLowering">InlineAsmLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE" title='llvm::InlineAsmLowering::lowerInlineAsm' data-ref="_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE" data-ref-filename="_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE">lowerInlineAsm</dfn>(</td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="42MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CallBase" title='llvm::CallBase' data-ref="llvm::CallBase" data-ref-filename="llvm..CallBase">CallBase</a> &amp;<dfn class="local col3 decl" id="43Call" title='Call' data-type='const llvm::CallBase &amp;' data-ref="43Call" data-ref-filename="43Call">Call</dfn>,</td></tr>
<tr><th id="275">275</th><td>    <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> &amp;<dfn class="local col5 decl" id="45Val" title='Val' data-type='const llvm::Value &amp;' data-ref="45Val" data-ref-filename="45Val">Val</dfn>)&gt; <dfn class="local col4 decl" id="44GetOrCreateVRegs" title='GetOrCreateVRegs' data-type='std::function&lt;ArrayRef&lt;Register&gt; (const Value &amp;)&gt;' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</dfn>)</td></tr>
<tr><th id="276">276</th><td>    <em>const</em> {</td></tr>
<tr><th id="277">277</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a> *<dfn class="local col6 decl" id="46IA" title='IA' data-type='const llvm::InlineAsm *' data-ref="46IA" data-ref-filename="46IA">IA</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>&gt;(<a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>.<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase16getCalledOperandEv" title='llvm::CallBase::getCalledOperand' data-ref="_ZNK4llvm8CallBase16getCalledOperandEv" data-ref-filename="_ZNK4llvm8CallBase16getCalledOperandEv">getCalledOperand</a>());</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// ConstraintOperands - Information about all of the constraints.</i></td></tr>
<tr><th id="280">280</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::GISelAsmOperandInfoVector" title='(anonymous namespace)::GISelAsmOperandInfoVector' data-type='SmallVector&lt;(anonymous namespace)::GISelAsmOperandInfo, 16&gt;' data-ref="(anonymousnamespace)::GISelAsmOperandInfoVector" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfoVector">GISelAsmOperandInfoVector</a> <a class="tu ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="47ConstraintOperands" title='ConstraintOperands' data-type='(anonymous namespace)::GISelAsmOperandInfoVector' data-ref="47ConstraintOperands" data-ref-filename="47ConstraintOperands">ConstraintOperands</dfn>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="48MF" data-ref-filename="48MF">MF</dfn> = <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="283">283</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col9 decl" id="49F" title='F' data-type='const llvm::Function &amp;' data-ref="49F" data-ref-filename="49F">F</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="50DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="50DL" data-ref-filename="50DL">DL</dfn> = <a class="local col9 ref" href="#49F" title='F' data-ref="49F" data-ref-filename="49F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="285">285</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="51TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="51TRI" data-ref-filename="51TRI">TRI</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="52MRI" data-ref-filename="52MRI">MRI</dfn> = <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfoVector" title='llvm::TargetLowering::AsmOperandInfoVector' data-type='std::vector&lt;AsmOperandInfo&gt;' data-ref="llvm::TargetLowering::AsmOperandInfoVector" data-ref-filename="llvm..TargetLowering..AsmOperandInfoVector">AsmOperandInfoVector</a> <dfn class="local col3 decl" id="53TargetConstraints" title='TargetConstraints' data-type='TargetLowering::AsmOperandInfoVector' data-ref="53TargetConstraints" data-ref-filename="53TargetConstraints">TargetConstraints</dfn> =</td></tr>
<tr><th id="290">290</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoERKNS_8CallBaseE" title='llvm::TargetLowering::ParseConstraints' data-ref="_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoERKNS_8CallBaseE" data-ref-filename="_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoERKNS_8CallBaseE">ParseConstraints</a>(<a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col1 ref" href="#51TRI" title='TRI' data-ref="51TRI" data-ref-filename="51TRI">TRI</a>, <a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="tu type" href="#(anonymousnamespace)::ExtraFlags" title='(anonymous namespace)::ExtraFlags' data-ref="(anonymousnamespace)::ExtraFlags" data-ref-filename="(anonymousnamespace)..ExtraFlags">ExtraFlags</a> <dfn class="local col4 decl" id="54ExtraInfo" title='ExtraInfo' data-type='(anonymous namespace)::ExtraFlags' data-ref="54ExtraInfo" data-ref-filename="54ExtraInfo">ExtraInfo</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE" title='(anonymous namespace)::ExtraFlags::ExtraFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE" data-ref-filename="_ZN12_GLOBAL__N_110ExtraFlagsC1ERKN4llvm8CallBaseE">(</a><a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>);</td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55ArgNo" title='ArgNo' data-type='unsigned int' data-ref="55ArgNo" data-ref-filename="55ArgNo">ArgNo</dfn> = <var>0</var>; <i>// ArgNo - The argument of the CallInst.</i></td></tr>
<tr><th id="294">294</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56ResNo" title='ResNo' data-type='unsigned int' data-ref="56ResNo" data-ref-filename="56ResNo">ResNo</dfn> = <var>0</var>; <i>// ResNo - The result number of the next output.</i></td></tr>
<tr><th id="295">295</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="57T" title='T' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="57T" data-ref-filename="57T">T</dfn> : <a class="local col3 ref" href="#53TargetConstraints" title='TargetConstraints' data-ref="53TargetConstraints" data-ref-filename="53TargetConstraints">TargetConstraints</a>) {</td></tr>
<tr><th id="296">296</th><td>    <a class="local col7 ref" href="#47ConstraintOperands" title='ConstraintOperands' data-ref="47ConstraintOperands" data-ref-filename="47ConstraintOperands">ConstraintOperands</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" data-ref-filename="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE" title='(anonymous namespace)::GISelAsmOperandInfo::GISelAsmOperandInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE" data-ref-filename="_ZN12_GLOBAL__N_119GISelAsmOperandInfoC1ERKN4llvm14TargetLowering14AsmOperandInfoE">(</a><a class="local col7 ref" href="#57T" title='T' data-ref="57T" data-ref-filename="57T">T</a>));</td></tr>
<tr><th id="297">297</th><td>    <a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a> &amp;<dfn class="local col8 decl" id="58OpInfo" title='OpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</dfn> = <a class="local col7 ref" href="#47ConstraintOperands" title='ConstraintOperands' data-ref="47ConstraintOperands" data-ref-filename="47ConstraintOperands">ConstraintOperands</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <i>// Compute the value type for each operand.</i></td></tr>
<tr><th id="300">300</th><td>    <b>if</b> (<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isInput" title='llvm::InlineAsm::isInput' data-ref="llvm::InlineAsm::isInput" data-ref-filename="llvm..InlineAsm..isInput">isInput</a> ||</td></tr>
<tr><th id="301">301</th><td>        (<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isOutput" title='llvm::InlineAsm::isOutput' data-ref="llvm::InlineAsm::isOutput" data-ref-filename="llvm..InlineAsm..isOutput">isOutput</a> &amp;&amp; <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>)) {</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>      <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *&gt;(<a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>.<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj" data-ref-filename="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<a class="local col5 ref" href="#55ArgNo" title='ArgNo' data-ref="55ArgNo" data-ref-filename="55ArgNo">ArgNo</a>++));</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock" data-ref-filename="llvm..BasicBlock">BasicBlock</a>&gt;(<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>)) {</td></tr>
<tr><th id="306">306</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Basic block input operands not supported yet\n"</q>);</td></tr>
<tr><th id="307">307</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="308">308</th><td>      }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>      <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col9 decl" id="59OpTy" title='OpTy' data-type='llvm::Type *' data-ref="59OpTy" data-ref-filename="59OpTy">OpTy</dfn> = <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>      <i>// If this is an indirect operand, the operand is a pointer to the</i></td></tr>
<tr><th id="313">313</th><td><i>      // accessed type.</i></td></tr>
<tr><th id="314">314</th><td>      <b>if</b> (<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>) {</td></tr>
<tr><th id="315">315</th><td>        <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType" data-ref-filename="llvm..PointerType">PointerType</a> *<dfn class="local col0 decl" id="60PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="60PtrTy" data-ref-filename="60PtrTy">PtrTy</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType" data-ref-filename="llvm..PointerType">PointerType</a>&gt;(<a class="local col9 ref" href="#59OpTy" title='OpTy' data-ref="59OpTy" data-ref-filename="59OpTy">OpTy</a>);</td></tr>
<tr><th id="316">316</th><td>        <b>if</b> (!<a class="local col0 ref" href="#60PtrTy" title='PtrTy' data-ref="60PtrTy" data-ref-filename="60PtrTy">PtrTy</a>)</td></tr>
<tr><th id="317">317</th><td>          <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Indirect operand for inline asm not a pointer!"</q>);</td></tr>
<tr><th id="318">318</th><td>        <a class="local col9 ref" href="#59OpTy" title='OpTy' data-ref="59OpTy" data-ref-filename="59OpTy">OpTy</a> = <a class="local col0 ref" href="#60PtrTy" title='PtrTy' data-ref="60PtrTy" data-ref-filename="60PtrTy">PtrTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType14getElementTypeEv" title='llvm::PointerType::getElementType' data-ref="_ZNK4llvm11PointerType14getElementTypeEv" data-ref-filename="_ZNK4llvm11PointerType14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="319">319</th><td>      }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>      <i>// FIXME: Support aggregate input operands</i></td></tr>
<tr><th id="322">322</th><td>      <b>if</b> (!<a class="local col9 ref" href="#59OpTy" title='OpTy' data-ref="59OpTy" data-ref-filename="59OpTy">OpTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type17isSingleValueTypeEv" title='llvm::Type::isSingleValueType' data-ref="_ZNK4llvm4Type17isSingleValueTypeEv" data-ref-filename="_ZNK4llvm4Type17isSingleValueTypeEv">isSingleValueType</a>()) {</td></tr>
<tr><th id="323">323</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="324">324</th><td>            dbgs() &lt;&lt; <q>"Aggregate input operands are not supported yet\n"</q>);</td></tr>
<tr><th id="325">325</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="326">326</th><td>      }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>      <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col9 ref" href="#59OpTy" title='OpTy' data-ref="59OpTy" data-ref-filename="59OpTy">OpTy</a>, <b>true</b>).<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isOutput" title='llvm::InlineAsm::isOutput' data-ref="llvm::InlineAsm::isOutput" data-ref-filename="llvm..InlineAsm..isOutput">isOutput</a> &amp;&amp; !<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>) {</td></tr>
<tr><th id="331">331</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Call.getType()-&gt;isVoidTy() &amp;&amp; <q>"Bad inline asm!"</q>);</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a> *<dfn class="local col1 decl" id="61STy" title='STy' data-type='llvm::StructType *' data-ref="61STy" data-ref-filename="61STy"><a class="local col1 ref" href="#61STy" title='STy' data-ref="61STy" data-ref-filename="61STy">STy</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a>&gt;(<a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>())) {</td></tr>
<tr><th id="333">333</th><td>        <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a></td></tr>
<tr><th id="334">334</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col1 ref" href="#61STy" title='STy' data-ref="61STy" data-ref-filename="61STy">STy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm10StructType14getElementTypeEj" title='llvm::StructType::getElementType' data-ref="_ZNK4llvm10StructType14getElementTypeEj" data-ref-filename="_ZNK4llvm10StructType14getElementTypeEj">getElementType</a>(<a class="local col6 ref" href="#56ResNo" title='ResNo' data-ref="56ResNo" data-ref-filename="56ResNo">ResNo</a>));</td></tr>
<tr><th id="335">335</th><td>      } <b>else</b> {</td></tr>
<tr><th id="336">336</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ResNo == <var>0</var> &amp;&amp; <q>"Asm only has one result!"</q>);</td></tr>
<tr><th id="337">337</th><td>        <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="338">338</th><td>      }</td></tr>
<tr><th id="339">339</th><td>      ++<a class="local col6 ref" href="#56ResNo" title='ResNo' data-ref="56ResNo" data-ref-filename="56ResNo">ResNo</a>;</td></tr>
<tr><th id="340">340</th><td>    } <b>else</b> {</td></tr>
<tr><th id="341">341</th><td>      <a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintVT" title='llvm::TargetLowering::AsmOperandInfo::ConstraintVT' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintVT" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintVT">ConstraintVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a>;</td></tr>
<tr><th id="342">342</th><td>    }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <i>// Compute the constraint code and ConstraintType to use.</i></td></tr>
<tr><th id="345">345</th><td>    <a class="tu ref fn" href="#_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE" title='computeConstraintToUse' data-use='c' data-ref="_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE" data-ref-filename="_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE">computeConstraintToUse</a>(<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>, <span class='refarg'><a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a></span>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <i>// The selected constraint type might expose new sideeffects</i></td></tr>
<tr><th id="348">348</th><td>    <a class="local col4 ref" href="#54ExtraInfo" title='ExtraInfo' data-ref="54ExtraInfo" data-ref-filename="54ExtraInfo">ExtraInfo</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE" title='(anonymous namespace)::ExtraFlags::update' data-use='c' data-ref="_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE" data-ref-filename="_ZN12_GLOBAL__N_110ExtraFlags6updateERKN4llvm14TargetLowering14AsmOperandInfoE">update</a>(<a class="local col8 ref" href="#58OpInfo" title='OpInfo' data-ref="58OpInfo" data-ref-filename="58OpInfo">OpInfo</a>);</td></tr>
<tr><th id="349">349</th><td>  }</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// At this point, all operand types are decided.</i></td></tr>
<tr><th id="352">352</th><td><i>  // Create the MachineInstr, but don't insert it yet since input</i></td></tr>
<tr><th id="353">353</th><td><i>  // operands still need to insert instructions before this one</i></td></tr>
<tr><th id="354">354</th><td>  <em>auto</em> <dfn class="local col2 decl" id="62Inst" title='Inst' data-type='llvm::MachineInstrBuilder' data-ref="62Inst" data-ref-filename="62Inst">Inst</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM" data-ref-filename="llvm..TargetOpcode..INLINEASM">INLINEASM</a>)</td></tr>
<tr><th id="355">355</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<a class="local col6 ref" href="#46IA" title='IA' data-ref="46IA" data-ref-filename="46IA">IA</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZNK4llvm9InlineAsm12getAsmStringB5cxx11Ev" title='llvm::InlineAsm::getAsmString' data-ref="_ZNK4llvm9InlineAsm12getAsmStringB5cxx11Ev" data-ref-filename="_ZNK4llvm9InlineAsm12getAsmStringB5cxx11Ev">getAsmString</a>().<span class='ref fn' title='std::__cxx11::basic_string::c_str' data-ref="_ZNKSt7__cxx1112basic_string5c_strEv" data-ref-filename="_ZNKSt7__cxx1112basic_string5c_strEv">c_str</span>())</td></tr>
<tr><th id="356">356</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#54ExtraInfo" title='ExtraInfo' data-ref="54ExtraInfo" data-ref-filename="54ExtraInfo">ExtraInfo</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_110ExtraFlags3getEv" title='(anonymous namespace)::ExtraFlags::get' data-use='c' data-ref="_ZNK12_GLOBAL__N_110ExtraFlags3getEv" data-ref-filename="_ZNK12_GLOBAL__N_110ExtraFlags3getEv">get</a>());</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// Starting from this operand: flag followed by register(s) will be added as</i></td></tr>
<tr><th id="359">359</th><td><i>  // operands to Inst for each constraint. Used for matching input constraints.</i></td></tr>
<tr><th id="360">360</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63StartIdx" title='StartIdx' data-type='unsigned int' data-ref="63StartIdx" data-ref-filename="63StartIdx">StartIdx</dfn> = <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i>// Collects the output operands for later processing</i></td></tr>
<tr><th id="363">363</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::GISelAsmOperandInfoVector" title='(anonymous namespace)::GISelAsmOperandInfoVector' data-type='SmallVector&lt;(anonymous namespace)::GISelAsmOperandInfo, 16&gt;' data-ref="(anonymousnamespace)::GISelAsmOperandInfoVector" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfoVector">GISelAsmOperandInfoVector</a> <a class="tu ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="64OutputOperands" title='OutputOperands' data-type='(anonymous namespace)::GISelAsmOperandInfoVector' data-ref="64OutputOperands" data-ref-filename="64OutputOperands">OutputOperands</dfn>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="65OpInfo" title='OpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</dfn> : <a class="local col7 ref" href="#47ConstraintOperands" title='ConstraintOperands' data-ref="47ConstraintOperands" data-ref-filename="47ConstraintOperands">ConstraintOperands</a>) {</td></tr>
<tr><th id="366">366</th><td>    <a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a> &amp;<dfn class="local col6 decl" id="66RefOpInfo" title='RefOpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="66RefOpInfo" data-ref-filename="66RefOpInfo">RefOpInfo</dfn> =</td></tr>
<tr><th id="367">367</th><td>        <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" title='llvm::TargetLowering::AsmOperandInfo::isMatchingInputConstraint' data-ref="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" data-ref-filename="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv">isMatchingInputConstraint</a>()</td></tr>
<tr><th id="368">368</th><td>            ? <a class="local col7 ref" href="#47ConstraintOperands" title='ConstraintOperands' data-ref="47ConstraintOperands" data-ref-filename="47ConstraintOperands">ConstraintOperands</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv" title='llvm::TargetLowering::AsmOperandInfo::getMatchedOperand' data-ref="_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv" data-ref-filename="_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv">getMatchedOperand</a>()]</a></td></tr>
<tr><th id="369">369</th><td>            : <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i>// Assign registers for register operands</i></td></tr>
<tr><th id="372">372</th><td>    <a class="tu ref fn" href="#_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_" title='getRegistersForValue' data-use='c' data-ref="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_" data-ref-filename="_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_">getRegistersForValue</a>(<span class='refarg'><a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a></span>, <span class='refarg'><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a></span>, <span class='refarg'><a class="local col6 ref" href="#66RefOpInfo" title='RefOpInfo' data-ref="66RefOpInfo" data-ref-filename="66RefOpInfo">RefOpInfo</a></span>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <b>switch</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::Type" title='llvm::InlineAsm::ConstraintInfo::Type' data-ref="llvm::InlineAsm::ConstraintInfo::Type" data-ref-filename="llvm..InlineAsm..ConstraintInfo..Type">Type</a>) {</td></tr>
<tr><th id="375">375</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isOutput" title='llvm::InlineAsm::isOutput' data-ref="llvm::InlineAsm::isOutput" data-ref-filename="llvm..InlineAsm..isOutput">isOutput</a>:</td></tr>
<tr><th id="376">376</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a>) {</td></tr>
<tr><th id="377">377</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="67ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="67ConstraintID" data-ref-filename="67ConstraintID">ConstraintID</dfn> =</td></tr>
<tr><th id="378">378</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="379">379</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ConstraintID != InlineAsm::Constraint_Unknown &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>               <q>"Failed to convert memory constraint code to constraint id."</q>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>        <i>// Add information to the INLINEASM instruction to know about this</i></td></tr>
<tr><th id="383">383</th><td><i>        // output.</i></td></tr>
<tr><th id="384">384</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="68OpFlags" title='OpFlags' data-type='unsigned int' data-ref="68OpFlags" data-ref-filename="68OpFlags">OpFlags</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Mem" title='llvm::InlineAsm::Kind_Mem' data-ref="llvm::InlineAsm::Kind_Mem" data-ref-filename="llvm..InlineAsm..Kind_Mem">Kind_Mem</a>, <var>1</var>);</td></tr>
<tr><th id="385">385</th><td>        <a class="local col8 ref" href="#68OpFlags" title='OpFlags' data-ref="68OpFlags" data-ref-filename="68OpFlags">OpFlags</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm17getFlagWordForMemEjj" title='llvm::InlineAsm::getFlagWordForMem' data-ref="_ZN4llvm9InlineAsm17getFlagWordForMemEjj" data-ref-filename="_ZN4llvm9InlineAsm17getFlagWordForMemEjj">getFlagWordForMem</a>(<a class="local col8 ref" href="#68OpFlags" title='OpFlags' data-ref="68OpFlags" data-ref-filename="68OpFlags">OpFlags</a>, <a class="local col7 ref" href="#67ConstraintID" title='ConstraintID' data-ref="67ConstraintID" data-ref-filename="67ConstraintID">ConstraintID</a>);</td></tr>
<tr><th id="386">386</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#68OpFlags" title='OpFlags' data-ref="68OpFlags" data-ref-filename="68OpFlags">OpFlags</a>);</td></tr>
<tr><th id="387">387</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col9 decl" id="69SourceRegs" title='SourceRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="69SourceRegs" data-ref-filename="69SourceRegs">SourceRegs</dfn> =</td></tr>
<tr><th id="388">388</th><td>            <a class="local col4 ref" href="#44GetOrCreateVRegs" title='GetOrCreateVRegs' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(*<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>)</span>;</td></tr>
<tr><th id="389">389</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="390">390</th><td>            SourceRegs.size() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="391">391</th><td>            <q>"Expected the memory output to fit into a single virtual register"</q>);</td></tr>
<tr><th id="392">392</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69SourceRegs" title='SourceRegs' data-ref="69SourceRegs" data-ref-filename="69SourceRegs">SourceRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="393">393</th><td>      } <b>else</b> {</td></tr>
<tr><th id="394">394</th><td>        <i>// Otherwise, this outputs to a register (directly for C_Register /</i></td></tr>
<tr><th id="395">395</th><td><i>        // C_RegisterClass. Find a register that we can use.</i></td></tr>
<tr><th id="396">396</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpInfo.ConstraintType == TargetLowering::C_Register ||</td></tr>
<tr><th id="397">397</th><td>               OpInfo.ConstraintType == TargetLowering::C_RegisterClass);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>        <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="400">400</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="401">401</th><td>                     &lt;&lt; <q>"Couldn't allocate output register for constraint\n"</q>);</td></tr>
<tr><th id="402">402</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>        }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>        <i>// Add information to the INLINEASM instruction to know that this</i></td></tr>
<tr><th id="406">406</th><td><i>        // register is set.</i></td></tr>
<tr><th id="407">407</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="70Flag" title='Flag' data-type='unsigned int' data-ref="70Flag" data-ref-filename="70Flag">Flag</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(</td></tr>
<tr><th id="408">408</th><td>            <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isEarlyClobber" title='llvm::InlineAsm::ConstraintInfo::isEarlyClobber' data-ref="llvm::InlineAsm::ConstraintInfo::isEarlyClobber" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isEarlyClobber">isEarlyClobber</a> ? <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDefEarlyClobber" title='llvm::InlineAsm::Kind_RegDefEarlyClobber' data-ref="llvm::InlineAsm::Kind_RegDefEarlyClobber" data-ref-filename="llvm..InlineAsm..Kind_RegDefEarlyClobber">Kind_RegDefEarlyClobber</a></td></tr>
<tr><th id="409">409</th><td>                                  : <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDef" title='llvm::InlineAsm::Kind_RegDef' data-ref="llvm::InlineAsm::Kind_RegDef" data-ref-filename="llvm..InlineAsm..Kind_RegDef">Kind_RegDef</a>,</td></tr>
<tr><th id="410">410</th><td>            <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="411">411</th><td>        <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="412">412</th><td>          <i>// Put the register class of the virtual registers in the flag word.</i></td></tr>
<tr><th id="413">413</th><td><i>          // That way, later passes can recompute register class constraints for</i></td></tr>
<tr><th id="414">414</th><td><i>          // inline assembly as well as normal instructions. Don't do this for</i></td></tr>
<tr><th id="415">415</th><td><i>          // tied operands that can use the regclass information from the def.</i></td></tr>
<tr><th id="416">416</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="71RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="71RC" data-ref-filename="71RC">RC</dfn> = <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>());</td></tr>
<tr><th id="417">417</th><td>          <a class="local col0 ref" href="#70Flag" title='Flag' data-ref="70Flag" data-ref-filename="70Flag">Flag</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj" title='llvm::InlineAsm::getFlagWordForRegClass' data-ref="_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj" data-ref-filename="_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj">getFlagWordForRegClass</a>(<a class="local col0 ref" href="#70Flag" title='Flag' data-ref="70Flag" data-ref-filename="70Flag">Flag</a>, <a class="local col1 ref" href="#71RC" title='RC' data-ref="71RC" data-ref-filename="71RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="418">418</th><td>        }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#70Flag" title='Flag' data-ref="70Flag" data-ref-filename="70Flag">Flag</a>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='llvm::Register' data-ref="72Reg" data-ref-filename="72Reg">Reg</dfn> : <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>) {</td></tr>
<tr><th id="423">423</th><td>          <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a>,</td></tr>
<tr><th id="424">424</th><td>                      <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getImplRegStateEb" title='llvm::getImplRegState' data-ref="_ZN4llvm15getImplRegStateEb" data-ref-filename="_ZN4llvm15getImplRegStateEb">getImplRegState</a>(<a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) |</td></tr>
<tr><th id="425">425</th><td>                          (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isEarlyClobber" title='llvm::InlineAsm::ConstraintInfo::isEarlyClobber' data-ref="llvm::InlineAsm::ConstraintInfo::isEarlyClobber" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isEarlyClobber">isEarlyClobber</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber" data-ref-filename="llvm..RegState..EarlyClobber">EarlyClobber</a> : <var>0</var>));</td></tr>
<tr><th id="426">426</th><td>        }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>        <i>// Remember this output operand for later processing</i></td></tr>
<tr><th id="429">429</th><td>        <a class="local col4 ref" href="#64OutputOperands" title='OutputOperands' data-ref="64OutputOperands" data-ref-filename="64OutputOperands">OutputOperands</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" data-ref-filename="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>);</td></tr>
<tr><th id="430">430</th><td>      }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>      <b>break</b>;</td></tr>
<tr><th id="433">433</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isInput" title='llvm::InlineAsm::isInput' data-ref="llvm::InlineAsm::isInput" data-ref-filename="llvm..InlineAsm..isInput">isInput</a>: {</td></tr>
<tr><th id="434">434</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" title='llvm::TargetLowering::AsmOperandInfo::isMatchingInputConstraint' data-ref="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv" data-ref-filename="_ZNK4llvm14TargetLowering14AsmOperandInfo25isMatchingInputConstraintEv">isMatchingInputConstraint</a>()) {</td></tr>
<tr><th id="435">435</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="73DefIdx" title='DefIdx' data-type='unsigned int' data-ref="73DefIdx" data-ref-filename="73DefIdx">DefIdx</dfn> = <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv" title='llvm::TargetLowering::AsmOperandInfo::getMatchedOperand' data-ref="_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv" data-ref-filename="_ZNK4llvm14TargetLowering14AsmOperandInfo17getMatchedOperandEv">getMatchedOperand</a>();</td></tr>
<tr><th id="436">436</th><td>        <i>// Find operand with register def that corresponds to DefIdx.</i></td></tr>
<tr><th id="437">437</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="74InstFlagIdx" title='InstFlagIdx' data-type='unsigned int' data-ref="74InstFlagIdx" data-ref-filename="74InstFlagIdx">InstFlagIdx</dfn> = <a class="local col3 ref" href="#63StartIdx" title='StartIdx' data-ref="63StartIdx" data-ref-filename="63StartIdx">StartIdx</a>;</td></tr>
<tr><th id="438">438</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="75i" title='i' data-type='unsigned int' data-ref="75i" data-ref-filename="75i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#75i" title='i' data-ref="75i" data-ref-filename="75i">i</a> &lt; <a class="local col3 ref" href="#73DefIdx" title='DefIdx' data-ref="73DefIdx" data-ref-filename="73DefIdx">DefIdx</a>; ++<a class="local col5 ref" href="#75i" title='i' data-ref="75i" data-ref-filename="75i">i</a>)</td></tr>
<tr><th id="439">439</th><td>          <a class="local col4 ref" href="#74InstFlagIdx" title='InstFlagIdx' data-ref="74InstFlagIdx" data-ref-filename="74InstFlagIdx">InstFlagIdx</a> += <a class="tu ref fn" href="#_ZL12getNumOpRegsRKN4llvm12MachineInstrEj" title='getNumOpRegs' data-use='c' data-ref="_ZL12getNumOpRegsRKN4llvm12MachineInstrEj" data-ref-filename="_ZL12getNumOpRegsRKN4llvm12MachineInstrEj">getNumOpRegs</a>(*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>, <a class="local col4 ref" href="#74InstFlagIdx" title='InstFlagIdx' data-ref="74InstFlagIdx" data-ref-filename="74InstFlagIdx">InstFlagIdx</a>) + <var>1</var>;</td></tr>
<tr><th id="440">440</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getNumOpRegs(*Inst, InstFlagIdx) == <var>1</var> &amp;&amp; <q>"Wrong flag"</q>);</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="76MatchedOperandFlag" title='MatchedOperandFlag' data-type='unsigned int' data-ref="76MatchedOperandFlag" data-ref-filename="76MatchedOperandFlag">MatchedOperandFlag</dfn> = <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74InstFlagIdx" title='InstFlagIdx' data-ref="74InstFlagIdx" data-ref-filename="74InstFlagIdx">InstFlagIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="443">443</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm9isMemKindEj" title='llvm::InlineAsm::isMemKind' data-ref="_ZN4llvm9InlineAsm9isMemKindEj" data-ref-filename="_ZN4llvm9InlineAsm9isMemKindEj">isMemKind</a>(<a class="local col6 ref" href="#76MatchedOperandFlag" title='MatchedOperandFlag' data-ref="76MatchedOperandFlag" data-ref-filename="76MatchedOperandFlag">MatchedOperandFlag</a>)) {</td></tr>
<tr><th id="444">444</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Matching input constraint to mem operand not "</q></td></tr>
<tr><th id="445">445</th><td>                               <q>"supported. This should be target specific.\n"</q>);</td></tr>
<tr><th id="446">446</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="447">447</th><td>        }</td></tr>
<tr><th id="448">448</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm12isRegDefKindEj" title='llvm::InlineAsm::isRegDefKind' data-ref="_ZN4llvm9InlineAsm12isRegDefKindEj" data-ref-filename="_ZN4llvm9InlineAsm12isRegDefKindEj">isRegDefKind</a>(<a class="local col6 ref" href="#76MatchedOperandFlag" title='MatchedOperandFlag' data-ref="76MatchedOperandFlag" data-ref-filename="76MatchedOperandFlag">MatchedOperandFlag</a>) &amp;&amp;</td></tr>
<tr><th id="449">449</th><td>            !<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj" title='llvm::InlineAsm::isRegDefEarlyClobberKind' data-ref="_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj" data-ref-filename="_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj">isRegDefEarlyClobberKind</a>(<a class="local col6 ref" href="#76MatchedOperandFlag" title='MatchedOperandFlag' data-ref="76MatchedOperandFlag" data-ref-filename="76MatchedOperandFlag">MatchedOperandFlag</a>)) {</td></tr>
<tr><th id="450">450</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unknown matching constraint\n"</q>);</td></tr>
<tr><th id="451">451</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="452">452</th><td>        }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>        <i>// We want to tie input to register in next operand.</i></td></tr>
<tr><th id="455">455</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="77DefRegIdx" title='DefRegIdx' data-type='unsigned int' data-ref="77DefRegIdx" data-ref-filename="77DefRegIdx">DefRegIdx</dfn> = <a class="local col4 ref" href="#74InstFlagIdx" title='InstFlagIdx' data-ref="74InstFlagIdx" data-ref-filename="74InstFlagIdx">InstFlagIdx</a> + <var>1</var>;</td></tr>
<tr><th id="456">456</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78Def" title='Def' data-type='llvm::Register' data-ref="78Def" data-ref-filename="78Def">Def</dfn> = <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77DefRegIdx" title='DefRegIdx' data-ref="77DefRegIdx" data-ref-filename="77DefRegIdx">DefRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col9 decl" id="79SrcRegs" title='SrcRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="79SrcRegs" data-ref-filename="79SrcRegs">SrcRegs</dfn> = <a class="local col4 ref" href="#44GetOrCreateVRegs" title='GetOrCreateVRegs' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(*<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>)</span>;</td></tr>
<tr><th id="459">459</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcRegs.size() == <var>1</var> &amp;&amp; <q>"Single register is expected here"</q>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>        <i>// When Def is physreg: use given input.</i></td></tr>
<tr><th id="462">462</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="80In" title='In' data-type='llvm::Register' data-ref="80In" data-ref-filename="80In">In</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79SrcRegs" title='SrcRegs' data-ref="79SrcRegs" data-ref-filename="79SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="463">463</th><td>        <i>// When Def is vreg: copy input to new vreg with same reg class as Def.</i></td></tr>
<tr><th id="464">464</th><td>        <b>if</b> (<a class="local col8 ref" href="#78Def" title='Def' data-ref="78Def" data-ref-filename="78Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="465">465</th><td>          <a class="local col0 ref" href="#80In" title='In' data-ref="80In" data-ref-filename="80In">In</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78Def" title='Def' data-ref="78Def" data-ref-filename="78Def">Def</a>));</td></tr>
<tr><th id="466">466</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" title='buildAnyextOrCopy' data-use='c' data-ref="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" data-ref-filename="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE">buildAnyextOrCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80In" title='In' data-ref="80In" data-ref-filename="80In">In</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79SrcRegs" title='SrcRegs' data-ref="79SrcRegs" data-ref-filename="79SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <span class='refarg'><a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a></span>))</td></tr>
<tr><th id="467">467</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="468">468</th><td>        }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>        <i>// Add Flag and input register operand (In) to Inst. Tie In to Def.</i></td></tr>
<tr><th id="471">471</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="81UseFlag" title='UseFlag' data-type='unsigned int' data-ref="81UseFlag" data-ref-filename="81UseFlag">UseFlag</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegUse" title='llvm::InlineAsm::Kind_RegUse' data-ref="llvm::InlineAsm::Kind_RegUse" data-ref-filename="llvm..InlineAsm..Kind_RegUse">Kind_RegUse</a>, <var>1</var>);</td></tr>
<tr><th id="472">472</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="82Flag" title='Flag' data-type='unsigned int' data-ref="82Flag" data-ref-filename="82Flag">Flag</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm24getFlagWordForMatchingOpEjj" title='llvm::InlineAsm::getFlagWordForMatchingOp' data-ref="_ZN4llvm9InlineAsm24getFlagWordForMatchingOpEjj" data-ref-filename="_ZN4llvm9InlineAsm24getFlagWordForMatchingOpEjj">getFlagWordForMatchingOp</a>(<a class="local col1 ref" href="#81UseFlag" title='UseFlag' data-ref="81UseFlag" data-ref-filename="81UseFlag">UseFlag</a>, <a class="local col3 ref" href="#73DefIdx" title='DefIdx' data-ref="73DefIdx" data-ref-filename="73DefIdx">DefIdx</a>);</td></tr>
<tr><th id="473">473</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#82Flag" title='Flag' data-ref="82Flag" data-ref-filename="82Flag">Flag</a>);</td></tr>
<tr><th id="474">474</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80In" title='In' data-ref="80In" data-ref-filename="80In">In</a>);</td></tr>
<tr><th id="475">475</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col7 ref" href="#77DefRegIdx" title='DefRegIdx' data-ref="77DefRegIdx" data-ref-filename="77DefRegIdx">DefRegIdx</a>, <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="476">476</th><td>        <b>break</b>;</td></tr>
<tr><th id="477">477</th><td>      }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a> &amp;&amp;</td></tr>
<tr><th id="480">480</th><td>          <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>) {</td></tr>
<tr><th id="481">481</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Indirect input operands with unknown constraint "</q></td></tr>
<tr><th id="482">482</th><td>                             <q>"not supported yet\n"</q>);</td></tr>
<tr><th id="483">483</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>      }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Immediate" title='llvm::TargetLowering::C_Immediate' data-ref="llvm::TargetLowering::C_Immediate" data-ref-filename="llvm..TargetLowering..C_Immediate">C_Immediate</a> ||</td></tr>
<tr><th id="487">487</th><td>          <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a>) {</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>        <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col3 decl" id="83Ops" title='Ops' data-type='std::vector&lt;MachineOperand&gt;' data-ref="83Ops" data-ref-filename="83Ops">Ops</dfn>;</td></tr>
<tr><th id="490">490</th><td>        <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE" title='llvm::InlineAsmLowering::lowerAsmOperandForConstraint' data-ref="_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE">lowerAsmOperandForConstraint</a>(<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>,</td></tr>
<tr><th id="491">491</th><td>                                          <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>, <span class='refarg'><a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops" data-ref-filename="83Ops">Ops</a></span>,</td></tr>
<tr><th id="492">492</th><td>                                          <span class='refarg'><a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a></span>)) {</td></tr>
<tr><th id="493">493</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Don't support constraint: "</q></td></tr>
<tr><th id="494">494</th><td>                            &lt;&lt; OpInfo.ConstraintCode &lt;&lt; <q>" yet\n"</q>);</td></tr>
<tr><th id="495">495</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="496">496</th><td>        }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ops.size() &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="499">499</th><td>               <q>"Expected constraint to be lowered to at least one operand"</q>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>        <i>// Add information to the INLINEASM node to know about this input.</i></td></tr>
<tr><th id="502">502</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="84OpFlags" title='OpFlags' data-type='unsigned int' data-ref="84OpFlags" data-ref-filename="84OpFlags">OpFlags</dfn> =</td></tr>
<tr><th id="503">503</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Imm" title='llvm::InlineAsm::Kind_Imm' data-ref="llvm::InlineAsm::Kind_Imm" data-ref-filename="llvm..InlineAsm..Kind_Imm">Kind_Imm</a>, <a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops" data-ref-filename="83Ops">Ops</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>());</td></tr>
<tr><th id="504">504</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#84OpFlags" title='OpFlags' data-ref="84OpFlags" data-ref-filename="84OpFlags">OpFlags</a>);</td></tr>
<tr><th id="505">505</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops" data-ref-filename="83Ops">Ops</a>);</td></tr>
<tr><th id="506">506</th><td>        <b>break</b>;</td></tr>
<tr><th id="507">507</th><td>      }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a> == <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a>) {</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>        <b>if</b> (!<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>) {</td></tr>
<tr><th id="512">512</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="513">513</th><td>                     &lt;&lt; <q>"Cannot indirectify memory input operands yet\n"</q>);</td></tr>
<tr><th id="514">514</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>        }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpInfo.isIndirect &amp;&amp; <q>"Operand must be indirect to be a mem!"</q>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="85ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="85ConstraintID" data-ref-filename="85ConstraintID">ConstraintID</dfn> =</td></tr>
<tr><th id="520">520</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering::TLI" title='llvm::InlineAsmLowering::TLI' data-ref="llvm::InlineAsmLowering::TLI" data-ref-filename="llvm..InlineAsmLowering..TLI">TLI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintCode" title='llvm::TargetLowering::AsmOperandInfo::ConstraintCode' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintCode" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="521">521</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="86OpFlags" title='OpFlags' data-type='unsigned int' data-ref="86OpFlags" data-ref-filename="86OpFlags">OpFlags</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Mem" title='llvm::InlineAsm::Kind_Mem' data-ref="llvm::InlineAsm::Kind_Mem" data-ref-filename="llvm..InlineAsm..Kind_Mem">Kind_Mem</a>, <var>1</var>);</td></tr>
<tr><th id="522">522</th><td>        <a class="local col6 ref" href="#86OpFlags" title='OpFlags' data-ref="86OpFlags" data-ref-filename="86OpFlags">OpFlags</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm17getFlagWordForMemEjj" title='llvm::InlineAsm::getFlagWordForMem' data-ref="_ZN4llvm9InlineAsm17getFlagWordForMemEjj" data-ref-filename="_ZN4llvm9InlineAsm17getFlagWordForMemEjj">getFlagWordForMem</a>(<a class="local col6 ref" href="#86OpFlags" title='OpFlags' data-ref="86OpFlags" data-ref-filename="86OpFlags">OpFlags</a>, <a class="local col5 ref" href="#85ConstraintID" title='ConstraintID' data-ref="85ConstraintID" data-ref-filename="85ConstraintID">ConstraintID</a>);</td></tr>
<tr><th id="523">523</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#86OpFlags" title='OpFlags' data-ref="86OpFlags" data-ref-filename="86OpFlags">OpFlags</a>);</td></tr>
<tr><th id="524">524</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col7 decl" id="87SourceRegs" title='SourceRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="87SourceRegs" data-ref-filename="87SourceRegs">SourceRegs</dfn> =</td></tr>
<tr><th id="525">525</th><td>            <a class="local col4 ref" href="#44GetOrCreateVRegs" title='GetOrCreateVRegs' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(*<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>)</span>;</td></tr>
<tr><th id="526">526</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="527">527</th><td>            SourceRegs.size() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="528">528</th><td>            <q>"Expected the memory input to fit into a single virtual register"</q>);</td></tr>
<tr><th id="529">529</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87SourceRegs" title='SourceRegs' data-ref="87SourceRegs" data-ref-filename="87SourceRegs">SourceRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="530">530</th><td>        <b>break</b>;</td></tr>
<tr><th id="531">531</th><td>      }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((OpInfo.ConstraintType == TargetLowering::C_RegisterClass ||</td></tr>
<tr><th id="534">534</th><td>              OpInfo.ConstraintType == TargetLowering::C_Register) &amp;&amp;</td></tr>
<tr><th id="535">535</th><td>             <q>"Unknown constraint type!"</q>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::ConstraintInfo::isIndirect" title='llvm::InlineAsm::ConstraintInfo::isIndirect' data-ref="llvm::InlineAsm::ConstraintInfo::isIndirect" data-ref-filename="llvm..InlineAsm..ConstraintInfo..isIndirect">isIndirect</a>) {</td></tr>
<tr><th id="538">538</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Can't handle indirect register inputs yet "</q></td></tr>
<tr><th id="539">539</th><td>                             <q>"for constraint '"</q></td></tr>
<tr><th id="540">540</th><td>                          &lt;&lt; OpInfo.ConstraintCode &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="541">541</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td>      }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>      <i>// Copy the input into the appropriate registers.</i></td></tr>
<tr><th id="545">545</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="546">546</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="547">547</th><td>            dbgs()</td></tr>
<tr><th id="548">548</th><td>            &lt;&lt; <q>"Couldn't allocate input register for register constraint\n"</q>);</td></tr>
<tr><th id="549">549</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="550">550</th><td>      }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="88NumRegs" title='NumRegs' data-type='unsigned int' data-ref="88NumRegs" data-ref-filename="88NumRegs">NumRegs</dfn> = <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="553">553</th><td>      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col9 decl" id="89SourceRegs" title='SourceRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="89SourceRegs" data-ref-filename="89SourceRegs">SourceRegs</dfn> = <a class="local col4 ref" href="#44GetOrCreateVRegs" title='GetOrCreateVRegs' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(*<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::CallOperandVal" title='llvm::TargetLowering::AsmOperandInfo::CallOperandVal' data-ref="llvm::TargetLowering::AsmOperandInfo::CallOperandVal" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..CallOperandVal">CallOperandVal</a>)</span>;</td></tr>
<tr><th id="554">554</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumRegs == SourceRegs.size() &amp;&amp;</td></tr>
<tr><th id="555">555</th><td>             <q>"Expected the number of input registers to match the number of "</q></td></tr>
<tr><th id="556">556</th><td>             <q>"source registers"</q>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>      <b>if</b> (<a class="local col8 ref" href="#88NumRegs" title='NumRegs' data-ref="88NumRegs" data-ref-filename="88NumRegs">NumRegs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="559">559</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Input operands with multiple input registers are "</q></td></tr>
<tr><th id="560">560</th><td>                             <q>"not supported yet\n"</q>);</td></tr>
<tr><th id="561">561</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="562">562</th><td>      }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="90Flag" title='Flag' data-type='unsigned int' data-ref="90Flag" data-ref-filename="90Flag">Flag</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegUse" title='llvm::InlineAsm::Kind_RegUse' data-ref="llvm::InlineAsm::Kind_RegUse" data-ref-filename="llvm..InlineAsm..Kind_RegUse">Kind_RegUse</a>, <a class="local col8 ref" href="#88NumRegs" title='NumRegs' data-ref="88NumRegs" data-ref-filename="88NumRegs">NumRegs</a>);</td></tr>
<tr><th id="565">565</th><td>      <b>if</b> (<a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="566">566</th><td>        <i>// Put the register class of the virtual registers in the flag word.</i></td></tr>
<tr><th id="567">567</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="91RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="91RC" data-ref-filename="91RC">RC</dfn> = <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>());</td></tr>
<tr><th id="568">568</th><td>        <a class="local col0 ref" href="#90Flag" title='Flag' data-ref="90Flag" data-ref-filename="90Flag">Flag</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj" title='llvm::InlineAsm::getFlagWordForRegClass' data-ref="_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj" data-ref-filename="_ZN4llvm9InlineAsm22getFlagWordForRegClassEjj">getFlagWordForRegClass</a>(<a class="local col0 ref" href="#90Flag" title='Flag' data-ref="90Flag" data-ref-filename="90Flag">Flag</a>, <a class="local col1 ref" href="#91RC" title='RC' data-ref="91RC" data-ref-filename="91RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="569">569</th><td>      }</td></tr>
<tr><th id="570">570</th><td>      <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#90Flag" title='Flag' data-ref="90Flag" data-ref-filename="90Flag">Flag</a>);</td></tr>
<tr><th id="571">571</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" title='buildAnyextOrCopy' data-use='c' data-ref="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE" data-ref-filename="_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE">buildAnyextOrCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89SourceRegs" title='SourceRegs' data-ref="89SourceRegs" data-ref-filename="89SourceRegs">SourceRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <span class='refarg'><a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a></span>))</td></tr>
<tr><th id="572">572</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="573">573</th><td>      <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="574">574</th><td>      <b>break</b>;</td></tr>
<tr><th id="575">575</th><td>    }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::isClobber" title='llvm::InlineAsm::isClobber' data-ref="llvm::InlineAsm::isClobber" data-ref-filename="llvm..InlineAsm..isClobber">isClobber</a>: {</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="92NumRegs" title='NumRegs' data-type='unsigned int' data-ref="92NumRegs" data-ref-filename="92NumRegs">NumRegs</dfn> = <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="580">580</th><td>      <b>if</b> (<a class="local col2 ref" href="#92NumRegs" title='NumRegs' data-ref="92NumRegs" data-ref-filename="92NumRegs">NumRegs</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="581">581</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="93Flag" title='Flag' data-type='unsigned int' data-ref="93Flag" data-ref-filename="93Flag">Flag</dfn> =</td></tr>
<tr><th id="582">582</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="ref fn" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj" data-ref-filename="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Clobber" title='llvm::InlineAsm::Kind_Clobber' data-ref="llvm::InlineAsm::Kind_Clobber" data-ref-filename="llvm..InlineAsm..Kind_Clobber">Kind_Clobber</a>, <a class="local col2 ref" href="#92NumRegs" title='NumRegs' data-ref="92NumRegs" data-ref-filename="92NumRegs">NumRegs</a>);</td></tr>
<tr><th id="583">583</th><td>        <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#93Flag" title='Flag' data-ref="93Flag" data-ref-filename="93Flag">Flag</a>);</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="94Reg" title='Reg' data-type='llvm::Register' data-ref="94Reg" data-ref-filename="94Reg">Reg</dfn> : <a class="local col5 ref" href="#65OpInfo" title='OpInfo' data-ref="65OpInfo" data-ref-filename="65OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>) {</td></tr>
<tr><th id="586">586</th><td>          <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg" data-ref-filename="94Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber" data-ref-filename="llvm..RegState..EarlyClobber">EarlyClobber</a> |</td></tr>
<tr><th id="587">587</th><td>                               <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getImplRegStateEb" title='llvm::getImplRegState' data-ref="_ZN4llvm15getImplRegStateEb" data-ref-filename="_ZN4llvm15getImplRegStateEb">getImplRegState</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg" data-ref-filename="94Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()));</td></tr>
<tr><th id="588">588</th><td>        }</td></tr>
<tr><th id="589">589</th><td>      }</td></tr>
<tr><th id="590">590</th><td>      <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>    }</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col5 decl" id="95SrcLoc" title='SrcLoc' data-type='const llvm::MDNode *' data-ref="95SrcLoc" data-ref-filename="95SrcLoc"><a class="local col5 ref" href="#95SrcLoc" title='SrcLoc' data-ref="95SrcLoc" data-ref-filename="95SrcLoc">SrcLoc</a></dfn> = <a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>.<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" data-ref-filename="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"srcloc"</q>))</td></tr>
<tr><th id="596">596</th><td>    <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col5 ref" href="#95SrcLoc" title='SrcLoc' data-ref="95SrcLoc" data-ref-filename="95SrcLoc">SrcLoc</a>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i>// All inputs are handled, insert the instruction now</i></td></tr>
<tr><th id="599">599</th><td>  <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <i>// Finally, copy the output operands into the output registers</i></td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="96ResRegs" title='ResRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</dfn> = <a class="local col4 ref" href="#44GetOrCreateVRegs" title='GetOrCreateVRegs' data-ref="44GetOrCreateVRegs" data-ref-filename="44GetOrCreateVRegs">GetOrCreateVRegs</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col3 ref" href="#43Call" title='Call' data-ref="43Call" data-ref-filename="43Call">Call</a>)</span>;</td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<a class="local col6 ref" href="#96ResRegs" title='ResRegs' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <a class="local col4 ref" href="#64OutputOperands" title='OutputOperands' data-ref="64OutputOperands" data-ref-filename="64OutputOperands">OutputOperands</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="604">604</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expected the number of output registers to match the "</q></td></tr>
<tr><th id="605">605</th><td>                         <q>"number of destination registers\n"</q>);</td></tr>
<tr><th id="606">606</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td>  <b>for</b> (<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="97i" title='i' data-type='unsigned int' data-ref="97i" data-ref-filename="97i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="98e" title='e' data-type='unsigned int' data-ref="98e" data-ref-filename="98e">e</dfn> = <a class="local col6 ref" href="#96ResRegs" title='ResRegs' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a> &lt; <a class="local col8 ref" href="#98e" title='e' data-ref="98e" data-ref-filename="98e">e</a>; <a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a>++) {</td></tr>
<tr><th id="609">609</th><td>    <a class="tu type" href="#(anonymousnamespace)::GISelAsmOperandInfo" title='(anonymous namespace)::GISelAsmOperandInfo' data-ref="(anonymousnamespace)::GISelAsmOperandInfo" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo">GISelAsmOperandInfo</a> &amp;<dfn class="local col9 decl" id="99OpInfo" title='OpInfo' data-type='(anonymous namespace)::GISelAsmOperandInfo &amp;' data-ref="99OpInfo" data-ref-filename="99OpInfo">OpInfo</dfn> = <a class="local col4 ref" href="#64OutputOperands" title='OutputOperands' data-ref="64OutputOperands" data-ref-filename="64OutputOperands">OutputOperands</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a>]</a>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>    <b>if</b> (<a class="local col9 ref" href="#99OpInfo" title='OpInfo' data-ref="99OpInfo" data-ref-filename="99OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="612">612</th><td>      <b>continue</b>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <b>switch</b> (<a class="local col9 ref" href="#99OpInfo" title='OpInfo' data-ref="99OpInfo" data-ref-filename="99OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo::ConstraintType" title='llvm::TargetLowering::AsmOperandInfo::ConstraintType' data-ref="llvm::TargetLowering::AsmOperandInfo::ConstraintType" data-ref-filename="llvm..TargetLowering..AsmOperandInfo..ConstraintType">ConstraintType</a>) {</td></tr>
<tr><th id="615">615</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Register" title='llvm::TargetLowering::C_Register' data-ref="llvm::TargetLowering::C_Register" data-ref-filename="llvm..TargetLowering..C_Register">C_Register</a>:</td></tr>
<tr><th id="616">616</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_RegisterClass" title='llvm::TargetLowering::C_RegisterClass' data-ref="llvm::TargetLowering::C_RegisterClass" data-ref-filename="llvm..TargetLowering..C_RegisterClass">C_RegisterClass</a>: {</td></tr>
<tr><th id="617">617</th><td>      <b>if</b> (<a class="local col9 ref" href="#99OpInfo" title='OpInfo' data-ref="99OpInfo" data-ref-filename="99OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="618">618</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Output operands with multiple defining "</q></td></tr>
<tr><th id="619">619</th><td>                             <q>"registers are not supported yet\n"</q>);</td></tr>
<tr><th id="620">620</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="621">621</th><td>      }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="100SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="100SrcReg" data-ref-filename="100SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#99OpInfo" title='OpInfo' data-ref="99OpInfo" data-ref-filename="99OpInfo">OpInfo</a>.<a class="tu ref field" href="#(anonymousnamespace)::GISelAsmOperandInfo::Regs" title='(anonymous namespace)::GISelAsmOperandInfo::Regs' data-use='m' data-ref="(anonymousnamespace)::GISelAsmOperandInfo::Regs" data-ref-filename="(anonymousnamespace)..GISelAsmOperandInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="624">624</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="101SrcSize" title='SrcSize' data-type='unsigned int' data-ref="101SrcSize" data-ref-filename="101SrcSize">SrcSize</dfn> = <a class="local col1 ref" href="#51TRI" title='TRI' data-ref="51TRI" data-ref-filename="51TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg" data-ref-filename="100SrcReg">SrcReg</a>, *<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>);</td></tr>
<tr><th id="625">625</th><td>      <b>if</b> (<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#96ResRegs" title='ResRegs' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a>]</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <a class="local col1 ref" href="#101SrcSize" title='SrcSize' data-ref="101SrcSize" data-ref-filename="101SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="626">626</th><td>        <i>// First copy the non-typed virtual register into a generic virtual</i></td></tr>
<tr><th id="627">627</th><td><i>        // register</i></td></tr>
<tr><th id="628">628</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="102Tmp1Reg" title='Tmp1Reg' data-type='llvm::Register' data-ref="102Tmp1Reg" data-ref-filename="102Tmp1Reg">Tmp1Reg</dfn> =</td></tr>
<tr><th id="629">629</th><td>            <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#101SrcSize" title='SrcSize' data-ref="101SrcSize" data-ref-filename="101SrcSize">SrcSize</a>));</td></tr>
<tr><th id="630">630</th><td>        <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#102Tmp1Reg" title='Tmp1Reg' data-ref="102Tmp1Reg" data-ref-filename="102Tmp1Reg">Tmp1Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg" data-ref-filename="100SrcReg">SrcReg</a>);</td></tr>
<tr><th id="631">631</th><td>        <i>// Need to truncate the result of the register</i></td></tr>
<tr><th id="632">632</th><td>        <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#96ResRegs" title='ResRegs' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#102Tmp1Reg" title='Tmp1Reg' data-ref="102Tmp1Reg" data-ref-filename="102Tmp1Reg">Tmp1Reg</a>);</td></tr>
<tr><th id="633">633</th><td>      } <b>else</b> {</td></tr>
<tr><th id="634">634</th><td>        <a class="local col2 ref" href="#42MIRBuilder" title='MIRBuilder' data-ref="42MIRBuilder" data-ref-filename="42MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#96ResRegs" title='ResRegs' data-ref="96ResRegs" data-ref-filename="96ResRegs">ResRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i" data-ref-filename="97i">i</a>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg" data-ref-filename="100SrcReg">SrcReg</a>);</td></tr>
<tr><th id="635">635</th><td>      }</td></tr>
<tr><th id="636">636</th><td>      <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>    }</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Immediate" title='llvm::TargetLowering::C_Immediate' data-ref="llvm::TargetLowering::C_Immediate" data-ref-filename="llvm..TargetLowering..C_Immediate">C_Immediate</a>:</td></tr>
<tr><th id="639">639</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Other" title='llvm::TargetLowering::C_Other' data-ref="llvm::TargetLowering::C_Other" data-ref-filename="llvm..TargetLowering..C_Other">C_Other</a>:</td></tr>
<tr><th id="640">640</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="641">641</th><td>          dbgs() &lt;&lt; <q>"Cannot lower target specific output constraints yet\n"</q>);</td></tr>
<tr><th id="642">642</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="643">643</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Memory" title='llvm::TargetLowering::C_Memory' data-ref="llvm::TargetLowering::C_Memory" data-ref-filename="llvm..TargetLowering..C_Memory">C_Memory</a>:</td></tr>
<tr><th id="644">644</th><td>      <b>break</b>; <i>// Already handled.</i></td></tr>
<tr><th id="645">645</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::C_Unknown" title='llvm::TargetLowering::C_Unknown' data-ref="llvm::TargetLowering::C_Unknown" data-ref-filename="llvm..TargetLowering..C_Unknown">C_Unknown</a>:</td></tr>
<tr><th id="646">646</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unexpected unknown constraint\n"</q>);</td></tr>
<tr><th id="647">647</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="648">648</th><td>    }</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="652">652</th><td>}</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering" title='llvm::InlineAsmLowering' data-ref="llvm::InlineAsmLowering" data-ref-filename="llvm..InlineAsmLowering">InlineAsmLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE" title='llvm::InlineAsmLowering::lowerAsmOperandForConstraint' data-ref="_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE">lowerAsmOperandForConstraint</dfn>(</td></tr>
<tr><th id="655">655</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="103Val" title='Val' data-type='llvm::Value *' data-ref="103Val" data-ref-filename="103Val">Val</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="104Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="104Constraint" data-ref-filename="104Constraint">Constraint</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="105Ops" title='Ops' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="105Ops" data-ref-filename="105Ops">Ops</dfn>,</td></tr>
<tr><th id="656">656</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="106MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="106MIRBuilder" data-ref-filename="106MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="657">657</th><td>  <b>if</b> (<a class="local col4 ref" href="#104Constraint" title='Constraint' data-ref="104Constraint" data-ref-filename="104Constraint">Constraint</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv" data-ref-filename="_ZNK4llvm9StringRef4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="658">658</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <em>char</em> <dfn class="local col7 decl" id="107ConstraintLetter" title='ConstraintLetter' data-type='char' data-ref="107ConstraintLetter" data-ref-filename="107ConstraintLetter">ConstraintLetter</dfn> = <a class="local col4 ref" href="#104Constraint" title='Constraint' data-ref="104Constraint" data-ref-filename="104Constraint">Constraint</a><a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm" data-ref-filename="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="661">661</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107ConstraintLetter" title='ConstraintLetter' data-ref="107ConstraintLetter" data-ref-filename="107ConstraintLetter">ConstraintLetter</a>) {</td></tr>
<tr><th id="662">662</th><td>  <b>default</b>:</td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> <kbd>'i'</kbd>: <i>// Simple Integer or Relocatable Constant</i></td></tr>
<tr><th id="665">665</th><td>  <b>case</b> <kbd>'n'</kbd>: <i>// immediate integer with a known value.</i></td></tr>
<tr><th id="666">666</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="108CI" title='CI' data-type='llvm::ConstantInt *' data-ref="108CI" data-ref-filename="108CI"><a class="local col8 ref" href="#108CI" title='CI' data-ref="108CI" data-ref-filename="108CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#103Val" title='Val' data-ref="103Val" data-ref-filename="103Val">Val</a>)) {</td></tr>
<tr><th id="667">667</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CI-&gt;getBitWidth() &lt;= <var>64</var> &amp;&amp;</td></tr>
<tr><th id="668">668</th><td>             <q>"expected immediate to fit into 64-bits"</q>);</td></tr>
<tr><th id="669">669</th><td>      <i>// Boolean constants should be zero-extended, others are sign-extended</i></td></tr>
<tr><th id="670">670</th><td>      <em>bool</em> <dfn class="local col9 decl" id="109IsBool" title='IsBool' data-type='bool' data-ref="109IsBool" data-ref-filename="109IsBool">IsBool</dfn> = <a class="local col8 ref" href="#108CI" title='CI' data-ref="108CI" data-ref-filename="108CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv" data-ref-filename="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() == <var>1</var>;</td></tr>
<tr><th id="671">671</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="110ExtVal" title='ExtVal' data-type='int64_t' data-ref="110ExtVal" data-ref-filename="110ExtVal">ExtVal</dfn> = <a class="local col9 ref" href="#109IsBool" title='IsBool' data-ref="109IsBool" data-ref-filename="109IsBool">IsBool</a> ? <a class="local col8 ref" href="#108CI" title='CI' data-ref="108CI" data-ref-filename="108CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>() : <a class="local col8 ref" href="#108CI" title='CI' data-ref="108CI" data-ref-filename="108CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="672">672</th><td>      <a class="local col5 ref" href="#105Ops" title='Ops' data-ref="105Ops" data-ref-filename="105Ops">Ops</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#110ExtVal" title='ExtVal' data-ref="110ExtVal" data-ref-filename="110ExtVal">ExtVal</a>));</td></tr>
<tr><th id="673">673</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="674">674</th><td>    }</td></tr>
<tr><th id="675">675</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="676">676</th><td>  }</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>