$date
	Wed Feb 20 12:39:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb1 $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$var reg 26 $ counter [25:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
0"
x!
$end
#1000
1!
b1 $
1"
0#
#2000
0"
1#
#3000
b10 $
0!
1"
#4000
0"
#5000
b11 $
1"
#6000
0"
#7000
b100 $
1"
#8000
0"
#9000
b101 $
1"
#10000
0"
#11000
b110 $
1"
#12000
0"
#13000
b111 $
1"
#14000
0"
#15000
b1000 $
1"
#16000
0"
#17000
b1001 $
1"
#18000
0"
#19000
b1010 $
1"
#20000
0"
#21000
1!
b1 $
1"
#22000
0"
#23000
b10 $
0!
1"
#24000
0"
#25000
b11 $
1"
#26000
0"
#27000
b100 $
1"
#28000
0"
#29000
b101 $
1"
#30000
0"
#31000
b110 $
1"
#32000
0"
#33000
b111 $
1"
#34000
0"
#35000
b1000 $
1"
#36000
0"
#37000
b1001 $
1"
#38000
0"
#39000
b1010 $
1"
#40000
0"
#41000
1!
b1 $
1"
#42000
0"
#43000
b10 $
0!
1"
#44000
0"
#45000
b11 $
1"
#46000
0"
#47000
b100 $
1"
#48000
0"
#49000
b101 $
1"
#50000
0"
#51000
b110 $
1"
#52000
0"
#53000
b111 $
1"
#54000
0"
#55000
b1000 $
1"
#56000
0"
#57000
b1001 $
1"
#58000
0"
#59000
b1010 $
1"
#60000
0"
#61000
1!
b1 $
1"
#62000
0"
#63000
b10 $
0!
1"
#64000
0"
#65000
b11 $
1"
#66000
0"
#67000
b100 $
1"
#68000
0"
#69000
b101 $
1"
#70000
0"
#71000
b110 $
1"
#72000
0"
#73000
b111 $
1"
#74000
0"
#75000
b1000 $
1"
#76000
0"
#77000
b1001 $
1"
#78000
0"
#79000
b1010 $
1"
#80000
0"
#81000
1!
b1 $
1"
#82000
0"
#83000
b10 $
0!
1"
#84000
0"
#85000
b11 $
1"
#86000
0"
#87000
b100 $
1"
#88000
0"
#89000
b101 $
1"
#90000
0"
#91000
b110 $
1"
#92000
0"
#93000
b111 $
1"
#94000
0"
#95000
b1000 $
1"
#96000
0"
#97000
b1001 $
1"
#98000
0"
#99000
b1010 $
1"
#100000
0"
#101000
1!
b1 $
1"
#102000
0"
