ENOMEM	,	V_17
nv10_fifo_chan	,	V_11
dev_priv	,	V_7
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_27
pdev	,	V_19
fini	,	V_39
nv04_fifo_context_del	,	V_42
drm_device	,	V_4
nouveau_irq_register	,	F_14
dev	,	V_5
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_29
nv04_fifo_init	,	V_38
nv10_fifo_context_new	,	F_1
context_del	,	V_34
priv	,	V_10
id	,	V_20
nouveau_channel	,	V_1
engctx	,	V_15
NVOBJ_ENGINE_FIFO	,	V_47
ret	,	V_14
init	,	V_37
nv_engine	,	F_2
destroy	,	V_35
NV03_USER	,	F_6
ioremap	,	F_4
fctx	,	V_12
ramfc	,	V_22
pci_resource_start	,	F_5
NVOBJ_FLAG_ZERO_FREE	,	V_24
spin_unlock_irqrestore	,	F_12
context_switch_lock	,	V_31
nv_mask	,	F_11
channels	,	V_43
spin_lock_irqsave	,	F_10
PAGE_SIZE	,	V_21
GFP_KERNEL	,	V_16
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_28
flags	,	V_13
nv10_fifo_create	,	F_13
drm_nouveau_private	,	V_6
engine	,	V_3
kzalloc	,	F_3
pushbuf_base	,	V_25
NV04_PFIFO_MODE	,	V_32
eng	,	V_46
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_30
ramfc_desc	,	V_44
nv10_fifo_priv	,	V_9
nv04_fifo_destroy	,	V_36
nv10_ramfc	,	V_45
pinst	,	V_23
__BIG_ENDIAN	,	F_9
dev_private	,	V_8
context_new	,	V_41
nouveau_gpuobj_new_fake	,	F_7
nv_wo32	,	F_8
nv04_fifo_isr	,	V_48
nv04_fifo_fini	,	V_40
chan	,	V_2
user	,	V_18
pushbuf	,	V_26
base	,	V_33
