Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Oct 31 16:47:19 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab7radiant_impl_1.twr lab7radiant_impl_1.udb -gui -msgset C:/Users/vparizot/E155/lab7mvp/lab07_fpga/lab7radiant/promote.xml

-----------------------------------------
Design:          aes
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 88.2584%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 446 endpoints;  Total Negative Slack: 1339.422 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
core/cyphertext_i0_i0/Q                 |          No required time
core/cyphertext_i0_i1/Q                 |          No required time
core/cyphertext_i0_i127/Q               |          No required time
core/cyphertext_i0_i126/Q               |          No required time
core/cyphertext_i0_i125/Q               |          No required time
core/cyphertext_i0_i124/Q               |          No required time
core/cyphertext_i0_i123/Q               |          No required time
core/cyphertext_i0_i122/Q               |          No required time
core/cyphertext_i0_i121/Q               |          No required time
core/cyphertext_i0_i120/Q               |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       128
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
core/textIn0_i0_i1/D                    |           No arrival time
core/textIn0_i0_i0/D                    |           No arrival time
{core/textIn0_i0_i0/SP   core/textIn0_i0_i1/SP}                           
                                        |           No arrival time
{core/round__i0/SR   core/round__i1/SR} |           No arrival time
core/keyIn0_i0_i126/D                   |           No arrival time
core/keyIn0_i0_i127/D                   |           No arrival time
{core/keyIn0_i0_i127/SP   core/keyIn0_i0_i126/SP}                           
                                        |           No arrival time
core/keyIn0_i0_i124/D                   |           No arrival time
core/keyIn0_i0_i125/D                   |           No arrival time
{core/keyIn0_i0_i125/SP   core/keyIn0_i0_i124/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       386
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
load                                    |                     input
sdi                                     |                     input
sck                                     |                     input
done                                    |                    output
sdo                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          26.552 ns |         37.662 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{core/textIn_i0_i113/SP   core/textIn_i0_i112/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i115/SP   core/textIn_i0_i114/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i117/SP   core/textIn_i0_i116/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i119/SP   core/textIn_i0_i118/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i121/SP   core/textIn_i0_i120/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i123/SP   core/textIn_i0_i122/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i125/SP   core/textIn_i0_i124/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i127/SP   core/textIn_i0_i126/SP}              
                                         |   -5.720 ns 
{core/textIn_i0_i0/SP   core/textIn_i0_i1/SP}              
                                         |   -5.720 ns 
{core/keyIn_i0_i0/SP   core/keyIn_i0_i1/SP}              
                                         |   -5.720 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         446 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i113/SP   core/textIn_i0_i112/SP}  (SLICE_R18C22B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i113/SP   core/textIn_i0_i112/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i113/CK   core/textIn_i0_i112/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i115/SP   core/textIn_i0_i114/SP}  (SLICE_R18C22D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i115/SP   core/textIn_i0_i114/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i115/CK   core/textIn_i0_i114/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i117/SP   core/textIn_i0_i116/SP}  (SLICE_R17C21C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i117/SP   core/textIn_i0_i116/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i117/CK   core/textIn_i0_i116/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i119/SP   core/textIn_i0_i118/SP}  (SLICE_R17C21A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i119/SP   core/textIn_i0_i118/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i119/CK   core/textIn_i0_i118/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i121/SP   core/textIn_i0_i120/SP}  (SLICE_R9C22A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i121/SP   core/textIn_i0_i120/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i121/CK   core/textIn_i0_i120/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i123/SP   core/textIn_i0_i122/SP}  (SLICE_R9C22D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i123/SP   core/textIn_i0_i122/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i123/CK   core/textIn_i0_i122/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i125/SP   core/textIn_i0_i124/SP}  (SLICE_R8C21D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i125/SP   core/textIn_i0_i124/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i125/CK   core/textIn_i0_i124/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i127/SP   core/textIn_i0_i126/SP}  (SLICE_R8C21B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i127/SP   core/textIn_i0_i126/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i127/CK   core/textIn_i0_i126/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/textIn_i0_i0/SP   core/textIn_i0_i1/SP}  (SLICE_R10C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/textIn_i0_i0/SP   core/textIn_i0_i1/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/textIn_i0_i0/CK   core/textIn_i0_i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_119__i6/Q  (SLICE_R10C29D)
Path End         : {core/keyIn_i0_i0/SP   core/keyIn_i0_i1/SP}  (SLICE_R14C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.719 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                  5.499  534     
{core/counter_119__i5/CK   core/counter_119__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_119__i6/CK->core/counter_119__i6/Q
                                          SLICE_R10C29D      CLK_TO_Q1_DELAY     1.388                  6.887  3       
core/counter[6]                                              NET DELAY           5.591                 12.478  3       
core/i4_4_lut/C->core/i4_4_lut/Z          SLICE_R9C5A        C0_TO_F0_DELAY      0.476                 12.954  1       
core/n10                                                     NET DELAY           0.304                 13.258  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R9C5A        C1_TO_F1_DELAY      0.449                 13.707  4       
core/n6430                                                   NET DELAY           3.952                 17.659  4       
core/i1_2_lut_4_lut/A->core/i1_2_lut_4_lut/Z
                                          SLICE_R8C13A       D0_TO_F0_DELAY      0.476                 18.135  1       
core/n4                                                      NET DELAY           0.304                 18.439  1       
core/i9027_4_lut/C->core/i9027_4_lut/Z    SLICE_R8C13A       C1_TO_F1_DELAY      0.449                 18.888  257     
core/n10028                                                  NET DELAY           3.899                 22.787  257     
core/i18014_4_lut/A->core/i18014_4_lut/Z  SLICE_R9C5C        D1_TO_F1_DELAY      0.449                 23.236  128     
core/n6807                                                   NET DELAY           8.618                 31.854  128     
{core/keyIn_i0_i0/SP   core/keyIn_i0_i1/SP}
                                                             ENDPOINT            0.000                 31.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  534     
core/r0/a1/sboxsync10/clk                                    NET DELAY           5.499                 26.332  534     
{core/keyIn_i0_i0/CK   core/keyIn_i0_i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/textIn10_i0_i14/D                   |    1.743 ns 
core/keyIn10_i0_i126/D                   |    1.743 ns 
core/round__i3/D                         |    1.743 ns 
core/keyIn10_i0_i103/D                   |    1.743 ns 
core/keyIn10_i0_i97/D                    |    1.743 ns 
core/keyIn10_i0_i94/D                    |    1.743 ns 
core/keyIn10_i0_i64/D                    |    1.743 ns 
core/keyIn10_i0_i26/D                    |    1.743 ns 
core/keyIn10_i0_i25/D                    |    1.743 ns 
core/keyIn10_i0_i20/D                    |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/textIn10_i0_i14/Q  (SLICE_R18C5C)
Path End         : core/textIn10_i0_i14/D  (SLICE_R18C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/textIn10_i0_i14/CK   core/textIn10_i0_i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/textIn10_i0_i14/CK->core/textIn10_i0_i14/Q
                                          SLICE_R18C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
core/r10/a6/sboxsync2/textIn10[14]                           NET DELAY        0.712                  4.575  2       
core/i6151_3_lut/A->core/i6151_3_lut/Z    SLICE_R18C5C       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7152                                                   NET DELAY        0.000                  4.827  1       
core/textIn10_i0_i14/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/textIn10_i0_i14/CK   core/textIn10_i0_i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i126/Q  (SLICE_R9C13D)
Path End         : core/keyIn10_i0_i126/D  (SLICE_R9C13D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i126/CK   core/keyIn10_i0_i127/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i126/CK->core/keyIn10_i0_i126/Q
                                          SLICE_R9C13D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/r10/a8/keyIn10[126]                                     NET DELAY        0.712                  4.575  3       
core/i6166_3_lut/A->core/i6166_3_lut/Z    SLICE_R9C13D       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7167                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i126/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i126/CK   core/keyIn10_i0_i127/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/round__i2/Q  (SLICE_R10C6C)
Path End         : core/round__i3/D  (SLICE_R10C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/round__i3/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/round__i2/CK->core/round__i2/Q       SLICE_R10C6C       CLK_TO_Q1_DELAY  0.779                  3.863  15      
core/r0/a4/round[2]                                          NET DELAY        0.712                  4.575  15      
core/i148_3_lut/B->core/i148_3_lut/Z      SLICE_R10C6C       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n6504[3]                                                NET DELAY        0.000                  4.827  1       
core/round__i3/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/round__i3/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i103/Q  (SLICE_R9C10D)
Path End         : core/keyIn10_i0_i103/D  (SLICE_R9C10D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i102/CK   core/keyIn10_i0_i103/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i103/CK->core/keyIn10_i0_i103/Q
                                          SLICE_R9C10D       CLK_TO_Q1_DELAY  0.779                  3.863  4       
core/r10/a8/keyIn10[103]                                     NET DELAY        0.712                  4.575  4       
core/i6189_3_lut_4_lut/A->core/i6189_3_lut_4_lut/Z
                                          SLICE_R9C10D       D1_TO_F1_DELAY   0.252                  4.827  1       
core/n7190                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i103/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i102/CK   core/keyIn10_i0_i103/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i97/Q  (SLICE_R8C14B)
Path End         : core/keyIn10_i0_i97/D  (SLICE_R8C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i96/CK   core/keyIn10_i0_i97/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i97/CK->core/keyIn10_i0_i97/Q
                                          SLICE_R8C14B       CLK_TO_Q1_DELAY  0.779                  3.863  4       
core/r10/a8/keyIn10[97]                                      NET DELAY        0.712                  4.575  4       
core/i6195_3_lut_4_lut/A->core/i6195_3_lut_4_lut/Z
                                          SLICE_R8C14B       D1_TO_F1_DELAY   0.252                  4.827  1       
core/n7196                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i97/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i96/CK   core/keyIn10_i0_i97/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i94/Q  (SLICE_R9C13A)
Path End         : core/keyIn10_i0_i94/D  (SLICE_R9C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i94/CK   core/keyIn10_i0_i95/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i94/CK->core/keyIn10_i0_i94/Q
                                          SLICE_R9C13A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
core/r10/a8/keyIn10[94]                                      NET DELAY        0.712                  4.575  2       
core/i6198_3_lut_4_lut/A->core/i6198_3_lut_4_lut/Z
                                          SLICE_R9C13A       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7199                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i94/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i94/CK   core/keyIn10_i0_i95/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i64/Q  (SLICE_R8C10C)
Path End         : core/keyIn10_i0_i64/D  (SLICE_R8C10C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i64/CK   core/keyIn10_i0_i65/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i64/CK->core/keyIn10_i0_i64/Q
                                          SLICE_R8C10C       CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/r10/a8/keyIn10[64]                                      NET DELAY        0.712                  4.575  3       
core/i6228_3_lut_4_lut/A->core/i6228_3_lut_4_lut/Z
                                          SLICE_R8C10C       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7229                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i64/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i64/CK   core/keyIn10_i0_i65/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i26/Q  (SLICE_R6C6A)
Path End         : core/keyIn10_i0_i26/D  (SLICE_R6C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i26/CK   core/keyIn10_i0_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i26/CK->core/keyIn10_i0_i26/Q
                                          SLICE_R6C6A        CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/r10/a8/sw1/sboxsyncsw1/keyIn10[26]                      NET DELAY        0.712                  4.575  3       
core/i6266_3_lut_4_lut/A->core/i6266_3_lut_4_lut/Z
                                          SLICE_R6C6A        D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7267                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i26/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i26/CK   core/keyIn10_i0_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i25/Q  (SLICE_R12C10B)
Path End         : core/keyIn10_i0_i25/D  (SLICE_R12C10B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i24/CK   core/keyIn10_i0_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i25/CK->core/keyIn10_i0_i25/Q
                                          SLICE_R12C10B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
core/r10/a8/sw1/sboxsyncsw1/keyIn10[25]                      NET DELAY        0.712                  4.575  3       
core/i6267_3_lut_4_lut/A->core/i6267_3_lut_4_lut/Z
                                          SLICE_R12C10B      D1_TO_F1_DELAY   0.252                  4.827  1       
core/n7268                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i25/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i24/CK   core/keyIn10_i0_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn10_i0_i20/Q  (SLICE_R15C22B)
Path End         : core/keyIn10_i0_i20/D  (SLICE_R15C22B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i20/CK   core/keyIn10_i0_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn10_i0_i20/CK->core/keyIn10_i0_i20/Q
                                          SLICE_R15C22B      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/r10/a8/sw1/sboxsyncsw4/keyIn10[20]                      NET DELAY        0.712                  4.575  3       
core/i6272_3_lut/A->core/i6272_3_lut/Z    SLICE_R15C22B      D0_TO_F0_DELAY   0.252                  4.827  1       
core/n7273                                                   NET DELAY        0.000                  4.827  1       
core/keyIn10_i0_i20/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  535     
core/r0/a1/sboxsync10/clk                                    NET DELAY        3.084                  3.084  535     
{core/keyIn10_i0_i20/CK   core/keyIn10_i0_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



