// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pl_kernel_pl_kernel,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=103,HLS_SYN_DSP=0,HLS_SYN_FF=25522,HLS_SYN_LUT=29298,HLS_VERSION=2024_1}" *)

module pl_kernel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 256;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (256 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] x_in;
wire   [63:0] xUpdate;
wire   [63:0] cost;
wire   [63:0] aty;
wire   [63:0] alpha;
wire   [63:0] lb;
wire   [63:0] ub;
wire   [31:0] len;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [255:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [10:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [255:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [255:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [8:0] gmem2_RFIFONUM;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [255:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [8:0] gmem3_RFIFONUM;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire    gmem4_AWREADY;
wire    gmem4_WREADY;
wire    gmem4_ARREADY;
wire    gmem4_RVALID;
wire   [255:0] gmem4_RDATA;
wire    gmem4_RLAST;
wire   [0:0] gmem4_RID;
wire   [8:0] gmem4_RFIFONUM;
wire   [0:0] gmem4_RUSER;
wire   [1:0] gmem4_RRESP;
wire    gmem4_BVALID;
wire    gmem5_AWREADY;
wire    gmem5_WREADY;
wire    gmem5_ARREADY;
wire    gmem5_RVALID;
wire   [255:0] gmem5_RDATA;
wire    gmem5_RLAST;
wire   [0:0] gmem5_RID;
wire   [8:0] gmem5_RFIFONUM;
wire   [0:0] gmem5_RUSER;
wire   [1:0] gmem5_RRESP;
wire    gmem5_BVALID;
wire    Block_entry_split_proc_U0_ap_start;
wire    Block_entry_split_proc_U0_ap_done;
wire    Block_entry_split_proc_U0_ap_continue;
wire    Block_entry_split_proc_U0_ap_idle;
wire    Block_entry_split_proc_U0_ap_ready;
wire   [30:0] Block_entry_split_proc_U0_ap_return;
wire    len_assign_loc_c3_channel_full_n;
wire    stage1_U0_m_axi_gmem0_AWVALID;
wire   [63:0] stage1_U0_m_axi_gmem0_AWADDR;
wire   [0:0] stage1_U0_m_axi_gmem0_AWID;
wire   [31:0] stage1_U0_m_axi_gmem0_AWLEN;
wire   [2:0] stage1_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] stage1_U0_m_axi_gmem0_AWBURST;
wire   [1:0] stage1_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] stage1_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] stage1_U0_m_axi_gmem0_AWPROT;
wire   [3:0] stage1_U0_m_axi_gmem0_AWQOS;
wire   [3:0] stage1_U0_m_axi_gmem0_AWREGION;
wire   [0:0] stage1_U0_m_axi_gmem0_AWUSER;
wire    stage1_U0_m_axi_gmem0_WVALID;
wire   [255:0] stage1_U0_m_axi_gmem0_WDATA;
wire   [31:0] stage1_U0_m_axi_gmem0_WSTRB;
wire    stage1_U0_m_axi_gmem0_WLAST;
wire   [0:0] stage1_U0_m_axi_gmem0_WID;
wire   [0:0] stage1_U0_m_axi_gmem0_WUSER;
wire    stage1_U0_m_axi_gmem0_ARVALID;
wire   [63:0] stage1_U0_m_axi_gmem0_ARADDR;
wire   [0:0] stage1_U0_m_axi_gmem0_ARID;
wire   [31:0] stage1_U0_m_axi_gmem0_ARLEN;
wire   [2:0] stage1_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] stage1_U0_m_axi_gmem0_ARBURST;
wire   [1:0] stage1_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] stage1_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] stage1_U0_m_axi_gmem0_ARPROT;
wire   [3:0] stage1_U0_m_axi_gmem0_ARQOS;
wire   [3:0] stage1_U0_m_axi_gmem0_ARREGION;
wire   [0:0] stage1_U0_m_axi_gmem0_ARUSER;
wire    stage1_U0_m_axi_gmem0_RREADY;
wire    stage1_U0_m_axi_gmem0_BREADY;
wire    stage1_U0_m_axi_gmem3_AWVALID;
wire   [63:0] stage1_U0_m_axi_gmem3_AWADDR;
wire   [0:0] stage1_U0_m_axi_gmem3_AWID;
wire   [31:0] stage1_U0_m_axi_gmem3_AWLEN;
wire   [2:0] stage1_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] stage1_U0_m_axi_gmem3_AWBURST;
wire   [1:0] stage1_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] stage1_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] stage1_U0_m_axi_gmem3_AWPROT;
wire   [3:0] stage1_U0_m_axi_gmem3_AWQOS;
wire   [3:0] stage1_U0_m_axi_gmem3_AWREGION;
wire   [0:0] stage1_U0_m_axi_gmem3_AWUSER;
wire    stage1_U0_m_axi_gmem3_WVALID;
wire   [255:0] stage1_U0_m_axi_gmem3_WDATA;
wire   [31:0] stage1_U0_m_axi_gmem3_WSTRB;
wire    stage1_U0_m_axi_gmem3_WLAST;
wire   [0:0] stage1_U0_m_axi_gmem3_WID;
wire   [0:0] stage1_U0_m_axi_gmem3_WUSER;
wire    stage1_U0_m_axi_gmem3_ARVALID;
wire   [63:0] stage1_U0_m_axi_gmem3_ARADDR;
wire   [0:0] stage1_U0_m_axi_gmem3_ARID;
wire   [31:0] stage1_U0_m_axi_gmem3_ARLEN;
wire   [2:0] stage1_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] stage1_U0_m_axi_gmem3_ARBURST;
wire   [1:0] stage1_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] stage1_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] stage1_U0_m_axi_gmem3_ARPROT;
wire   [3:0] stage1_U0_m_axi_gmem3_ARQOS;
wire   [3:0] stage1_U0_m_axi_gmem3_ARREGION;
wire   [0:0] stage1_U0_m_axi_gmem3_ARUSER;
wire    stage1_U0_m_axi_gmem3_RREADY;
wire    stage1_U0_m_axi_gmem3_BREADY;
wire    stage1_U0_m_axi_gmem2_AWVALID;
wire   [63:0] stage1_U0_m_axi_gmem2_AWADDR;
wire   [0:0] stage1_U0_m_axi_gmem2_AWID;
wire   [31:0] stage1_U0_m_axi_gmem2_AWLEN;
wire   [2:0] stage1_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] stage1_U0_m_axi_gmem2_AWBURST;
wire   [1:0] stage1_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] stage1_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] stage1_U0_m_axi_gmem2_AWPROT;
wire   [3:0] stage1_U0_m_axi_gmem2_AWQOS;
wire   [3:0] stage1_U0_m_axi_gmem2_AWREGION;
wire   [0:0] stage1_U0_m_axi_gmem2_AWUSER;
wire    stage1_U0_m_axi_gmem2_WVALID;
wire   [255:0] stage1_U0_m_axi_gmem2_WDATA;
wire   [31:0] stage1_U0_m_axi_gmem2_WSTRB;
wire    stage1_U0_m_axi_gmem2_WLAST;
wire   [0:0] stage1_U0_m_axi_gmem2_WID;
wire   [0:0] stage1_U0_m_axi_gmem2_WUSER;
wire    stage1_U0_m_axi_gmem2_ARVALID;
wire   [63:0] stage1_U0_m_axi_gmem2_ARADDR;
wire   [0:0] stage1_U0_m_axi_gmem2_ARID;
wire   [31:0] stage1_U0_m_axi_gmem2_ARLEN;
wire   [2:0] stage1_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] stage1_U0_m_axi_gmem2_ARBURST;
wire   [1:0] stage1_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] stage1_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] stage1_U0_m_axi_gmem2_ARPROT;
wire   [3:0] stage1_U0_m_axi_gmem2_ARQOS;
wire   [3:0] stage1_U0_m_axi_gmem2_ARREGION;
wire   [0:0] stage1_U0_m_axi_gmem2_ARUSER;
wire    stage1_U0_m_axi_gmem2_RREADY;
wire    stage1_U0_m_axi_gmem2_BREADY;
wire   [255:0] stage1_U0_temp_din;
wire    stage1_U0_temp_write;
wire   [30:0] stage1_U0_len_assign_loc_c1_din;
wire    stage1_U0_len_assign_loc_c1_write;
wire    stage1_U0_ap_start;
wire    stage1_U0_ap_done;
wire    stage1_U0_ap_ready;
wire    stage1_U0_ap_idle;
wire    stage1_U0_ap_continue;
wire    stage2_U0_temp_read;
wire    stage2_U0_m_axi_gmem4_AWVALID;
wire   [63:0] stage2_U0_m_axi_gmem4_AWADDR;
wire   [0:0] stage2_U0_m_axi_gmem4_AWID;
wire   [31:0] stage2_U0_m_axi_gmem4_AWLEN;
wire   [2:0] stage2_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] stage2_U0_m_axi_gmem4_AWBURST;
wire   [1:0] stage2_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] stage2_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] stage2_U0_m_axi_gmem4_AWPROT;
wire   [3:0] stage2_U0_m_axi_gmem4_AWQOS;
wire   [3:0] stage2_U0_m_axi_gmem4_AWREGION;
wire   [0:0] stage2_U0_m_axi_gmem4_AWUSER;
wire    stage2_U0_m_axi_gmem4_WVALID;
wire   [255:0] stage2_U0_m_axi_gmem4_WDATA;
wire   [31:0] stage2_U0_m_axi_gmem4_WSTRB;
wire    stage2_U0_m_axi_gmem4_WLAST;
wire   [0:0] stage2_U0_m_axi_gmem4_WID;
wire   [0:0] stage2_U0_m_axi_gmem4_WUSER;
wire    stage2_U0_m_axi_gmem4_ARVALID;
wire   [63:0] stage2_U0_m_axi_gmem4_ARADDR;
wire   [0:0] stage2_U0_m_axi_gmem4_ARID;
wire   [31:0] stage2_U0_m_axi_gmem4_ARLEN;
wire   [2:0] stage2_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] stage2_U0_m_axi_gmem4_ARBURST;
wire   [1:0] stage2_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] stage2_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] stage2_U0_m_axi_gmem4_ARPROT;
wire   [3:0] stage2_U0_m_axi_gmem4_ARQOS;
wire   [3:0] stage2_U0_m_axi_gmem4_ARREGION;
wire   [0:0] stage2_U0_m_axi_gmem4_ARUSER;
wire    stage2_U0_m_axi_gmem4_RREADY;
wire    stage2_U0_m_axi_gmem4_BREADY;
wire    stage2_U0_m_axi_gmem5_AWVALID;
wire   [63:0] stage2_U0_m_axi_gmem5_AWADDR;
wire   [0:0] stage2_U0_m_axi_gmem5_AWID;
wire   [31:0] stage2_U0_m_axi_gmem5_AWLEN;
wire   [2:0] stage2_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] stage2_U0_m_axi_gmem5_AWBURST;
wire   [1:0] stage2_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] stage2_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] stage2_U0_m_axi_gmem5_AWPROT;
wire   [3:0] stage2_U0_m_axi_gmem5_AWQOS;
wire   [3:0] stage2_U0_m_axi_gmem5_AWREGION;
wire   [0:0] stage2_U0_m_axi_gmem5_AWUSER;
wire    stage2_U0_m_axi_gmem5_WVALID;
wire   [255:0] stage2_U0_m_axi_gmem5_WDATA;
wire   [31:0] stage2_U0_m_axi_gmem5_WSTRB;
wire    stage2_U0_m_axi_gmem5_WLAST;
wire   [0:0] stage2_U0_m_axi_gmem5_WID;
wire   [0:0] stage2_U0_m_axi_gmem5_WUSER;
wire    stage2_U0_m_axi_gmem5_ARVALID;
wire   [63:0] stage2_U0_m_axi_gmem5_ARADDR;
wire   [0:0] stage2_U0_m_axi_gmem5_ARID;
wire   [31:0] stage2_U0_m_axi_gmem5_ARLEN;
wire   [2:0] stage2_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] stage2_U0_m_axi_gmem5_ARBURST;
wire   [1:0] stage2_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] stage2_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] stage2_U0_m_axi_gmem5_ARPROT;
wire   [3:0] stage2_U0_m_axi_gmem5_ARQOS;
wire   [3:0] stage2_U0_m_axi_gmem5_ARREGION;
wire   [0:0] stage2_U0_m_axi_gmem5_ARUSER;
wire    stage2_U0_m_axi_gmem5_RREADY;
wire    stage2_U0_m_axi_gmem5_BREADY;
wire    stage2_U0_m_axi_gmem1_AWVALID;
wire   [63:0] stage2_U0_m_axi_gmem1_AWADDR;
wire   [0:0] stage2_U0_m_axi_gmem1_AWID;
wire   [31:0] stage2_U0_m_axi_gmem1_AWLEN;
wire   [2:0] stage2_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] stage2_U0_m_axi_gmem1_AWBURST;
wire   [1:0] stage2_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] stage2_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] stage2_U0_m_axi_gmem1_AWPROT;
wire   [3:0] stage2_U0_m_axi_gmem1_AWQOS;
wire   [3:0] stage2_U0_m_axi_gmem1_AWREGION;
wire   [0:0] stage2_U0_m_axi_gmem1_AWUSER;
wire    stage2_U0_m_axi_gmem1_WVALID;
wire   [255:0] stage2_U0_m_axi_gmem1_WDATA;
wire   [31:0] stage2_U0_m_axi_gmem1_WSTRB;
wire    stage2_U0_m_axi_gmem1_WLAST;
wire   [0:0] stage2_U0_m_axi_gmem1_WID;
wire   [0:0] stage2_U0_m_axi_gmem1_WUSER;
wire    stage2_U0_m_axi_gmem1_ARVALID;
wire   [63:0] stage2_U0_m_axi_gmem1_ARADDR;
wire   [0:0] stage2_U0_m_axi_gmem1_ARID;
wire   [31:0] stage2_U0_m_axi_gmem1_ARLEN;
wire   [2:0] stage2_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] stage2_U0_m_axi_gmem1_ARBURST;
wire   [1:0] stage2_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] stage2_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] stage2_U0_m_axi_gmem1_ARPROT;
wire   [3:0] stage2_U0_m_axi_gmem1_ARQOS;
wire   [3:0] stage2_U0_m_axi_gmem1_ARREGION;
wire   [0:0] stage2_U0_m_axi_gmem1_ARUSER;
wire    stage2_U0_m_axi_gmem1_RREADY;
wire    stage2_U0_m_axi_gmem1_BREADY;
wire    stage2_U0_len_assign_loc_read;
wire    stage2_U0_ap_start;
wire    stage2_U0_ap_done;
wire    stage2_U0_ap_ready;
wire    stage2_U0_ap_idle;
wire    stage2_U0_ap_continue;
wire   [30:0] len_assign_loc_c3_channel_dout;
wire   [2:0] len_assign_loc_c3_channel_num_data_valid;
wire   [2:0] len_assign_loc_c3_channel_fifo_cap;
wire    len_assign_loc_c3_channel_empty_n;
wire    temp_full_n;
wire   [255:0] temp_dout;
wire   [6:0] temp_num_data_valid;
wire   [6:0] temp_fifo_cap;
wire    temp_empty_n;
wire    len_assign_loc_c_full_n;
wire   [30:0] len_assign_loc_c_dout;
wire   [2:0] len_assign_loc_c_num_data_valid;
wire   [2:0] len_assign_loc_c_fifo_cap;
wire    len_assign_loc_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_entry_split_proc_U0_ap_ready;
wire    ap_sync_Block_entry_split_proc_U0_ap_ready;
reg    ap_sync_reg_stage1_U0_ap_ready;
wire    ap_sync_stage1_U0_ap_ready;
reg    ap_sync_reg_stage2_U0_ap_ready;
wire    ap_sync_stage2_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_entry_split_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_stage1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_stage2_U0_ap_ready = 1'b0;
end

pl_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .x_in(x_in),
    .xUpdate(xUpdate),
    .cost(cost),
    .aty(aty),
    .alpha(alpha),
    .lb(lb),
    .ub(ub),
    .len(len),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

pl_kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(stage1_U0_m_axi_gmem0_ARVALID),
    .I_CH0_ARREADY(gmem0_ARREADY),
    .I_CH0_ARADDR(stage1_U0_m_axi_gmem0_ARADDR),
    .I_CH0_ARLEN(stage1_U0_m_axi_gmem0_ARLEN),
    .I_CH0_RVALID(gmem0_RVALID),
    .I_CH0_RREADY(stage1_U0_m_axi_gmem0_RREADY),
    .I_CH0_RDATA(gmem0_RDATA),
    .I_CH0_RFIFONUM(gmem0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_WREADY),
    .I_CH0_WDATA(256'd0),
    .I_CH0_WSTRB(32'd0),
    .I_CH0_BVALID(gmem0_BVALID),
    .I_CH0_BREADY(1'b0)
);

pl_kernel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem1_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem1_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem1_RDATA),
    .I_CH0_RFIFONUM(gmem1_RFIFONUM),
    .I_CH0_AWVALID(stage2_U0_m_axi_gmem1_AWVALID),
    .I_CH0_AWREADY(gmem1_AWREADY),
    .I_CH0_AWADDR(stage2_U0_m_axi_gmem1_AWADDR),
    .I_CH0_AWLEN(stage2_U0_m_axi_gmem1_AWLEN),
    .I_CH0_WVALID(stage2_U0_m_axi_gmem1_WVALID),
    .I_CH0_WREADY(gmem1_WREADY),
    .I_CH0_WDATA(stage2_U0_m_axi_gmem1_WDATA),
    .I_CH0_WSTRB(stage2_U0_m_axi_gmem1_WSTRB),
    .I_CH0_BVALID(gmem1_BVALID),
    .I_CH0_BREADY(stage2_U0_m_axi_gmem1_BREADY)
);

pl_kernel_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(stage1_U0_m_axi_gmem2_ARVALID),
    .I_CH0_ARREADY(gmem2_ARREADY),
    .I_CH0_ARADDR(stage1_U0_m_axi_gmem2_ARADDR),
    .I_CH0_ARLEN(stage1_U0_m_axi_gmem2_ARLEN),
    .I_CH0_RVALID(gmem2_RVALID),
    .I_CH0_RREADY(stage1_U0_m_axi_gmem2_RREADY),
    .I_CH0_RDATA(gmem2_RDATA),
    .I_CH0_RFIFONUM(gmem2_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem2_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem2_WREADY),
    .I_CH0_WDATA(256'd0),
    .I_CH0_WSTRB(32'd0),
    .I_CH0_BVALID(gmem2_BVALID),
    .I_CH0_BREADY(1'b0)
);

pl_kernel_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(stage1_U0_m_axi_gmem3_ARVALID),
    .I_CH0_ARREADY(gmem3_ARREADY),
    .I_CH0_ARADDR(stage1_U0_m_axi_gmem3_ARADDR),
    .I_CH0_ARLEN(stage1_U0_m_axi_gmem3_ARLEN),
    .I_CH0_RVALID(gmem3_RVALID),
    .I_CH0_RREADY(stage1_U0_m_axi_gmem3_RREADY),
    .I_CH0_RDATA(gmem3_RDATA),
    .I_CH0_RFIFONUM(gmem3_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem3_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem3_WREADY),
    .I_CH0_WDATA(256'd0),
    .I_CH0_WSTRB(32'd0),
    .I_CH0_BVALID(gmem3_BVALID),
    .I_CH0_BREADY(1'b0)
);

pl_kernel_gmem4_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(stage2_U0_m_axi_gmem4_ARVALID),
    .I_CH0_ARREADY(gmem4_ARREADY),
    .I_CH0_ARADDR(stage2_U0_m_axi_gmem4_ARADDR),
    .I_CH0_ARLEN(stage2_U0_m_axi_gmem4_ARLEN),
    .I_CH0_RVALID(gmem4_RVALID),
    .I_CH0_RREADY(stage2_U0_m_axi_gmem4_RREADY),
    .I_CH0_RDATA(gmem4_RDATA),
    .I_CH0_RFIFONUM(gmem4_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem4_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem4_WREADY),
    .I_CH0_WDATA(256'd0),
    .I_CH0_WSTRB(32'd0),
    .I_CH0_BVALID(gmem4_BVALID),
    .I_CH0_BREADY(1'b0)
);

pl_kernel_gmem5_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 256 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(stage2_U0_m_axi_gmem5_ARVALID),
    .I_CH0_ARREADY(gmem5_ARREADY),
    .I_CH0_ARADDR(stage2_U0_m_axi_gmem5_ARADDR),
    .I_CH0_ARLEN(stage2_U0_m_axi_gmem5_ARLEN),
    .I_CH0_RVALID(gmem5_RVALID),
    .I_CH0_RREADY(stage2_U0_m_axi_gmem5_RREADY),
    .I_CH0_RDATA(gmem5_RDATA),
    .I_CH0_RFIFONUM(gmem5_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem5_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem5_WREADY),
    .I_CH0_WDATA(256'd0),
    .I_CH0_WSTRB(32'd0),
    .I_CH0_BVALID(gmem5_BVALID),
    .I_CH0_BREADY(1'b0)
);

pl_kernel_Block_entry_split_proc Block_entry_split_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_split_proc_U0_ap_start),
    .ap_done(Block_entry_split_proc_U0_ap_done),
    .ap_continue(Block_entry_split_proc_U0_ap_continue),
    .ap_idle(Block_entry_split_proc_U0_ap_idle),
    .ap_ready(Block_entry_split_proc_U0_ap_ready),
    .len(len),
    .ap_return(Block_entry_split_proc_U0_ap_return)
);

pl_kernel_stage1 stage1_U0(
    .m_axi_gmem0_AWVALID(stage1_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(stage1_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(stage1_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(stage1_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(stage1_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(stage1_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(stage1_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(stage1_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(stage1_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(stage1_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(stage1_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(stage1_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(stage1_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(stage1_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(stage1_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(stage1_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(stage1_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(stage1_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(stage1_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(stage1_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(stage1_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(stage1_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(stage1_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(stage1_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(stage1_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(stage1_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(stage1_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(stage1_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(stage1_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(stage1_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(stage1_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(stage1_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .x_in(x_in),
    .m_axi_gmem3_AWVALID(stage1_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(stage1_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(stage1_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(stage1_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(stage1_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(stage1_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(stage1_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(stage1_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(stage1_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(stage1_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(stage1_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(stage1_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(stage1_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(stage1_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(stage1_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(stage1_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(stage1_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(stage1_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(stage1_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(stage1_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(stage1_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(stage1_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(stage1_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(stage1_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(stage1_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(stage1_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(stage1_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(stage1_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(stage1_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(stage1_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(stage1_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RFIFONUM(gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(stage1_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .aty(aty),
    .m_axi_gmem2_AWVALID(stage1_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(stage1_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(stage1_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(stage1_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(stage1_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(stage1_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(stage1_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(stage1_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(stage1_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(stage1_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(stage1_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(stage1_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(stage1_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(stage1_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(stage1_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(stage1_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(stage1_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(stage1_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(stage1_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(stage1_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(stage1_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(stage1_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(stage1_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(stage1_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(stage1_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(stage1_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(stage1_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(stage1_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(stage1_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(stage1_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(stage1_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RFIFONUM(gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(stage1_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .cost(cost),
    .temp_din(stage1_U0_temp_din),
    .temp_full_n(temp_full_n),
    .temp_write(stage1_U0_temp_write),
    .alpha(alpha),
    .p_read(len_assign_loc_c3_channel_dout),
    .len_assign_loc_c1_din(stage1_U0_len_assign_loc_c1_din),
    .len_assign_loc_c1_full_n(len_assign_loc_c_full_n),
    .len_assign_loc_c1_write(stage1_U0_len_assign_loc_c1_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .alpha_ap_vld(1'b1),
    .p_read_ap_vld(1'b0),
    .ap_start(stage1_U0_ap_start),
    .x_in_ap_vld(1'b1),
    .aty_ap_vld(1'b1),
    .cost_ap_vld(1'b1),
    .ap_done(stage1_U0_ap_done),
    .ap_ready(stage1_U0_ap_ready),
    .ap_idle(stage1_U0_ap_idle),
    .ap_continue(stage1_U0_ap_continue)
);

pl_kernel_stage2 stage2_U0(
    .temp_dout(temp_dout),
    .temp_empty_n(temp_empty_n),
    .temp_read(stage2_U0_temp_read),
    .m_axi_gmem4_AWVALID(stage2_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(stage2_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(stage2_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(stage2_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(stage2_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(stage2_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(stage2_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(stage2_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(stage2_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(stage2_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(stage2_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(stage2_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(stage2_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(stage2_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(stage2_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(stage2_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(stage2_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(stage2_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(stage2_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(stage2_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(stage2_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(stage2_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(stage2_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(stage2_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(stage2_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(stage2_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(stage2_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(stage2_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(stage2_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(stage2_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(gmem4_RVALID),
    .m_axi_gmem4_RREADY(stage2_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(gmem4_RDATA),
    .m_axi_gmem4_RLAST(gmem4_RLAST),
    .m_axi_gmem4_RID(gmem4_RID),
    .m_axi_gmem4_RFIFONUM(gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(gmem4_RUSER),
    .m_axi_gmem4_RRESP(gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(stage2_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .lb(lb),
    .m_axi_gmem5_AWVALID(stage2_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(stage2_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(stage2_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(stage2_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(stage2_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(stage2_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(stage2_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(stage2_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(stage2_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(stage2_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(stage2_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(stage2_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(stage2_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(stage2_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(stage2_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(stage2_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(stage2_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(stage2_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(stage2_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(stage2_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(stage2_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(stage2_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(stage2_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(stage2_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(stage2_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(stage2_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(stage2_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(stage2_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(stage2_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(stage2_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(gmem5_RVALID),
    .m_axi_gmem5_RREADY(stage2_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(gmem5_RDATA),
    .m_axi_gmem5_RLAST(gmem5_RLAST),
    .m_axi_gmem5_RID(gmem5_RID),
    .m_axi_gmem5_RFIFONUM(gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(gmem5_RUSER),
    .m_axi_gmem5_RRESP(gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(stage2_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .ub(ub),
    .m_axi_gmem1_AWVALID(stage2_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(stage2_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(stage2_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(stage2_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(stage2_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(stage2_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(stage2_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(stage2_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(stage2_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(stage2_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(stage2_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(stage2_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(stage2_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(stage2_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(stage2_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(stage2_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(stage2_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(stage2_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(stage2_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(stage2_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(stage2_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(stage2_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(stage2_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(stage2_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(stage2_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(stage2_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(stage2_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(stage2_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(stage2_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(stage2_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(stage2_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(256'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(9'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(stage2_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(gmem1_BRESP),
    .m_axi_gmem1_BID(gmem1_BID),
    .m_axi_gmem1_BUSER(gmem1_BUSER),
    .xUpdate(xUpdate),
    .len_assign_loc_dout(len_assign_loc_c_dout),
    .len_assign_loc_empty_n(len_assign_loc_c_empty_n),
    .len_assign_loc_read(stage2_U0_len_assign_loc_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .xUpdate_ap_vld(1'b1),
    .ap_start(stage2_U0_ap_start),
    .lb_ap_vld(1'b1),
    .ub_ap_vld(1'b1),
    .ap_done(stage2_U0_ap_done),
    .ap_ready(stage2_U0_ap_ready),
    .ap_idle(stage2_U0_ap_idle),
    .ap_continue(stage2_U0_ap_continue)
);

pl_kernel_fifo_w31_d2_S_x0 len_assign_loc_c3_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_split_proc_U0_ap_return),
    .if_full_n(len_assign_loc_c3_channel_full_n),
    .if_write(Block_entry_split_proc_U0_ap_done),
    .if_dout(len_assign_loc_c3_channel_dout),
    .if_num_data_valid(len_assign_loc_c3_channel_num_data_valid),
    .if_fifo_cap(len_assign_loc_c3_channel_fifo_cap),
    .if_empty_n(len_assign_loc_c3_channel_empty_n),
    .if_read(stage1_U0_ap_ready)
);

pl_kernel_fifo_w256_d64_A_x0 temp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stage1_U0_temp_din),
    .if_full_n(temp_full_n),
    .if_write(stage1_U0_temp_write),
    .if_dout(temp_dout),
    .if_num_data_valid(temp_num_data_valid),
    .if_fifo_cap(temp_fifo_cap),
    .if_empty_n(temp_empty_n),
    .if_read(stage2_U0_temp_read)
);

pl_kernel_fifo_w31_d2_S_x0 len_assign_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stage1_U0_len_assign_loc_c1_din),
    .if_full_n(len_assign_loc_c_full_n),
    .if_write(stage1_U0_len_assign_loc_c1_write),
    .if_dout(len_assign_loc_c_dout),
    .if_num_data_valid(len_assign_loc_c_num_data_valid),
    .if_fifo_cap(len_assign_loc_c_fifo_cap),
    .if_empty_n(len_assign_loc_c_empty_n),
    .if_read(stage2_U0_len_assign_loc_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= ap_sync_Block_entry_split_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_stage1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_stage1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_stage1_U0_ap_ready <= ap_sync_stage1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_stage2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_stage2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_stage2_U0_ap_ready <= ap_sync_stage2_U0_ap_ready;
        end
    end
end

assign Block_entry_split_proc_U0_ap_continue = len_assign_loc_c3_channel_full_n;

assign Block_entry_split_proc_U0_ap_start = ((ap_sync_reg_Block_entry_split_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = stage2_U0_ap_done;

assign ap_idle = (stage2_U0_ap_idle & stage1_U0_ap_idle & (len_assign_loc_c3_channel_empty_n ^ 1'b1) & Block_entry_split_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry_split_proc_U0_ap_ready = (ap_sync_reg_Block_entry_split_proc_U0_ap_ready | Block_entry_split_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_stage2_U0_ap_ready & ap_sync_stage1_U0_ap_ready & ap_sync_Block_entry_split_proc_U0_ap_ready);

assign ap_sync_stage1_U0_ap_ready = (stage1_U0_ap_ready | ap_sync_reg_stage1_U0_ap_ready);

assign ap_sync_stage2_U0_ap_ready = (stage2_U0_ap_ready | ap_sync_reg_stage2_U0_ap_ready);

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;

assign gmem1_BID = 1'd0;

assign gmem1_BRESP = 2'd0;

assign gmem1_BUSER = 1'd0;

assign gmem2_RID = 1'd0;

assign gmem2_RLAST = 1'b0;

assign gmem2_RRESP = 2'd0;

assign gmem2_RUSER = 1'd0;

assign gmem3_RID = 1'd0;

assign gmem3_RLAST = 1'b0;

assign gmem3_RRESP = 2'd0;

assign gmem3_RUSER = 1'd0;

assign gmem4_RID = 1'd0;

assign gmem4_RLAST = 1'b0;

assign gmem4_RRESP = 2'd0;

assign gmem4_RUSER = 1'd0;

assign gmem5_RID = 1'd0;

assign gmem5_RLAST = 1'b0;

assign gmem5_RRESP = 2'd0;

assign gmem5_RUSER = 1'd0;

assign stage1_U0_ap_continue = 1'b1;

assign stage1_U0_ap_start = (len_assign_loc_c3_channel_empty_n & (ap_sync_reg_stage1_U0_ap_ready ^ 1'b1) & ap_start);

assign stage2_U0_ap_continue = 1'b1;

assign stage2_U0_ap_start = ((ap_sync_reg_stage2_U0_ap_ready ^ 1'b1) & ap_start);


reg find_df_deadlock = 0;
// synthesis translate_off
`include "pl_kernel_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //pl_kernel

