// Seed: 2284057559
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  id_3(
      .id_0(id_1), .id_1(1'b0 << 1), .id_2(1), .id_3(1), .id_4(1)
  );
  wire id_4;
  id_5(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1
    , id_12,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    output logic id_5,
    input tri1 id_6,
    input uwire id_7
    , id_13,
    output wor id_8,
    output wor id_9,
    output supply1 id_10
);
  always @(posedge 1 or posedge (1) / 1) id_5 <= 1;
  module_0(
      id_12, id_12
  );
  wire id_14;
endmodule
