Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Dec 17 21:35:01 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.443        0.000                      0                27711        0.016        0.000                      0                27711        3.750        0.000                       0                  9707  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.443        0.000                      0                27711        0.016        0.000                      0                27711        3.750        0.000                       0                  9707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 3.030ns (38.778%)  route 4.784ns (61.222%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[1])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[1]
                         net (fo=1, routed)           1.005     8.342    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[1]
    SLICE_X20Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_80/O
                         net (fo=1, routed)           0.704     9.170    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.294 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.564    10.859    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.030ns (39.025%)  route 4.734ns (60.975%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[1])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[1]
                         net (fo=1, routed)           1.005     8.342    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[1]
    SLICE_X20Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_80/O
                         net (fo=1, routed)           0.704     9.170    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.294 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.515    10.809    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 3.030ns (39.089%)  route 4.721ns (60.911%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           1.120     8.458    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[6]
    SLICE_X21Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.634     9.216    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_13
    SLICE_X25Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.340 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.457    10.796    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 3.030ns (39.716%)  route 4.599ns (60.284%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[9])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[9]
                         net (fo=1, routed)           1.191     8.528    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[9]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.652 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.715     9.368    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_25
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.492 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.183    10.674    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.528    12.707    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.216    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 3.030ns (39.282%)  route 4.683ns (60.718%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[2]
                         net (fo=1, routed)           1.313     8.651    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[2]
    SLICE_X22Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.775 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.521     9.296    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.420 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.338    10.758    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 3.030ns (39.287%)  route 4.683ns (60.713%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[11])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[11]
                         net (fo=1, routed)           0.968     8.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[11]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ram_reg_0_i_31__0/O
                         net (fo=1, routed)           0.860     9.290    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_13
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.344    10.758    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 3.030ns (39.267%)  route 4.686ns (60.733%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[2]
                         net (fo=1, routed)           1.313     8.651    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[2]
    SLICE_X22Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.775 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.521     9.296    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.420 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.341    10.761    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.618    12.797    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.306    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 3.030ns (39.299%)  route 4.680ns (60.701%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[8])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[8]
                         net (fo=1, routed)           0.961     8.299    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[8]
    SLICE_X21Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.423 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.875     9.298    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_21
    SLICE_X25Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.334    10.755    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[8]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 3.030ns (39.302%)  route 4.680ns (60.698%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[2]
                         net (fo=1, routed)           1.313     8.651    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[2]
    SLICE_X22Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.775 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.521     9.296    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.420 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.335    10.755    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 3.030ns (39.335%)  route 4.673ns (60.665%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.751     3.045    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X16Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518     3.563 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.765     4.328    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118     4.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.154     4.601    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.326     4.927 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.591     5.518    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[11])
                                                      1.820     7.338 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[11]
                         net (fo=1, routed)           0.968     8.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[11]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ram_reg_0_i_31__0/O
                         net (fo=1, routed)           0.860     9.290    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_13
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.334    10.748    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  1.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.380%)  route 0.224ns (54.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.557     0.893    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/Q
                         net (fo=1, routed)           0.224     1.257    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[4]
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.302 r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[4]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.830     1.196    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     1.287    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.896%)  route 0.212ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.556     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/Q
                         net (fo=1, routed)           0.212     1.245    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[37]
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.824     1.190    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.556     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[41]/Q
                         net (fo=1, routed)           0.159     1.198    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[41]
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.827     1.193    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[41]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.016     1.174    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.228%)  route 0.199ns (54.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.563     0.899    design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]/Q
                         net (fo=1, routed)           0.199     1.261    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[2]
    SLICE_X42Y50         FDRE                                         r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.825     1.191    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X42Y50         FDRE                                         r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.076     1.237    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.717%)  route 0.162ns (52.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.556     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[43]/Q
                         net (fo=1, routed)           0.162     1.202    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[43]
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.827     1.193    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[43]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.019     1.177    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.966%)  route 0.221ns (61.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.559     0.895    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y48         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/Q
                         net (fo=1, routed)           0.221     1.256    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[49]
    SLICE_X49Y46         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.829     1.195    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y46         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.556     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[40]/Q
                         net (fo=1, routed)           0.158     1.198    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[40]
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.827     1.193    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[40]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.013     1.171    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.488%)  route 0.181ns (52.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.558     0.894    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y46         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/Q
                         net (fo=1, routed)           0.181     1.239    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[25]
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.829     1.195    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.052     1.212    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.150%)  route 0.207ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.555     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y37         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/Q
                         net (fo=1, routed)           0.207     1.262    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[26]
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.824     1.190    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.076     1.231    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.492%)  route 0.245ns (63.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.591     0.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X9Y33          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/Q
                         net (fo=1, routed)           0.245     1.313    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9708, routed)        0.902     1.268    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     1.281    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y3    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y7    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_443/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y6    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y2    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_394/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y1    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_363/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1   design_1_i/network_0/inst/SeparableConv2D_4_w_1_U/network_SeparableConv2D_4_w_1_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y44   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



