<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VCVTUDQ2PH - Convert Packed Unsigned Doubleword Integers to Packed FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VCVTUDQ2PH - Convert Packed Unsigned Doubleword Integers to Packed FP16 Values </div>
<div id="body">
<h1>VCVTUDQ2PH—Convert Packed Unsigned Doubleword Integers to Packed FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.F2.MAP5.W0 7A /r VCVTUDQ2PH xmm1{k1}{z}, xmm2/m128/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert four packed unsigned doubleword integers from xmm2/m128/m32bcst to packed FP16 values, and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.MAP5.W0 7A /r VCVTUDQ2PH xmm1{k1}{z}, ymm2/m256/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert eight packed unsigned doubleword integers from ymm2/m256/m32bcst to packed FP16 values, and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.MAP5.W0 7A /r VCVTUDQ2PH ymm1{k1}{z}, zmm2/m512/m32bcst {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Convert sixteen packed unsigned doubleword integers from zmm2/m512/m32bcst to packed FP16 values, and store the result in ymm1 subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction converts packed unsigned doubleword integers in the source operand to packed FP16 values in the destination operand. The destination elements are updated according to the writemask.</p>
<p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<p>If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, PE=1.</p>
<p><strong>Operation</strong></p>
<p><strong>VCVTUDQ2PH dest, src</strong></p>
<p>VL = 128, 256 or 512</p>
<p>KL := VL / 32</p>
<p>IF *SRC is a register* and (VL = 512) AND (EVEX.b = 1):</p>
<p>SET_RM(EVEX.RC)</p>
<p>ELSE:</p>
<p>SET_RM(MXCSR.RC)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF k1[j] OR *no writemask*:</p>
<p>IF *SRC is memory* and EVEX.b = 1:</p>
<p>tsrc := SRC.dword[0]</p>
<p>ELSE</p>
<p>tsrc := SRC.dword[j]</p>
<p>DEST.fp16[j] := Convert_unsigned_integer32_to_fp16(tsrc)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[j] := 0</p>
<p>// else dest.fp16[j] remains unchanged</p>
<p>DEST[MAXVL-1:VL/2] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VCVTUDQ2PH __m256h _mm512_cvt_roundepu32_ph (__m512i a, int rounding);</p>
<p>VCVTUDQ2PH __m256h _mm512_mask_cvt_roundepu32_ph (__m256h src, __mmask16 k, __m512i a, int rounding);</p>
<p>VCVTUDQ2PH __m256h _mm512_maskz_cvt_roundepu32_ph (__mmask16 k, __m512i a, int rounding);</p>
<p>VCVTUDQ2PH __m128h _mm_cvtepu32_ph (__m128i a);</p>
<p>VCVTUDQ2PH __m128h _mm_mask_cvtepu32_ph (__m128h src, __mmask8 k, __m128i a);</p>
<p>VCVTUDQ2PH __m128h _mm_maskz_cvtepu32_ph (__mmask8 k, __m128i a);</p>
<p>VCVTUDQ2PH __m128h _mm256_cvtepu32_ph (__m256i a);</p>
<p>VCVTUDQ2PH __m128h _mm256_mask_cvtepu32_ph (__m128h src, __mmask8 k, __m256i a);</p>
<p>VCVTUDQ2PH __m128h _mm256_maskz_cvtepu32_ph (__mmask8 k, __m256i a);</p>
<p>VCVTUDQ2PH __m256h _mm512_cvtepu32_ph (__m512i a);</p>
<p>VCVTUDQ2PH __m256h _mm512_mask_cvtepu32_ph (__m256h src, __mmask16 k, __m512i a);</p>
<p>VCVTUDQ2PH __m256h _mm512_maskz_cvtepu32_ph (__mmask16 k, __m512i a);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Overflow, Precision.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-46, “Type E2 Class Exception Conditions.”</p></div></body></html>