// rom_8i_56o_256d_sc.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module rom_8i_56o_256d_sc (
		output wire [55:0] q,       //       q.dataout, Data output of the memory.The q port is required if the operation_mode parameter is set to any of the following values:SINGLE_PORT,DUAL_PORT,BIDIR_DUAL_PORT,QUAD_PORT
		input  wire [7:0]  address, // address.address, Adress input of the memory.The address signal is required for all operation modes.
		input  wire        clock,   //   clock.clk,     Memory clock, refer to user guide for specific details
		input  wire        rden     //    rden.rden,    Read enable input for rdaddress port.
	);

	rom_8i_56o_256d_sc_rom_1port_2021_7qtq23q rom_1port_0 (
		.q       (q),       //  output,  width = 56,       q.dataout
		.address (address), //   input,   width = 8, address.address
		.clock   (clock),   //   input,   width = 1,   clock.clk
		.rden    (rden)     //   input,   width = 1,    rden.rden
	);

endmodule
