{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696202004516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696202004516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 01 17:13:24 2023 " "Processing started: Sun Oct 01 17:13:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696202004516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202004516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microarchitecture -c microarchitecture " "Command: quartus_map --read_settings_files=on --write_settings_files=off microarchitecture -c microarchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202004516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696202004921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696202004921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012029 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrmemstimulous " "Found entity 2: instrmemstimulous" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 2 2 " "Found 2 design units, including 2 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012031 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder1bit " "Found entity 2: adder1bit" {  } { { "Add.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 5 5 " "Found 5 design units, including 5 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012033 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu1bit " "Found entity 2: alu1bit" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012033 ""} { "Info" "ISGN_ENTITY_NAME" "3 addsub " "Found entity 3: addsub" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012033 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder " "Found entity 4: adder" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012033 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux21 " "Found entity 5: mux21" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/dataMem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/zero_extend.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/shift_left_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32to32 " "Found entity 1: mux2x32to32" {  } { { "mux2x32to32.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x32to32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/sign_extend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5to5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5to5 " "Found entity 1: mux2x5to5" {  } { { "mux2x5to5.v" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x5to5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_Block " "Found entity 1: ALUControl_Block" {  } { { "ALUControl_Block.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ALUControl_Block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jrcontrol_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file jrcontrol_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JRControl_Block " "Found entity 1: JRControl_Block" {  } { { "JRControl_Block.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/JRControl_Block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x32to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3x32to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x32to32 " "Found entity 1: mux3x32to32" {  } { { "mux3x32to32.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux3x32to32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stallcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file stallcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StallControl " "Found entity 1: StallControl" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file flush_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flush_block " "Found entity 1: flush_block" {  } { { "flush_block.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/flush_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discard_instr.sv 1 1 " "Found 1 design units, including 1 entities, in source file discard_instr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Discard_Instr " "Found entity 1: Discard_Instr" {  } { { "Discard_Instr.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Discard_Instr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_forward.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_forward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_forward " "Found entity 1: WB_forward" {  } { { "WB_forward.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareaddress.sv 1 1 " "Found 1 design units, including 1 entities, in source file compareaddress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompareAddress " "Found entity 1: CompareAddress" {  } { { "CompareAddress.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/CompareAddress.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipspipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file mipspipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPSpipeline " "Found entity 1: MIPSpipeline" {  } { { "MIPSpipeline.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBit " "Found entity 1: RegBit" {  } { { "RegBit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/RegBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696202012063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202012063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Add.sv(51) " "Verilog HDL Implicit Net warning at Add.sv(51): created implicit net for \"c1\"" {  } { { "Add.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Add.sv(52) " "Verilog HDL Implicit Net warning at Add.sv(52): created implicit net for \"c2\"" {  } { { "Add.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 Add.sv(53) " "Verilog HDL Implicit Net warning at Add.sv(53): created implicit net for \"c3\"" {  } { { "Add.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notcr31 alu.sv(43) " "Verilog HDL Implicit Net warning at alu.sv(43): created implicit net for \"notcr31\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsub31Out alu.sv(48) " "Verilog HDL Implicit Net warning at alu.sv(48): created implicit net for \"addsub31Out\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crrout31 alu.sv(48) " "Verilog HDL Implicit Net warning at alu.sv(48): created implicit net for \"crrout31\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 alu.sv(51) " "Verilog HDL Implicit Net warning at alu.sv(51): created implicit net for \"o1\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 alu.sv(52) " "Verilog HDL Implicit Net warning at alu.sv(52): created implicit net for \"o2\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 alu.sv(53) " "Verilog HDL Implicit Net warning at alu.sv(53): created implicit net for \"o3\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o4 alu.sv(54) " "Verilog HDL Implicit Net warning at alu.sv(54): created implicit net for \"o4\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o5 alu.sv(55) " "Verilog HDL Implicit Net warning at alu.sv(55): created implicit net for \"o5\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o6 alu.sv(56) " "Verilog HDL Implicit Net warning at alu.sv(56): created implicit net for \"o6\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o7 alu.sv(57) " "Verilog HDL Implicit Net warning at alu.sv(57): created implicit net for \"o7\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o8 alu.sv(58) " "Verilog HDL Implicit Net warning at alu.sv(58): created implicit net for \"o8\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o9 alu.sv(59) " "Verilog HDL Implicit Net warning at alu.sv(59): created implicit net for \"o9\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o10 alu.sv(60) " "Verilog HDL Implicit Net warning at alu.sv(60): created implicit net for \"o10\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsubOut alu.sv(70) " "Verilog HDL Implicit Net warning at alu.sv(70): created implicit net for \"addsubOut\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorOut alu.sv(71) " "Verilog HDL Implicit Net warning at alu.sv(71): created implicit net for \"xorOut\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlessOut alu.sv(72) " "Verilog HDL Implicit Net warning at alu.sv(72): created implicit net for \"xorlessOut\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notb alu.sv(81) " "Verilog HDL Implicit Net warning at alu.sv(81): created implicit net for \"notb\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 alu.sv(82) " "Verilog HDL Implicit Net warning at alu.sv(82): created implicit net for \"b1\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 alu.sv(94) " "Verilog HDL Implicit Net warning at alu.sv(94): created implicit net for \"c1\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 alu.sv(95) " "Verilog HDL Implicit Net warning at alu.sv(95): created implicit net for \"c2\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 alu.sv(96) " "Verilog HDL Implicit Net warning at alu.sv(96): created implicit net for \"c3\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel alu.sv(106) " "Verilog HDL Implicit Net warning at alu.sv(106): created implicit net for \"nsel\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 alu.sv(107) " "Verilog HDL Implicit Net warning at alu.sv(107): created implicit net for \"O1\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 alu.sv(108) " "Verilog HDL Implicit Net warning at alu.sv(108): created implicit net for \"O2\"" {  } { { "alu.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a ForwardingUnit.sv(10) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(10): created implicit net for \"a\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b ForwardingUnit.sv(11) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(11): created implicit net for \"b\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x ForwardingUnit.sv(12) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(12): created implicit net for \"x\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c ForwardingUnit.sv(16) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(16): created implicit net for \"c\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d ForwardingUnit.sv(17) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(17): created implicit net for \"d\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y ForwardingUnit.sv(18) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(18): created implicit net for \"y\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx ForwardingUnit.sv(23) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(23): created implicit net for \"notx\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 ForwardingUnit.sv(27) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(27): created implicit net for \"b1\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 ForwardingUnit.sv(28) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(28): created implicit net for \"d1\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 ForwardingUnit.sv(29) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(29): created implicit net for \"x1\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 ForwardingUnit.sv(30) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(30): created implicit net for \"y1\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx1 ForwardingUnit.sv(33) " "Verilog HDL Implicit Net warning at ForwardingUnit.sv(33): created implicit net for \"notx1\"" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRsRt StallControl.sv(36) " "Verilog HDL Implicit Net warning at StallControl.sv(36): created implicit net for \"OrRsRt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRsRt StallControl.sv(37) " "Verilog HDL Implicit Net warning at StallControl.sv(37): created implicit net for \"notOrRsRt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRtRt StallControl.sv(45) " "Verilog HDL Implicit Net warning at StallControl.sv(45): created implicit net for \"OrRtRt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRtRt StallControl.sv(46) " "Verilog HDL Implicit Net warning at StallControl.sv(46): created implicit net for \"notOrRtRt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec1 StallControl.sv(54) " "Verilog HDL Implicit Net warning at StallControl.sv(54): created implicit net for \"ec1\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec2 StallControl.sv(62) " "Verilog HDL Implicit Net warning at StallControl.sv(62): created implicit net for \"ec2\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorop StallControl.sv(65) " "Verilog HDL Implicit Net warning at StallControl.sv(65): created implicit net for \"xorop\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xoroprt StallControl.sv(66) " "Verilog HDL Implicit Net warning at StallControl.sv(66): created implicit net for \"xoroprt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrOut StallControl.sv(67) " "Verilog HDL Implicit Net warning at StallControl.sv(67): created implicit net for \"OrOut\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Condition StallControl.sv(68) " "Verilog HDL Implicit Net warning at StallControl.sv(68): created implicit net for \"Condition\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notflush flush_block.sv(13) " "Verilog HDL Implicit Net warning at flush_block.sv(13): created implicit net for \"notflush\"" {  } { { "flush_block.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/flush_block.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orOut1 WB_forward.sv(27) " "Verilog HDL Implicit Net warning at WB_forward.sv(27): created implicit net for \"orOut1\"" {  } { { "WB_forward.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrAddr CompareAddress.sv(12) " "Verilog HDL Implicit Net warning at CompareAddress.sv(12): created implicit net for \"OrAddr\"" {  } { { "CompareAddress.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/CompareAddress.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_flush MIPSpipeline.sv(103) " "Verilog HDL Implicit Net warning at MIPSpipeline.sv(103): created implicit net for \"ID_flush\"" {  } { { "MIPSpipeline.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012066 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_rt packed StallControl.sv(9) " "Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for \"EX_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_rt StallControl.sv(7) " "HDL info at StallControl.sv(7): see declaration for object \"EX_rt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rs packed StallControl.sv(9) " "Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for \"ID_rs\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rs StallControl.sv(7) " "HDL info at StallControl.sv(7): see declaration for object \"ID_rs\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rt packed StallControl.sv(9) " "Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for \"ID_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rt StallControl.sv(7) " "HDL info at StallControl.sv(7): see declaration for object \"ID_rt\"" {  } { { "StallControl.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPSpipeline " "Elaborating entity \"MIPSpipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696202012102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd MIPSpipeline.sv(16) " "Verilog HDL or VHDL warning at MIPSpipeline.sv(16): object \"rd\" assigned a value but never read" {  } { { "MIPSpipeline.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696202012103 "|MIPSpipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC_Reg " "Elaborating entity \"register\" for hierarchy \"register:PC_Reg\"" {  } { { "MIPSpipeline.sv" "PC_Reg" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBit register:PC_Reg\|RegBit:bit31 " "Elaborating entity \"RegBit\" for hierarchy \"register:PC_Reg\|RegBit:bit31\"" {  } { { "register.sv" "bit31" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/register.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register:PC_Reg\|RegBit:bit31\|D_FF:DFF0 " "Elaborating entity \"D_FF\" for hierarchy \"register:PC_Reg\|RegBit:bit31\|D_FF:DFF0\"" {  } { { "RegBit.sv" "DFF0" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/RegBit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Add:Add1 " "Elaborating entity \"Add\" for hierarchy \"Add:Add1\"" {  } { { "MIPSpipeline.sv" "Add1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit Add:Add1\|adder1bit:adder1bit0 " "Elaborating entity \"adder1bit\" for hierarchy \"Add:Add1\|adder1bit:adder1bit0\"" {  } { { "Add.sv" "adder1bit0" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:InstructionMem1 " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:InstructionMem1\"" {  } { { "MIPSpipeline.sv" "InstructionMem1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012153 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 1023 InstructionMem.sv(49) " "Verilog HDL warning at InstructionMem.sv(49): number of words (15) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1696202012155 "|MIPSpipeline|InstructionMem:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 InstructionMem.sv(6) " "Net \"instrmem.data_a\" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696202012155 "|MIPSpipeline|InstructionMem:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 InstructionMem.sv(6) " "Net \"instrmem.waddr_a\" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696202012155 "|MIPSpipeline|InstructionMem:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 InstructionMem.sv(6) " "Net \"instrmem.we_a\" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696202012155 "|MIPSpipeline|InstructionMem:InstructionMem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MainControl " "Elaborating entity \"Control\" for hierarchy \"Control:MainControl\"" {  } { { "MIPSpipeline.sv" "MainControl" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:Register_File " "Elaborating entity \"regfile\" for hierarchy \"regfile:Register_File\"" {  } { { "MIPSpipeline.sv" "Register_File" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_forward WB_forward:WB_forward_block " "Elaborating entity \"WB_forward\" for hierarchy \"WB_forward:WB_forward_block\"" {  } { { "MIPSpipeline.sv" "WB_forward_block" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareAddress WB_forward:WB_forward_block\|CompareAddress:Compare1 " "Elaborating entity \"CompareAddress\" for hierarchy \"WB_forward:WB_forward_block\|CompareAddress:Compare1\"" {  } { { "WB_forward.sv" "Compare1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32to32 WB_forward:WB_forward_block\|mux2x32to32:muxReadData1 " "Elaborating entity \"mux2x32to32\" for hierarchy \"WB_forward:WB_forward_block\|mux2x32to32:muxReadData1\"" {  } { { "WB_forward.sv" "muxReadData1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend1 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend1\"" {  } { { "MIPSpipeline.sv" "sign_extend1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:zero_extend1 " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:zero_extend1\"" {  } { { "MIPSpipeline.sv" "zero_extend1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRControl_Block JRControl_Block:JRControl_Block1 " "Elaborating entity \"JRControl_Block\" for hierarchy \"JRControl_Block:JRControl_Block1\"" {  } { { "MIPSpipeline.sv" "JRControl_Block1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discard_Instr Discard_Instr:Discard_Instr_Block " "Elaborating entity \"Discard_Instr\" for hierarchy \"Discard_Instr:Discard_Instr_Block\"" {  } { { "MIPSpipeline.sv" "Discard_Instr_Block" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_block flush_block:flush_block1 " "Elaborating entity \"flush_block\" for hierarchy \"flush_block:flush_block1\"" {  } { { "MIPSpipeline.sv" "flush_block1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:Forwarding_Block " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:Forwarding_Block\"" {  } { { "MIPSpipeline.sv" "Forwarding_Block" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x32to32 mux3x32to32:mux3A " "Elaborating entity \"mux3x32to32\" for hierarchy \"mux3x32to32:mux3A\"" {  } { { "MIPSpipeline.sv" "mux3A" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl_Block ALUControl_Block:ALUControl_Block1 " "Elaborating entity \"ALUControl_Block\" for hierarchy \"ALUControl_Block:ALUControl_Block1\"" {  } { { "MIPSpipeline.sv" "ALUControl_Block1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"alu:alu_block\"" {  } { { "MIPSpipeline.sv" "alu_block" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1bit alu:alu_block\|alu1bit:alu0 " "Elaborating entity \"alu1bit\" for hierarchy \"alu:alu_block\|alu1bit:alu0\"" {  } { { "alu.sv" "alu0" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub alu:alu_block\|alu1bit:alu0\|addsub:add1 " "Elaborating entity \"addsub\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\"" {  } { { "alu.sv" "add1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 alu:alu_block\|alu1bit:alu0\|addsub:add1\|mux21:mux1 " "Elaborating entity \"mux21\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\|mux21:mux1\"" {  } { { "alu.sv" "mux1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu_block\|alu1bit:alu0\|addsub:add1\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\|adder:adder1\"" {  } { { "alu.sv" "adder1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5to5 mux2x5to5:muxRegDst " "Elaborating entity \"mux2x5to5\" for hierarchy \"mux2x5to5:muxRegDst\"" {  } { { "MIPSpipeline.sv" "muxRegDst" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem1 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem1\"" {  } { { "MIPSpipeline.sv" "dataMem1" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallControl StallControl:StallControl_block " "Elaborating entity \"StallControl\" for hierarchy \"StallControl:StallControl_block\"" {  } { { "MIPSpipeline.sv" "StallControl_block" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shiftleft2_bne " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shiftleft2_bne\"" {  } { { "MIPSpipeline.sv" "shiftleft2_bne" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202012480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696202014000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696202014000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPSpipeline.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696202014174 "|MIPSpipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MIPSpipeline.sv" "" { Text "C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696202014174 "|MIPSpipeline|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696202014174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696202014175 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696202014175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696202014175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696202014200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 01 17:13:34 2023 " "Processing ended: Sun Oct 01 17:13:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696202014200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696202014200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696202014200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696202014200 ""}
