<stg><name>viterbi_Pipeline_L_backtrack</name>


<trans_list>

<trans id="3442" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %path, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 138, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body113:0 %t_1 = load i9 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body113:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body113:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body113:3 %br_ln50 = br i1 %tmp, void %fpga_resource_hint.for.body113.249, void %for.end137.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:0 %trunc_ln50 = trunc i9 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:1 %trunc_ln3 = trunc i9 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:8 %icmp_ln52 = icmp_ult  i9 %t_1, i9 70

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:9 %add_ln52_1 = add i7 %trunc_ln3, i7 58

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:10 %select_ln52 = select i1 %icmp_ln52, i7 %trunc_ln3, i7 %add_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:11 %zext_ln52_2 = zext i7 %select_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:285 %add_ln52 = add i8 %trunc_ln50, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:286 %zext_ln52_12 = zext i8 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_12"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body113.249:287 %mul_ln52_2 = mul i17 %zext_ln52_12, i17 469

]]></Node>
<StgValue><ssdm name="mul_ln52_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2644 %path_addr_1 = getelementptr i16 %path, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="path_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2645 %path_load_1 = load i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:5 %zext_ln52 = zext i8 %trunc_ln50

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body113.249:6 %mul_ln52 = mul i17 %zext_ln52, i17 469

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:7 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln52, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2642 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2645 %path_load_1 = load i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:12 %zext_ln52_3 = zext i7 %select_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body113.249:13 %mul_ln52_1 = mul i15 %zext_ln52_3, i15 235

]]></Node>
<StgValue><ssdm name="mul_ln52_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:14 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln52_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="130" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="134" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="136" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="138" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="140" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="142" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="144" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="146" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:17 %trunc_ln52 = trunc i6 %urem_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:18 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln52, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:19 %zext_ln52_4 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:20 %llike_addr = getelementptr i128 %llike, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:210 %llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="llike_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:274 %llike_load_4 = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:279 %llike_1_load_5 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:291 %zext_ln52_7 = zext i8 %urem_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:292 %path_addr = getelementptr i16 %path, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:294 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:295 %path_load = load i7 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:296 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2655 %store_ln52 = store i64 %zext_ln52_2, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:15 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_13, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:21 %or_ln54 = or i12 %tmp_s, i12 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:22 %zext_ln54_3 = zext i12 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:23 %llike_addr_65 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="llike_addr_65"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:211 %llike_1_addr_65 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="llike_1_addr_65"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:274 %llike_load_4 = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:275 %zext_ln52_5 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:276 %lshr_ln52 = lshr i128 %llike_load_4, i128 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="lshr_ln52"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:277 %trunc_ln52_1 = trunc i128 %lshr_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:278 %bitcast_ln52 = bitcast i64 %trunc_ln52_1

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:279 %llike_1_load_5 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:280 %zext_ln52_6 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:281 %lshr_ln52_1 = lshr i128 %llike_1_load_5, i128 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="lshr_ln52_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:282 %trunc_ln52_2 = trunc i128 %lshr_ln52_1

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:283 %bitcast_ln52_1 = bitcast i64 %trunc_ln52_2

]]></Node>
<StgValue><ssdm name="bitcast_ln52_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:284 %tmp_33 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln52, i64 %bitcast_ln52_1, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:295 %path_load = load i7 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:315 %llike_load_5 = load i12 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:320 %llike_1_load_6 = load i12 %llike_1_addr_65

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:24 %or_ln54_1 = or i12 %tmp_s, i12 2

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:25 %zext_ln54_7 = zext i12 %or_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:26 %llike_addr_66 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="llike_addr_66"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:212 %llike_1_addr_66 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="llike_1_addr_66"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:288 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:289 %shl_ln52_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:293 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:297 %reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %path_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:298 %zext_ln52_13 = zext i4 %shl_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_13"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:299 %lshr_ln52_2 = lshr i16 %reuse_select, i16 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="lshr_ln52_2"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:300 %trunc_ln52_3 = trunc i16 %lshr_ln52_2

]]></Node>
<StgValue><ssdm name="trunc_ln52_3"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:304 %zext_ln52_14 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_14"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:306 %zext_ln52_1 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:307 %transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:308 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:315 %llike_load_5 = load i12 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:316 %zext_ln54_72 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:317 %lshr_ln54 = lshr i128 %llike_load_5, i128 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:318 %trunc_ln54 = trunc i128 %lshr_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:319 %bitcast_ln54 = bitcast i64 %trunc_ln54

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:320 %llike_1_load_6 = load i12 %llike_1_addr_65

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:321 %zext_ln54_73 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:322 %lshr_ln54_4 = lshr i128 %llike_1_load_6, i128 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="lshr_ln54_4"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:323 %trunc_ln54_1 = trunc i128 %lshr_ln54_4

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:324 %bitcast_ln54_1 = bitcast i64 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:325 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54, i64 %bitcast_ln54_1, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:326 %add_ln54 = add i9 %zext_ln52_14, i9 64

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:327 %zext_ln54 = zext i9 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:328 %transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="transition_0_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:329 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:353 %llike_load_7 = load i12 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:358 %llike_1_load_8 = load i12 %llike_1_addr_66

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:789 %add_ln54_12 = add i9 %zext_ln52_14, i9 320

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:792 %sext_ln54_1 = sext i9 %add_ln54_12

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:793 %zext_ln54_101 = zext i10 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:835 %xor_ln54 = xor i8 %trunc_ln52_3, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:838 %sext_ln54_2 = sext i8 %xor_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:839 %zext_ln54_105 = zext i10 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1373 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_12, i32 8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1379 %transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="transition_1_addr"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1380 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1422 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1428 %transition_1_addr_16 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="transition_1_addr_16"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1429 %transition_1_load_16 = load i10 %transition_1_addr_16

]]></Node>
<StgValue><ssdm name="transition_1_load_16"/></StgValue>
</operation>

<operation id="3267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0">
<![CDATA[
for.end137.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:27 %or_ln54_2 = or i12 %tmp_s, i12 3

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:28 %zext_ln54_11 = zext i12 %or_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:29 %llike_addr_67 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="llike_addr_67"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:213 %llike_1_addr_67 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="llike_1_addr_67"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:308 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:309 %trunc_ln52_4 = trunc i128 %transition_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln52_4"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:329 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:330 %trunc_ln54_2 = trunc i128 %transition_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:353 %llike_load_7 = load i12 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:354 %zext_ln54_74 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:355 %lshr_ln54_5 = lshr i128 %llike_load_7, i128 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="lshr_ln54_5"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:356 %trunc_ln54_3 = trunc i128 %lshr_ln54_5

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:357 %bitcast_ln54_3 = bitcast i64 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="bitcast_ln54_3"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:358 %llike_1_load_8 = load i12 %llike_1_addr_66

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:359 %zext_ln54_75 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:360 %lshr_ln54_6 = lshr i128 %llike_1_load_8, i128 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="lshr_ln54_6"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:361 %trunc_ln54_4 = trunc i128 %lshr_ln54_6

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:362 %bitcast_ln54_4 = bitcast i64 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="bitcast_ln54_4"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:363 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_3, i64 %bitcast_ln54_4, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:364 %add_ln54_1 = add i9 %zext_ln52_14, i9 128

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:365 %zext_ln54_1 = zext i9 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:366 %transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:367 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:390 %llike_load_9 = load i12 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:395 %llike_1_load_10 = load i12 %llike_1_addr_67

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:401 %add_ln54_2 = add i9 %zext_ln52_14, i9 192

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:402 %zext_ln54_2 = zext i9 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:403 %transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="transition_0_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:404 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:878 %add_ln54_13 = add i9 %zext_ln52_14, i9 448

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:881 %sext_ln54_3 = sext i9 %add_ln54_13

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:882 %zext_ln54_109 = zext i10 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:924 %tmp_348 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:957 %tmp_353 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1374 %shl_ln54_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_22, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1380 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1381 %zext_ln54_140 = zext i7 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_140"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1382 %lshr_ln54_65 = lshr i128 %transition_1_load, i128 %zext_ln54_140

]]></Node>
<StgValue><ssdm name="lshr_ln54_65"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1383 %trunc_ln54_74 = trunc i128 %lshr_ln54_65

]]></Node>
<StgValue><ssdm name="trunc_ln54_74"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1423 %shl_ln54_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_24, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1429 %transition_1_load_16 = load i10 %transition_1_addr_16

]]></Node>
<StgValue><ssdm name="transition_1_load_16"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1430 %zext_ln54_144 = zext i7 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_144"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1431 %lshr_ln54_69 = lshr i128 %transition_1_load_16, i128 %zext_ln54_144

]]></Node>
<StgValue><ssdm name="lshr_ln54_69"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1432 %trunc_ln54_78 = trunc i128 %lshr_ln54_69

]]></Node>
<StgValue><ssdm name="trunc_ln54_78"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1468 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_13, i32 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1474 %transition_1_addr_17 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="transition_1_addr_17"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1475 %transition_1_load_17 = load i10 %transition_1_addr_17

]]></Node>
<StgValue><ssdm name="transition_1_load_17"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1516 %transition_1_addr_18 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_18"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1517 %transition_1_load_18 = load i10 %transition_1_addr_18

]]></Node>
<StgValue><ssdm name="transition_1_load_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:30 %or_ln54_3 = or i12 %tmp_s, i12 4

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:31 %zext_ln54_12 = zext i12 %or_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:32 %llike_addr_68 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="llike_addr_68"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:214 %llike_1_addr_68 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="llike_1_addr_68"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:303 %zext_ln52_10 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_10"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:305 %zext_ln52_11 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_11"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:310 %bitcast_ln52_2 = bitcast i64 %trunc_ln52_4

]]></Node>
<StgValue><ssdm name="bitcast_ln52_2"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:331 %bitcast_ln54_2 = bitcast i64 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_2"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:367 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:368 %trunc_ln54_5 = trunc i128 %transition_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:390 %llike_load_9 = load i12 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:391 %zext_ln54_76 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:392 %lshr_ln54_7 = lshr i128 %llike_load_9, i128 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="lshr_ln54_7"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:393 %trunc_ln54_6 = trunc i128 %lshr_ln54_7

]]></Node>
<StgValue><ssdm name="trunc_ln54_6"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:394 %bitcast_ln54_6 = bitcast i64 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="bitcast_ln54_6"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:395 %llike_1_load_10 = load i12 %llike_1_addr_67

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:396 %zext_ln54_77 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:397 %lshr_ln54_8 = lshr i128 %llike_1_load_10, i128 %zext_ln54_77

]]></Node>
<StgValue><ssdm name="lshr_ln54_8"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:398 %trunc_ln54_7 = trunc i128 %lshr_ln54_8

]]></Node>
<StgValue><ssdm name="trunc_ln54_7"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:399 %bitcast_ln54_7 = bitcast i64 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="bitcast_ln54_7"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:400 %tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_6, i64 %bitcast_ln54_7, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:404 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:405 %trunc_ln54_8 = trunc i128 %transition_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln54_8"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:431 %llike_load_11 = load i12 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:436 %llike_1_load_12 = load i12 %llike_1_addr_68

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:442 %zext_ln54_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_3_cast"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:443 %zext_ln54_80 = zext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:444 %transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="transition_0_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:445 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:479 %add_ln54_3 = add i10 %zext_ln52_11, i10 320

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:480 %zext_ln54_4 = zext i10 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:481 %transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="transition_0_addr_12"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:482 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:788 %add_ln54_9 = add i11 %zext_ln52_10, i11 832

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:790 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:791 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:834 %add_ln54_10 = add i11 %zext_ln52_10, i11 896

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:836 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_10, i32 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:877 %add_ln54_11 = add i11 %zext_ln52_10, i11 960

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:879 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_11, i32 10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:993 %tmp_357 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1026 %tmp_363 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1469 %shl_ln54_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_26, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1475 %transition_1_load_17 = load i10 %transition_1_addr_17

]]></Node>
<StgValue><ssdm name="transition_1_load_17"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1476 %zext_ln54_148 = zext i7 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_148"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1477 %lshr_ln54_73 = lshr i128 %transition_1_load_17, i128 %zext_ln54_148

]]></Node>
<StgValue><ssdm name="lshr_ln54_73"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1478 %trunc_ln54_82 = trunc i128 %lshr_ln54_73

]]></Node>
<StgValue><ssdm name="trunc_ln54_82"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1517 %transition_1_load_18 = load i10 %transition_1_addr_18

]]></Node>
<StgValue><ssdm name="transition_1_load_18"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1518 %trunc_ln54_85 = trunc i128 %transition_1_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_85"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1551 %transition_1_addr_19 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="transition_1_addr_19"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1552 %transition_1_load_19 = load i10 %transition_1_addr_19

]]></Node>
<StgValue><ssdm name="transition_1_load_19"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1589 %transition_1_addr_20 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_20"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1590 %transition_1_load_20 = load i10 %transition_1_addr_20

]]></Node>
<StgValue><ssdm name="transition_1_load_20"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1989 %zext_ln54_177 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln54_177"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1990 %lshr_ln54_102 = lshr i128 %transition_1_load, i128 %zext_ln54_177

]]></Node>
<StgValue><ssdm name="lshr_ln54_102"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1991 %trunc_ln54_124 = trunc i128 %lshr_ln54_102

]]></Node>
<StgValue><ssdm name="trunc_ln54_124"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2100 %tmp_477 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:33 %or_ln54_4 = or i12 %tmp_s, i12 5

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:34 %zext_ln54_13 = zext i12 %or_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:35 %llike_addr_69 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="llike_addr_69"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:215 %llike_1_addr_69 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="llike_1_addr_69"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:369 %bitcast_ln54_5 = bitcast i64 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="bitcast_ln54_5"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:406 %bitcast_ln54_8 = bitcast i64 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="bitcast_ln54_8"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:431 %llike_load_11 = load i12 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:432 %zext_ln54_78 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:433 %lshr_ln54_9 = lshr i128 %llike_load_11, i128 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="lshr_ln54_9"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:434 %trunc_ln54_9 = trunc i128 %lshr_ln54_9

]]></Node>
<StgValue><ssdm name="trunc_ln54_9"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:435 %bitcast_ln54_9 = bitcast i64 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_9"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:436 %llike_1_load_12 = load i12 %llike_1_addr_68

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:437 %zext_ln54_79 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:438 %lshr_ln54_10 = lshr i128 %llike_1_load_12, i128 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="lshr_ln54_10"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:439 %trunc_ln54_10 = trunc i128 %lshr_ln54_10

]]></Node>
<StgValue><ssdm name="trunc_ln54_10"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:440 %bitcast_ln54_10 = bitcast i64 %trunc_ln54_10

]]></Node>
<StgValue><ssdm name="bitcast_ln54_10"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:441 %tmp_72 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_9, i64 %bitcast_ln54_10, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:445 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:446 %trunc_ln54_11 = trunc i128 %transition_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln54_11"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:468 %llike_load_13 = load i12 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:473 %llike_1_load_14 = load i12 %llike_1_addr_69

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:482 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:483 %trunc_ln54_14 = trunc i128 %transition_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln54_14"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:519 %add_ln54_4 = add i10 %zext_ln52_11, i10 384

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:520 %zext_ln54_5 = zext i10 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:521 %transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="transition_0_addr_14"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:522 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:556 %add_ln54_5 = add i10 %zext_ln52_11, i10 448

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:557 %zext_ln54_6 = zext i10 %add_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:558 %transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="transition_0_addr"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:559 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:837 %shl_ln54_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:880 %shl_ln54_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1062 %tmp_367 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1095 %tmp_372 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1552 %transition_1_load_19 = load i10 %transition_1_addr_19

]]></Node>
<StgValue><ssdm name="transition_1_load_19"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1553 %trunc_ln54_88 = trunc i128 %transition_1_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_88"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1590 %transition_1_load_20 = load i10 %transition_1_addr_20

]]></Node>
<StgValue><ssdm name="transition_1_load_20"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1591 %trunc_ln54_91 = trunc i128 %transition_1_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_91"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1624 %transition_1_addr_21 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="transition_1_addr_21"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1625 %transition_1_load_21 = load i10 %transition_1_addr_21

]]></Node>
<StgValue><ssdm name="transition_1_load_21"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1662 %transition_1_addr_22 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="transition_1_addr_22"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1663 %transition_1_load_22 = load i10 %transition_1_addr_22

]]></Node>
<StgValue><ssdm name="transition_1_load_22"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2027 %zext_ln54_180 = zext i7 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_180"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2028 %lshr_ln54_105 = lshr i128 %transition_1_load_16, i128 %zext_ln54_180

]]></Node>
<StgValue><ssdm name="lshr_ln54_105"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2029 %trunc_ln54_127 = trunc i128 %lshr_ln54_105

]]></Node>
<StgValue><ssdm name="trunc_ln54_127"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2062 %zext_ln54_183 = zext i7 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_183"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2063 %lshr_ln54_108 = lshr i128 %transition_1_load_17, i128 %zext_ln54_183

]]></Node>
<StgValue><ssdm name="lshr_ln54_108"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2064 %trunc_ln54_130 = trunc i128 %lshr_ln54_108

]]></Node>
<StgValue><ssdm name="trunc_ln54_130"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2133 %tmp_482 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2169 %tmp_487 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:36 %or_ln54_5 = or i12 %tmp_s, i12 6

]]></Node>
<StgValue><ssdm name="or_ln54_5"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:37 %zext_ln54_14 = zext i12 %or_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:38 %llike_addr_70 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="llike_addr_70"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:216 %llike_1_addr_70 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="llike_1_addr_70"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:447 %bitcast_ln54_11 = bitcast i64 %trunc_ln54_11

]]></Node>
<StgValue><ssdm name="bitcast_ln54_11"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:468 %llike_load_13 = load i12 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:469 %zext_ln54_81 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:470 %lshr_ln54_11 = lshr i128 %llike_load_13, i128 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="lshr_ln54_11"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:471 %trunc_ln54_12 = trunc i128 %lshr_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln54_12"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:472 %bitcast_ln54_12 = bitcast i64 %trunc_ln54_12

]]></Node>
<StgValue><ssdm name="bitcast_ln54_12"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:473 %llike_1_load_14 = load i12 %llike_1_addr_69

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:474 %zext_ln54_82 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:475 %lshr_ln54_12 = lshr i128 %llike_1_load_14, i128 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="lshr_ln54_12"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:476 %trunc_ln54_13 = trunc i128 %lshr_ln54_12

]]></Node>
<StgValue><ssdm name="trunc_ln54_13"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:477 %bitcast_ln54_13 = bitcast i64 %trunc_ln54_13

]]></Node>
<StgValue><ssdm name="bitcast_ln54_13"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:478 %tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_12, i64 %bitcast_ln54_13, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:508 %llike_load_15 = load i12 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:513 %llike_1_load_16 = load i12 %llike_1_addr_70

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:522 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:523 %trunc_ln54_17 = trunc i128 %transition_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln54_17"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:559 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:560 %trunc_ln54_20 = trunc i128 %transition_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_20"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:597 %zext_ln54_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_7_cast"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:598 %zext_ln54_89 = zext i10 %zext_ln54_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:599 %transition_0_addr_16 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="transition_0_addr_16"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:600 %transition_0_load_16 = load i10 %transition_0_addr_16

]]></Node>
<StgValue><ssdm name="transition_0_load_16"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:634 %add_ln54_6 = add i10 %zext_ln52_11, i10 576

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:635 %zext_ln54_8 = zext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:636 %transition_0_addr_17 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="transition_0_addr_17"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:637 %transition_0_load_17 = load i10 %transition_0_addr_17

]]></Node>
<StgValue><ssdm name="transition_0_load_17"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1131 %tmp_377 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1164 %tmp_381 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1625 %transition_1_load_21 = load i10 %transition_1_addr_21

]]></Node>
<StgValue><ssdm name="transition_1_load_21"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1626 %trunc_ln54_94 = trunc i128 %transition_1_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln54_94"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1663 %transition_1_load_22 = load i10 %transition_1_addr_22

]]></Node>
<StgValue><ssdm name="transition_1_load_22"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1664 %trunc_ln54_97 = trunc i128 %transition_1_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln54_97"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1697 %transition_1_addr_23 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="transition_1_addr_23"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1698 %transition_1_load_23 = load i10 %transition_1_addr_23

]]></Node>
<StgValue><ssdm name="transition_1_load_23"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1735 %transition_1_addr_24 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="transition_1_addr_24"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1736 %transition_1_load_24 = load i10 %transition_1_addr_24

]]></Node>
<StgValue><ssdm name="transition_1_load_24"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2202 %tmp_493 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_21, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2238 %tmp_498 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_22, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:39 %or_ln54_6 = or i12 %tmp_s, i12 7

]]></Node>
<StgValue><ssdm name="or_ln54_6"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:40 %zext_ln54_15 = zext i12 %or_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:41 %llike_addr_71 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="llike_addr_71"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:217 %llike_1_addr_71 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="llike_1_addr_71"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:484 %bitcast_ln54_14 = bitcast i64 %trunc_ln54_14

]]></Node>
<StgValue><ssdm name="bitcast_ln54_14"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:508 %llike_load_15 = load i12 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:509 %zext_ln54_83 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:510 %lshr_ln54_13 = lshr i128 %llike_load_15, i128 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="lshr_ln54_13"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:511 %trunc_ln54_15 = trunc i128 %lshr_ln54_13

]]></Node>
<StgValue><ssdm name="trunc_ln54_15"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:512 %bitcast_ln54_15 = bitcast i64 %trunc_ln54_15

]]></Node>
<StgValue><ssdm name="bitcast_ln54_15"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:513 %llike_1_load_16 = load i12 %llike_1_addr_70

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:514 %zext_ln54_84 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:515 %lshr_ln54_14 = lshr i128 %llike_1_load_16, i128 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="lshr_ln54_14"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:516 %trunc_ln54_16 = trunc i128 %lshr_ln54_14

]]></Node>
<StgValue><ssdm name="trunc_ln54_16"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:517 %bitcast_ln54_16 = bitcast i64 %trunc_ln54_16

]]></Node>
<StgValue><ssdm name="bitcast_ln54_16"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:518 %tmp_94 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_15, i64 %bitcast_ln54_16, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:545 %llike_load_17 = load i12 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:550 %llike_1_load_18 = load i12 %llike_1_addr_71

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:600 %transition_0_load_16 = load i10 %transition_0_addr_16

]]></Node>
<StgValue><ssdm name="transition_0_load_16"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:601 %trunc_ln54_23 = trunc i128 %transition_0_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln54_23"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:637 %transition_0_load_17 = load i10 %transition_0_addr_17

]]></Node>
<StgValue><ssdm name="transition_0_load_17"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:638 %trunc_ln54_26 = trunc i128 %transition_0_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln54_26"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:674 %add_ln54_7 = add i10 %zext_ln52_11, i10 640

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:675 %zext_ln54_9 = zext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:676 %transition_0_addr_18 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="transition_0_addr_18"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:677 %transition_0_load_18 = load i10 %transition_0_addr_18

]]></Node>
<StgValue><ssdm name="transition_0_load_18"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:711 %add_ln54_8 = add i10 %zext_ln52_11, i10 704

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:712 %zext_ln54_10 = zext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:713 %transition_0_addr_19 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="transition_0_addr_19"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:714 %transition_0_load_19 = load i10 %transition_0_addr_19

]]></Node>
<StgValue><ssdm name="transition_0_load_19"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1200 %tmp_386 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1233 %tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1698 %transition_1_load_23 = load i10 %transition_1_addr_23

]]></Node>
<StgValue><ssdm name="transition_1_load_23"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1699 %trunc_ln54_100 = trunc i128 %transition_1_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln54_100"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1736 %transition_1_load_24 = load i10 %transition_1_addr_24

]]></Node>
<StgValue><ssdm name="transition_1_load_24"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1737 %trunc_ln54_103 = trunc i128 %transition_1_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln54_103"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1770 %transition_1_addr_25 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="transition_1_addr_25"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1771 %transition_1_load_25 = load i10 %transition_1_addr_25

]]></Node>
<StgValue><ssdm name="transition_1_load_25"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1808 %transition_1_addr_26 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="transition_1_addr_26"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1809 %transition_1_load_26 = load i10 %transition_1_addr_26

]]></Node>
<StgValue><ssdm name="transition_1_load_26"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2271 %tmp_503 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_23, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2307 %tmp_509 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:42 %or_ln54_7 = or i12 %tmp_s, i12 8

]]></Node>
<StgValue><ssdm name="or_ln54_7"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:43 %zext_ln54_16 = zext i12 %or_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:44 %llike_addr_72 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="llike_addr_72"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:218 %llike_1_addr_72 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="llike_1_addr_72"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:312 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:333 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:524 %bitcast_ln54_17 = bitcast i64 %trunc_ln54_17

]]></Node>
<StgValue><ssdm name="bitcast_ln54_17"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:545 %llike_load_17 = load i12 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:546 %zext_ln54_85 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:547 %lshr_ln54_15 = lshr i128 %llike_load_17, i128 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="lshr_ln54_15"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:548 %trunc_ln54_18 = trunc i128 %lshr_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln54_18"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:549 %bitcast_ln54_18 = bitcast i64 %trunc_ln54_18

]]></Node>
<StgValue><ssdm name="bitcast_ln54_18"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:550 %llike_1_load_18 = load i12 %llike_1_addr_71

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:551 %zext_ln54_86 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:552 %lshr_ln54_16 = lshr i128 %llike_1_load_18, i128 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="lshr_ln54_16"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:553 %trunc_ln54_19 = trunc i128 %lshr_ln54_16

]]></Node>
<StgValue><ssdm name="trunc_ln54_19"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:554 %bitcast_ln54_19 = bitcast i64 %trunc_ln54_19

]]></Node>
<StgValue><ssdm name="bitcast_ln54_19"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:555 %tmp_105 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_18, i64 %bitcast_ln54_19, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:586 %llike_load_19 = load i12 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:591 %llike_1_load_20 = load i12 %llike_1_addr_72

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:677 %transition_0_load_18 = load i10 %transition_0_addr_18

]]></Node>
<StgValue><ssdm name="transition_0_load_18"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:678 %trunc_ln54_29 = trunc i128 %transition_0_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_29"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:714 %transition_0_load_19 = load i10 %transition_0_addr_19

]]></Node>
<StgValue><ssdm name="transition_0_load_19"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:715 %trunc_ln54_32 = trunc i128 %transition_0_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_32"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:751 %sext_ln54 = sext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:752 %zext_ln54_98 = zext i10 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:753 %transition_0_addr_20 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="transition_0_addr_20"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:754 %transition_0_load_20 = load i10 %transition_0_addr_20

]]></Node>
<StgValue><ssdm name="transition_0_load_20"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:794 %transition_0_addr_21 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="transition_0_addr_21"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:795 %transition_0_load_21 = load i10 %transition_0_addr_21

]]></Node>
<StgValue><ssdm name="transition_0_load_21"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1269 %tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1302 %tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1771 %transition_1_load_25 = load i10 %transition_1_addr_25

]]></Node>
<StgValue><ssdm name="transition_1_load_25"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1772 %trunc_ln54_106 = trunc i128 %transition_1_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln54_106"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1809 %transition_1_load_26 = load i10 %transition_1_addr_26

]]></Node>
<StgValue><ssdm name="transition_1_load_26"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1810 %trunc_ln54_109 = trunc i128 %transition_1_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln54_109"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1843 %transition_1_addr_27 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="transition_1_addr_27"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1844 %transition_1_load_27 = load i10 %transition_1_addr_27

]]></Node>
<StgValue><ssdm name="transition_1_load_27"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1881 %transition_1_addr_28 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="transition_1_addr_28"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1882 %transition_1_load_28 = load i10 %transition_1_addr_28

]]></Node>
<StgValue><ssdm name="transition_1_load_28"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2340 %tmp_514 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_25, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2376 %tmp_519 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:45 %or_ln54_8 = or i12 %tmp_s, i12 9

]]></Node>
<StgValue><ssdm name="or_ln54_8"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:46 %zext_ln54_17 = zext i12 %or_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:47 %llike_addr_73 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="llike_addr_73"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:219 %llike_1_addr_73 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="llike_1_addr_73"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:301 %zext_ln52_8 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_8"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:302 %zext_ln52_9 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_9"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:348 %tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:371 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_63, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:408 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_64, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:561 %bitcast_ln54_20 = bitcast i64 %trunc_ln54_20

]]></Node>
<StgValue><ssdm name="bitcast_ln54_20"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:586 %llike_load_19 = load i12 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:587 %zext_ln54_87 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:588 %lshr_ln54_17 = lshr i128 %llike_load_19, i128 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="lshr_ln54_17"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:589 %trunc_ln54_21 = trunc i128 %lshr_ln54_17

]]></Node>
<StgValue><ssdm name="trunc_ln54_21"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:590 %bitcast_ln54_21 = bitcast i64 %trunc_ln54_21

]]></Node>
<StgValue><ssdm name="bitcast_ln54_21"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:591 %llike_1_load_20 = load i12 %llike_1_addr_72

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:592 %zext_ln54_88 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:593 %lshr_ln54_18 = lshr i128 %llike_1_load_20, i128 %zext_ln54_88

]]></Node>
<StgValue><ssdm name="lshr_ln54_18"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:594 %trunc_ln54_22 = trunc i128 %lshr_ln54_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_22"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:595 %bitcast_ln54_22 = bitcast i64 %trunc_ln54_22

]]></Node>
<StgValue><ssdm name="bitcast_ln54_22"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:596 %tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_21, i64 %bitcast_ln54_22, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:623 %llike_load_21 = load i12 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:628 %llike_1_load_22 = load i12 %llike_1_addr_73

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:754 %transition_0_load_20 = load i10 %transition_0_addr_20

]]></Node>
<StgValue><ssdm name="transition_0_load_20"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:755 %trunc_ln54_35 = trunc i128 %transition_0_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_35"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:795 %transition_0_load_21 = load i10 %transition_0_addr_21

]]></Node>
<StgValue><ssdm name="transition_0_load_21"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:796 %zext_ln54_102 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:797 %lshr_ln54_29 = lshr i128 %transition_0_load_21, i128 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="lshr_ln54_29"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:798 %trunc_ln54_38 = trunc i128 %lshr_ln54_29

]]></Node>
<StgValue><ssdm name="trunc_ln54_38"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:840 %transition_0_addr_22 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="transition_0_addr_22"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:841 %transition_0_load_22 = load i10 %transition_0_addr_22

]]></Node>
<StgValue><ssdm name="transition_0_load_22"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:883 %transition_0_addr_23 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="transition_0_addr_23"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:884 %transition_0_load_23 = load i10 %transition_0_addr_23

]]></Node>
<StgValue><ssdm name="transition_0_load_23"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1338 %tmp_400 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1371 %add_ln54_14 = add i12 %zext_ln52_9, i12 1856

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1372 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_14, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1375 %zext_ln54_139 = zext i7 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_139"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1376 %lshr_ln54_64 = lshr i128 %transition_0_load_21, i128 %zext_ln54_139

]]></Node>
<StgValue><ssdm name="lshr_ln54_64"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1377 %trunc_ln54_73 = trunc i128 %lshr_ln54_64

]]></Node>
<StgValue><ssdm name="trunc_ln54_73"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1378 %bitcast_ln54_86 = bitcast i64 %trunc_ln54_73

]]></Node>
<StgValue><ssdm name="bitcast_ln54_86"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1384 %bitcast_ln54_87 = bitcast i64 %trunc_ln54_74

]]></Node>
<StgValue><ssdm name="bitcast_ln54_87"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1385 %tmp_350 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_86, i64 %bitcast_ln54_87, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1420 %add_ln54_15 = add i12 %zext_ln52_9, i12 1920

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1421 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_15, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1466 %add_ln54_16 = add i12 %zext_ln52_9, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1467 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_16, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1844 %transition_1_load_27 = load i10 %transition_1_addr_27

]]></Node>
<StgValue><ssdm name="transition_1_load_27"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1845 %trunc_ln54_112 = trunc i128 %transition_1_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln54_112"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1882 %transition_1_load_28 = load i10 %transition_1_addr_28

]]></Node>
<StgValue><ssdm name="transition_1_load_28"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1883 %trunc_ln54_115 = trunc i128 %transition_1_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln54_115"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1916 %transition_1_addr_29 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="transition_1_addr_29"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1917 %transition_1_load_29 = load i10 %transition_1_addr_29

]]></Node>
<StgValue><ssdm name="transition_1_load_29"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1954 %transition_1_addr_30 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="transition_1_addr_30"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1955 %transition_1_load_30 = load i10 %transition_1_addr_30

]]></Node>
<StgValue><ssdm name="transition_1_load_30"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2409 %tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2445 %tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_28, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2547 %add_ln54_17 = add i13 %zext_ln52_8, i13 3904

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2548 %lshr_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_17, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2549 %tmp_526 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_87, i2 %lshr_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2584 %add_ln54_18 = add i13 %zext_ln52_8, i13 3968

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2585 %lshr_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_18, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2618 %add_ln54_19 = add i13 %zext_ln52_8, i13 4032

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2619 %lshr_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_19, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:48 %or_ln54_9 = or i12 %tmp_s, i12 10

]]></Node>
<StgValue><ssdm name="or_ln54_9"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:49 %zext_ln54_18 = zext i12 %or_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:50 %llike_addr_74 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="llike_addr_74"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:220 %llike_1_addr_74 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="llike_1_addr_74"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:335 %bitcast_ln55 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:336 %tmp_298 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:337 %trunc_ln55 = trunc i64 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:338 %bitcast_ln55_1 = bitcast i64 %min_p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:339 %tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:340 %trunc_ln55_1 = trunc i64 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:341 %icmp_ln55 = icmp_ne  i11 %tmp_298, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:342 %icmp_ln55_1 = icmp_eq  i52 %trunc_ln55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:343 %or_ln55_31 = or i1 %icmp_ln55_1, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln55_31"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:344 %icmp_ln55_2 = icmp_ne  i11 %tmp_299, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:345 %icmp_ln55_3 = icmp_eq  i52 %trunc_ln55_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:346 %or_ln55_32 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2

]]></Node>
<StgValue><ssdm name="or_ln55_32"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:347 %and_ln55 = and i1 %or_ln55_31, i1 %or_ln55_32

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:348 %tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:349 %min_s = and i1 %and_ln55, i1 %tmp_300

]]></Node>
<StgValue><ssdm name="min_s"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:350 %min_p_129 = select i1 %min_s, i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="min_p_129"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:386 %tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:449 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_65, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:602 %bitcast_ln54_23 = bitcast i64 %trunc_ln54_23

]]></Node>
<StgValue><ssdm name="bitcast_ln54_23"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:623 %llike_load_21 = load i12 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:624 %zext_ln54_90 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:625 %lshr_ln54_19 = lshr i128 %llike_load_21, i128 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="lshr_ln54_19"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:626 %trunc_ln54_24 = trunc i128 %lshr_ln54_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_24"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:627 %bitcast_ln54_24 = bitcast i64 %trunc_ln54_24

]]></Node>
<StgValue><ssdm name="bitcast_ln54_24"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:628 %llike_1_load_22 = load i12 %llike_1_addr_73

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:629 %zext_ln54_91 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:630 %lshr_ln54_20 = lshr i128 %llike_1_load_22, i128 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="lshr_ln54_20"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:631 %trunc_ln54_25 = trunc i128 %lshr_ln54_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_25"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:632 %bitcast_ln54_25 = bitcast i64 %trunc_ln54_25

]]></Node>
<StgValue><ssdm name="bitcast_ln54_25"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:633 %tmp_127 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_24, i64 %bitcast_ln54_25, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:663 %llike_load_23 = load i12 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:668 %llike_1_load_24 = load i12 %llike_1_addr_74

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:841 %transition_0_load_22 = load i10 %transition_0_addr_22

]]></Node>
<StgValue><ssdm name="transition_0_load_22"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:842 %zext_ln54_106 = zext i7 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:843 %lshr_ln54_32 = lshr i128 %transition_0_load_22, i128 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="lshr_ln54_32"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:844 %trunc_ln54_41 = trunc i128 %lshr_ln54_32

]]></Node>
<StgValue><ssdm name="trunc_ln54_41"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:884 %transition_0_load_23 = load i10 %transition_0_addr_23

]]></Node>
<StgValue><ssdm name="transition_0_load_23"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:885 %zext_ln54_110 = zext i7 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:886 %lshr_ln54_35 = lshr i128 %transition_0_load_23, i128 %zext_ln54_110

]]></Node>
<StgValue><ssdm name="lshr_ln54_35"/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:887 %trunc_ln54_44 = trunc i128 %lshr_ln54_35

]]></Node>
<StgValue><ssdm name="trunc_ln54_44"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1917 %transition_1_load_29 = load i10 %transition_1_addr_29

]]></Node>
<StgValue><ssdm name="transition_1_load_29"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1918 %trunc_ln54_118 = trunc i128 %transition_1_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln54_118"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1955 %transition_1_load_30 = load i10 %transition_1_addr_30

]]></Node>
<StgValue><ssdm name="transition_1_load_30"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1956 %trunc_ln54_121 = trunc i128 %transition_1_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln54_121"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2478 %tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_29, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2514 %tmp_539 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="655" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:51 %or_ln54_10 = or i12 %tmp_s, i12 11

]]></Node>
<StgValue><ssdm name="or_ln54_10"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:52 %zext_ln54_19 = zext i12 %or_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:53 %llike_addr_75 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="llike_addr_75"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:221 %llike_1_addr_75 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="llike_1_addr_75"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:373 %bitcast_ln55_2 = bitcast i64 %p_63

]]></Node>
<StgValue><ssdm name="bitcast_ln55_2"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:374 %tmp_301 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:375 %trunc_ln55_2 = trunc i64 %bitcast_ln55_2

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:376 %bitcast_ln55_3 = bitcast i64 %min_p_129

]]></Node>
<StgValue><ssdm name="bitcast_ln55_3"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:377 %tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:378 %trunc_ln55_3 = trunc i64 %bitcast_ln55_3

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:379 %icmp_ln55_4 = icmp_ne  i11 %tmp_301, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:380 %icmp_ln55_5 = icmp_eq  i52 %trunc_ln55_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:381 %or_ln55_33 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4

]]></Node>
<StgValue><ssdm name="or_ln55_33"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:382 %icmp_ln55_6 = icmp_ne  i11 %tmp_302, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:383 %icmp_ln55_7 = icmp_eq  i52 %trunc_ln55_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:384 %or_ln55_34 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6

]]></Node>
<StgValue><ssdm name="or_ln55_34"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:385 %and_ln55_2 = and i1 %or_ln55_33, i1 %or_ln55_34

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:386 %tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:387 %and_ln55_3 = and i1 %and_ln55_2, i1 %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln55_3"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:388 %min_p_131 = select i1 %and_ln55_3, i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="min_p_131"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:423 %tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:486 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_66, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:639 %bitcast_ln54_26 = bitcast i64 %trunc_ln54_26

]]></Node>
<StgValue><ssdm name="bitcast_ln54_26"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:663 %llike_load_23 = load i12 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:664 %zext_ln54_92 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:665 %lshr_ln54_21 = lshr i128 %llike_load_23, i128 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="lshr_ln54_21"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:666 %trunc_ln54_27 = trunc i128 %lshr_ln54_21

]]></Node>
<StgValue><ssdm name="trunc_ln54_27"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:667 %bitcast_ln54_27 = bitcast i64 %trunc_ln54_27

]]></Node>
<StgValue><ssdm name="bitcast_ln54_27"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:668 %llike_1_load_24 = load i12 %llike_1_addr_74

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:669 %zext_ln54_93 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:670 %lshr_ln54_22 = lshr i128 %llike_1_load_24, i128 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="lshr_ln54_22"/></StgValue>
</operation>

<operation id="691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:671 %trunc_ln54_28 = trunc i128 %lshr_ln54_22

]]></Node>
<StgValue><ssdm name="trunc_ln54_28"/></StgValue>
</operation>

<operation id="692" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:672 %bitcast_ln54_28 = bitcast i64 %trunc_ln54_28

]]></Node>
<StgValue><ssdm name="bitcast_ln54_28"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:673 %tmp_138 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_27, i64 %bitcast_ln54_28, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:700 %llike_load_25 = load i12 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:705 %llike_1_load_26 = load i12 %llike_1_addr_75

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1424 %zext_ln54_143 = zext i7 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_143"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1425 %lshr_ln54_68 = lshr i128 %transition_0_load_22, i128 %zext_ln54_143

]]></Node>
<StgValue><ssdm name="lshr_ln54_68"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1426 %trunc_ln54_77 = trunc i128 %lshr_ln54_68

]]></Node>
<StgValue><ssdm name="trunc_ln54_77"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1427 %bitcast_ln54_90 = bitcast i64 %trunc_ln54_77

]]></Node>
<StgValue><ssdm name="bitcast_ln54_90"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1433 %bitcast_ln54_91 = bitcast i64 %trunc_ln54_78

]]></Node>
<StgValue><ssdm name="bitcast_ln54_91"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1434 %tmp_362 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_90, i64 %bitcast_ln54_91, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1470 %zext_ln54_147 = zext i7 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_147"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1471 %lshr_ln54_72 = lshr i128 %transition_0_load_23, i128 %zext_ln54_147

]]></Node>
<StgValue><ssdm name="lshr_ln54_72"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1472 %trunc_ln54_81 = trunc i128 %lshr_ln54_72

]]></Node>
<StgValue><ssdm name="trunc_ln54_81"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1473 %bitcast_ln54_94 = bitcast i64 %trunc_ln54_81

]]></Node>
<StgValue><ssdm name="bitcast_ln54_94"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1479 %bitcast_ln54_95 = bitcast i64 %trunc_ln54_82

]]></Node>
<StgValue><ssdm name="bitcast_ln54_95"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1480 %tmp_374 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_94, i64 %bitcast_ln54_95, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2586 %tmp_531 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_91, i2 %lshr_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2620 %tmp_536 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_95, i2 %lshr_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:54 %or_ln54_11 = or i12 %tmp_s, i12 12

]]></Node>
<StgValue><ssdm name="or_ln54_11"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:55 %zext_ln54_20 = zext i12 %or_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:56 %llike_addr_76 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="llike_addr_76"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:222 %llike_1_addr_76 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="llike_1_addr_76"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:351 %zext_ln9 = zext i1 %min_s

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:410 %bitcast_ln55_4 = bitcast i64 %p_64

]]></Node>
<StgValue><ssdm name="bitcast_ln55_4"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:411 %tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:412 %trunc_ln55_4 = trunc i64 %bitcast_ln55_4

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:413 %bitcast_ln55_5 = bitcast i64 %min_p_131

]]></Node>
<StgValue><ssdm name="bitcast_ln55_5"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:414 %tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:415 %trunc_ln55_5 = trunc i64 %bitcast_ln55_5

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:416 %icmp_ln55_8 = icmp_ne  i11 %tmp_305, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_8"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:417 %icmp_ln55_9 = icmp_eq  i52 %trunc_ln55_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_9"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:418 %or_ln55_35 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8

]]></Node>
<StgValue><ssdm name="or_ln55_35"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:419 %icmp_ln55_10 = icmp_ne  i11 %tmp_306, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_10"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:420 %icmp_ln55_11 = icmp_eq  i52 %trunc_ln55_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_11"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:421 %or_ln55_36 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10

]]></Node>
<StgValue><ssdm name="or_ln55_36"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:422 %and_ln55_4 = and i1 %or_ln55_35, i1 %or_ln55_36

]]></Node>
<StgValue><ssdm name="and_ln55_4"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:423 %tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:424 %and_ln55_5 = and i1 %and_ln55_4, i1 %tmp_307

]]></Node>
<StgValue><ssdm name="and_ln55_5"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:425 %min_p_133 = select i1 %and_ln55_5, i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="min_p_133"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:426 %select_ln55 = select i1 %and_ln55_5, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:427 %or_ln55 = or i1 %and_ln55_5, i1 %and_ln55_3

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:428 %min_s_35 = select i1 %or_ln55, i2 %select_ln55, i2 %zext_ln9

]]></Node>
<StgValue><ssdm name="min_s_35"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:464 %tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:526 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_67, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:679 %bitcast_ln54_29 = bitcast i64 %trunc_ln54_29

]]></Node>
<StgValue><ssdm name="bitcast_ln54_29"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:700 %llike_load_25 = load i12 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:701 %zext_ln54_94 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:702 %lshr_ln54_23 = lshr i128 %llike_load_25, i128 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="lshr_ln54_23"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:703 %trunc_ln54_30 = trunc i128 %lshr_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln54_30"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:704 %bitcast_ln54_30 = bitcast i64 %trunc_ln54_30

]]></Node>
<StgValue><ssdm name="bitcast_ln54_30"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:705 %llike_1_load_26 = load i12 %llike_1_addr_75

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:706 %zext_ln54_95 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:707 %lshr_ln54_24 = lshr i128 %llike_1_load_26, i128 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="lshr_ln54_24"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:708 %trunc_ln54_31 = trunc i128 %lshr_ln54_24

]]></Node>
<StgValue><ssdm name="trunc_ln54_31"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:709 %bitcast_ln54_31 = bitcast i64 %trunc_ln54_31

]]></Node>
<StgValue><ssdm name="bitcast_ln54_31"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:710 %tmp_149 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_30, i64 %bitcast_ln54_31, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:740 %llike_load_27 = load i12 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:745 %llike_1_load_28 = load i12 %llike_1_addr_76

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:57 %or_ln54_12 = or i12 %tmp_s, i12 13

]]></Node>
<StgValue><ssdm name="or_ln54_12"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:58 %zext_ln54_21 = zext i12 %or_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:59 %llike_addr_77 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="llike_addr_77"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:223 %llike_1_addr_77 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="llike_1_addr_77"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:451 %bitcast_ln55_6 = bitcast i64 %p_65

]]></Node>
<StgValue><ssdm name="bitcast_ln55_6"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:452 %tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:453 %trunc_ln55_6 = trunc i64 %bitcast_ln55_6

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:454 %bitcast_ln55_7 = bitcast i64 %min_p_133

]]></Node>
<StgValue><ssdm name="bitcast_ln55_7"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:455 %tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:456 %trunc_ln55_7 = trunc i64 %bitcast_ln55_7

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:457 %icmp_ln55_12 = icmp_ne  i11 %tmp_308, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_12"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:458 %icmp_ln55_13 = icmp_eq  i52 %trunc_ln55_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_13"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:459 %or_ln55_37 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12

]]></Node>
<StgValue><ssdm name="or_ln55_37"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:460 %icmp_ln55_14 = icmp_ne  i11 %tmp_309, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_14"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:461 %icmp_ln55_15 = icmp_eq  i52 %trunc_ln55_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_15"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:462 %or_ln55_38 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14

]]></Node>
<StgValue><ssdm name="or_ln55_38"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:463 %and_ln55_6 = and i1 %or_ln55_37, i1 %or_ln55_38

]]></Node>
<StgValue><ssdm name="and_ln55_6"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:464 %tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:465 %and_ln55_7 = and i1 %and_ln55_6, i1 %tmp_310

]]></Node>
<StgValue><ssdm name="and_ln55_7"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:466 %min_p_135 = select i1 %and_ln55_7, i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="min_p_135"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:501 %tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:563 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_68, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:716 %bitcast_ln54_32 = bitcast i64 %trunc_ln54_32

]]></Node>
<StgValue><ssdm name="bitcast_ln54_32"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:740 %llike_load_27 = load i12 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:741 %zext_ln54_96 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:742 %lshr_ln54_25 = lshr i128 %llike_load_27, i128 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="lshr_ln54_25"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:743 %trunc_ln54_33 = trunc i128 %lshr_ln54_25

]]></Node>
<StgValue><ssdm name="trunc_ln54_33"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:744 %bitcast_ln54_33 = bitcast i64 %trunc_ln54_33

]]></Node>
<StgValue><ssdm name="bitcast_ln54_33"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:745 %llike_1_load_28 = load i12 %llike_1_addr_76

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:746 %zext_ln54_97 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:747 %lshr_ln54_26 = lshr i128 %llike_1_load_28, i128 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="lshr_ln54_26"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:748 %trunc_ln54_34 = trunc i128 %lshr_ln54_26

]]></Node>
<StgValue><ssdm name="trunc_ln54_34"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:749 %bitcast_ln54_34 = bitcast i64 %trunc_ln54_34

]]></Node>
<StgValue><ssdm name="bitcast_ln54_34"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:750 %tmp_160 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_33, i64 %bitcast_ln54_34, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:777 %llike_load_29 = load i12 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:782 %llike_1_load_30 = load i12 %llike_1_addr_77

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:60 %or_ln54_13 = or i12 %tmp_s, i12 14

]]></Node>
<StgValue><ssdm name="or_ln54_13"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:61 %zext_ln54_22 = zext i12 %or_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:62 %llike_addr_78 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="llike_addr_78"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:224 %llike_1_addr_78 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="llike_1_addr_78"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:429 %zext_ln55 = zext i2 %min_s_35

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:488 %bitcast_ln55_8 = bitcast i64 %p_66

]]></Node>
<StgValue><ssdm name="bitcast_ln55_8"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:489 %tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:490 %trunc_ln55_8 = trunc i64 %bitcast_ln55_8

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:491 %bitcast_ln55_9 = bitcast i64 %min_p_135

]]></Node>
<StgValue><ssdm name="bitcast_ln55_9"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:492 %tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:493 %trunc_ln55_9 = trunc i64 %bitcast_ln55_9

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:494 %icmp_ln55_16 = icmp_ne  i11 %tmp_311, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_16"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:495 %icmp_ln55_17 = icmp_eq  i52 %trunc_ln55_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_17"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:496 %or_ln55_39 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16

]]></Node>
<StgValue><ssdm name="or_ln55_39"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:497 %icmp_ln55_18 = icmp_ne  i11 %tmp_312, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_18"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:498 %icmp_ln55_19 = icmp_eq  i52 %trunc_ln55_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_19"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:499 %or_ln55_40 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18

]]></Node>
<StgValue><ssdm name="or_ln55_40"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:500 %and_ln55_8 = and i1 %or_ln55_39, i1 %or_ln55_40

]]></Node>
<StgValue><ssdm name="and_ln55_8"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:501 %tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:502 %and_ln55_9 = and i1 %and_ln55_8, i1 %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln55_9"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:503 %min_p_137 = select i1 %and_ln55_9, i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="min_p_137"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:504 %select_ln55_4 = select i1 %and_ln55_9, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:505 %or_ln55_1 = or i1 %and_ln55_9, i1 %and_ln55_7

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:506 %min_s_36 = select i1 %or_ln55_1, i3 %select_ln55_4, i3 %zext_ln55

]]></Node>
<StgValue><ssdm name="min_s_36"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:541 %tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:604 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_69, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:756 %bitcast_ln54_35 = bitcast i64 %trunc_ln54_35

]]></Node>
<StgValue><ssdm name="bitcast_ln54_35"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:777 %llike_load_29 = load i12 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:778 %zext_ln54_99 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:779 %lshr_ln54_27 = lshr i128 %llike_load_29, i128 %zext_ln54_99

]]></Node>
<StgValue><ssdm name="lshr_ln54_27"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:780 %trunc_ln54_36 = trunc i128 %lshr_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln54_36"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:781 %bitcast_ln54_36 = bitcast i64 %trunc_ln54_36

]]></Node>
<StgValue><ssdm name="bitcast_ln54_36"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:782 %llike_1_load_30 = load i12 %llike_1_addr_77

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:783 %zext_ln54_100 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:784 %lshr_ln54_28 = lshr i128 %llike_1_load_30, i128 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="lshr_ln54_28"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:785 %trunc_ln54_37 = trunc i128 %lshr_ln54_28

]]></Node>
<StgValue><ssdm name="trunc_ln54_37"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:786 %bitcast_ln54_37 = bitcast i64 %trunc_ln54_37

]]></Node>
<StgValue><ssdm name="bitcast_ln54_37"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:787 %tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_36, i64 %bitcast_ln54_37, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:823 %llike_load_31 = load i12 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:828 %llike_1_load_32 = load i12 %llike_1_addr_78

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:63 %or_ln54_14 = or i12 %tmp_s, i12 15

]]></Node>
<StgValue><ssdm name="or_ln54_14"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:64 %zext_ln54_23 = zext i12 %or_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:65 %llike_addr_79 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="llike_addr_79"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:225 %llike_1_addr_79 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="llike_1_addr_79"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:528 %bitcast_ln55_10 = bitcast i64 %p_67

]]></Node>
<StgValue><ssdm name="bitcast_ln55_10"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:529 %tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:530 %trunc_ln55_10 = trunc i64 %bitcast_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:531 %bitcast_ln55_11 = bitcast i64 %min_p_137

]]></Node>
<StgValue><ssdm name="bitcast_ln55_11"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:532 %tmp_316 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:533 %trunc_ln55_11 = trunc i64 %bitcast_ln55_11

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:534 %icmp_ln55_20 = icmp_ne  i11 %tmp_315, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_20"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:535 %icmp_ln55_21 = icmp_eq  i52 %trunc_ln55_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_21"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:536 %or_ln55_41 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20

]]></Node>
<StgValue><ssdm name="or_ln55_41"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:537 %icmp_ln55_22 = icmp_ne  i11 %tmp_316, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_22"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:538 %icmp_ln55_23 = icmp_eq  i52 %trunc_ln55_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_23"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:539 %or_ln55_42 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22

]]></Node>
<StgValue><ssdm name="or_ln55_42"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:540 %and_ln55_10 = and i1 %or_ln55_41, i1 %or_ln55_42

]]></Node>
<StgValue><ssdm name="and_ln55_10"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:541 %tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:542 %and_ln55_11 = and i1 %and_ln55_10, i1 %tmp_317

]]></Node>
<StgValue><ssdm name="and_ln55_11"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:543 %min_p_139 = select i1 %and_ln55_11, i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="min_p_139"/></StgValue>
</operation>

<operation id="861" st_id="27" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:578 %tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="862" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="863" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:641 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_70, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="864" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="865" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:799 %bitcast_ln54_38 = bitcast i64 %trunc_ln54_38

]]></Node>
<StgValue><ssdm name="bitcast_ln54_38"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:823 %llike_load_31 = load i12 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:824 %zext_ln54_103 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:825 %lshr_ln54_30 = lshr i128 %llike_load_31, i128 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="lshr_ln54_30"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:826 %trunc_ln54_39 = trunc i128 %lshr_ln54_30

]]></Node>
<StgValue><ssdm name="trunc_ln54_39"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:827 %bitcast_ln54_39 = bitcast i64 %trunc_ln54_39

]]></Node>
<StgValue><ssdm name="bitcast_ln54_39"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:828 %llike_1_load_32 = load i12 %llike_1_addr_78

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:829 %zext_ln54_104 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:830 %lshr_ln54_31 = lshr i128 %llike_1_load_32, i128 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="lshr_ln54_31"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:831 %trunc_ln54_40 = trunc i128 %lshr_ln54_31

]]></Node>
<StgValue><ssdm name="trunc_ln54_40"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:832 %bitcast_ln54_40 = bitcast i64 %trunc_ln54_40

]]></Node>
<StgValue><ssdm name="bitcast_ln54_40"/></StgValue>
</operation>

<operation id="879" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:833 %tmp_182 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_39, i64 %bitcast_ln54_40, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="880" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:866 %llike_load_33 = load i12 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="881" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:871 %llike_1_load_34 = load i12 %llike_1_addr_79

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:66 %or_ln54_15 = or i12 %tmp_s, i12 16

]]></Node>
<StgValue><ssdm name="or_ln54_15"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:67 %zext_ln54_24 = zext i12 %or_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:68 %llike_addr_80 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="llike_addr_80"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:226 %llike_1_addr_80 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="llike_1_addr_80"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:565 %bitcast_ln55_12 = bitcast i64 %p_68

]]></Node>
<StgValue><ssdm name="bitcast_ln55_12"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:566 %tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:567 %trunc_ln55_12 = trunc i64 %bitcast_ln55_12

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:568 %bitcast_ln55_13 = bitcast i64 %min_p_139

]]></Node>
<StgValue><ssdm name="bitcast_ln55_13"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:569 %tmp_319 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:570 %trunc_ln55_13 = trunc i64 %bitcast_ln55_13

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:571 %icmp_ln55_24 = icmp_ne  i11 %tmp_318, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_24"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:572 %icmp_ln55_25 = icmp_eq  i52 %trunc_ln55_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_25"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:573 %or_ln55_43 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24

]]></Node>
<StgValue><ssdm name="or_ln55_43"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:574 %icmp_ln55_26 = icmp_ne  i11 %tmp_319, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_26"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:575 %icmp_ln55_27 = icmp_eq  i52 %trunc_ln55_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_27"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:576 %or_ln55_44 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26

]]></Node>
<StgValue><ssdm name="or_ln55_44"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:577 %and_ln55_12 = and i1 %or_ln55_43, i1 %or_ln55_44

]]></Node>
<StgValue><ssdm name="and_ln55_12"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:578 %tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:579 %and_ln55_13 = and i1 %and_ln55_12, i1 %tmp_320

]]></Node>
<StgValue><ssdm name="and_ln55_13"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:580 %min_p_141 = select i1 %and_ln55_13, i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="min_p_141"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:581 %select_ln55_11 = select i1 %and_ln55_13, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln55_11"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:582 %or_ln55_2 = or i1 %and_ln55_13, i1 %and_ln55_11

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:583 %min_s_37 = select i1 %or_ln55_2, i3 %select_ln55_11, i3 %min_s_36

]]></Node>
<StgValue><ssdm name="min_s_37"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:619 %tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:681 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_71, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="908" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="910" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:845 %bitcast_ln54_41 = bitcast i64 %trunc_ln54_41

]]></Node>
<StgValue><ssdm name="bitcast_ln54_41"/></StgValue>
</operation>

<operation id="912" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="913" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:866 %llike_load_33 = load i12 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="914" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:867 %zext_ln54_107 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="915" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:868 %lshr_ln54_33 = lshr i128 %llike_load_33, i128 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="lshr_ln54_33"/></StgValue>
</operation>

<operation id="916" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:869 %trunc_ln54_42 = trunc i128 %lshr_ln54_33

]]></Node>
<StgValue><ssdm name="trunc_ln54_42"/></StgValue>
</operation>

<operation id="917" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:870 %bitcast_ln54_42 = bitcast i64 %trunc_ln54_42

]]></Node>
<StgValue><ssdm name="bitcast_ln54_42"/></StgValue>
</operation>

<operation id="918" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:871 %llike_1_load_34 = load i12 %llike_1_addr_79

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>

<operation id="919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:872 %zext_ln54_108 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="920" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:873 %lshr_ln54_34 = lshr i128 %llike_1_load_34, i128 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="lshr_ln54_34"/></StgValue>
</operation>

<operation id="921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:874 %trunc_ln54_43 = trunc i128 %lshr_ln54_34

]]></Node>
<StgValue><ssdm name="trunc_ln54_43"/></StgValue>
</operation>

<operation id="922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:875 %bitcast_ln54_43 = bitcast i64 %trunc_ln54_43

]]></Node>
<StgValue><ssdm name="bitcast_ln54_43"/></StgValue>
</operation>

<operation id="923" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:876 %tmp_193 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_42, i64 %bitcast_ln54_43, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="924" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:913 %llike_load_35 = load i12 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="925" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:918 %llike_1_load_36 = load i12 %llike_1_addr_80

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="926" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:69 %or_ln54_16 = or i12 %tmp_s, i12 17

]]></Node>
<StgValue><ssdm name="or_ln54_16"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:70 %zext_ln54_25 = zext i12 %or_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:71 %llike_addr_81 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="llike_addr_81"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:227 %llike_1_addr_81 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="llike_1_addr_81"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:606 %bitcast_ln55_14 = bitcast i64 %p_69

]]></Node>
<StgValue><ssdm name="bitcast_ln55_14"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:607 %tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:608 %trunc_ln55_14 = trunc i64 %bitcast_ln55_14

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:609 %bitcast_ln55_15 = bitcast i64 %min_p_141

]]></Node>
<StgValue><ssdm name="bitcast_ln55_15"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:610 %tmp_322 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:611 %trunc_ln55_15 = trunc i64 %bitcast_ln55_15

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>

<operation id="936" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:612 %icmp_ln55_28 = icmp_ne  i11 %tmp_321, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_28"/></StgValue>
</operation>

<operation id="937" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:613 %icmp_ln55_29 = icmp_eq  i52 %trunc_ln55_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_29"/></StgValue>
</operation>

<operation id="938" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:614 %or_ln55_45 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28

]]></Node>
<StgValue><ssdm name="or_ln55_45"/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:615 %icmp_ln55_30 = icmp_ne  i11 %tmp_322, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_30"/></StgValue>
</operation>

<operation id="940" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:616 %icmp_ln55_31 = icmp_eq  i52 %trunc_ln55_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_31"/></StgValue>
</operation>

<operation id="941" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:617 %or_ln55_46 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30

]]></Node>
<StgValue><ssdm name="or_ln55_46"/></StgValue>
</operation>

<operation id="942" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:618 %and_ln55_14 = and i1 %or_ln55_45, i1 %or_ln55_46

]]></Node>
<StgValue><ssdm name="and_ln55_14"/></StgValue>
</operation>

<operation id="943" st_id="29" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:619 %tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="944" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:620 %and_ln55_15 = and i1 %and_ln55_14, i1 %tmp_323

]]></Node>
<StgValue><ssdm name="and_ln55_15"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:621 %min_p_143 = select i1 %and_ln55_15, i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="min_p_143"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:656 %tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:718 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_72, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:888 %bitcast_ln54_44 = bitcast i64 %trunc_ln54_44

]]></Node>
<StgValue><ssdm name="bitcast_ln54_44"/></StgValue>
</operation>

<operation id="953" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:913 %llike_load_35 = load i12 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:914 %zext_ln54_111 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:915 %lshr_ln54_36 = lshr i128 %llike_load_35, i128 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="lshr_ln54_36"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:916 %trunc_ln54_45 = trunc i128 %lshr_ln54_36

]]></Node>
<StgValue><ssdm name="trunc_ln54_45"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:917 %bitcast_ln54_45 = bitcast i64 %trunc_ln54_45

]]></Node>
<StgValue><ssdm name="bitcast_ln54_45"/></StgValue>
</operation>

<operation id="959" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:918 %llike_1_load_36 = load i12 %llike_1_addr_80

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>

<operation id="960" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:919 %zext_ln54_112 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="961" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:920 %lshr_ln54_37 = lshr i128 %llike_1_load_36, i128 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="lshr_ln54_37"/></StgValue>
</operation>

<operation id="962" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:921 %trunc_ln54_46 = trunc i128 %lshr_ln54_37

]]></Node>
<StgValue><ssdm name="trunc_ln54_46"/></StgValue>
</operation>

<operation id="963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:922 %bitcast_ln54_46 = bitcast i64 %trunc_ln54_46

]]></Node>
<StgValue><ssdm name="bitcast_ln54_46"/></StgValue>
</operation>

<operation id="964" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:923 %tmp_204 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_45, i64 %bitcast_ln54_46, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="965" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:946 %llike_load_37 = load i12 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="966" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:951 %llike_1_load_38 = load i12 %llike_1_addr_81

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="967" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:72 %or_ln54_17 = or i12 %tmp_s, i12 18

]]></Node>
<StgValue><ssdm name="or_ln54_17"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:73 %zext_ln54_26 = zext i12 %or_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:74 %llike_addr_82 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="llike_addr_82"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:228 %llike_1_addr_82 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="llike_1_addr_82"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:584 %zext_ln55_1 = zext i3 %min_s_37

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:643 %bitcast_ln55_16 = bitcast i64 %p_70

]]></Node>
<StgValue><ssdm name="bitcast_ln55_16"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:644 %tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:645 %trunc_ln55_16 = trunc i64 %bitcast_ln55_16

]]></Node>
<StgValue><ssdm name="trunc_ln55_16"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:646 %bitcast_ln55_17 = bitcast i64 %min_p_143

]]></Node>
<StgValue><ssdm name="bitcast_ln55_17"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:647 %tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:648 %trunc_ln55_17 = trunc i64 %bitcast_ln55_17

]]></Node>
<StgValue><ssdm name="trunc_ln55_17"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:649 %icmp_ln55_32 = icmp_ne  i11 %tmp_324, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_32"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:650 %icmp_ln55_33 = icmp_eq  i52 %trunc_ln55_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_33"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:651 %or_ln55_47 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32

]]></Node>
<StgValue><ssdm name="or_ln55_47"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:652 %icmp_ln55_34 = icmp_ne  i11 %tmp_326, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_34"/></StgValue>
</operation>

<operation id="982" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:653 %icmp_ln55_35 = icmp_eq  i52 %trunc_ln55_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_35"/></StgValue>
</operation>

<operation id="983" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:654 %or_ln55_48 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34

]]></Node>
<StgValue><ssdm name="or_ln55_48"/></StgValue>
</operation>

<operation id="984" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:655 %and_ln55_16 = and i1 %or_ln55_47, i1 %or_ln55_48

]]></Node>
<StgValue><ssdm name="and_ln55_16"/></StgValue>
</operation>

<operation id="985" st_id="30" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:656 %tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="986" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:657 %and_ln55_17 = and i1 %and_ln55_16, i1 %tmp_327

]]></Node>
<StgValue><ssdm name="and_ln55_17"/></StgValue>
</operation>

<operation id="987" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:658 %min_p_145 = select i1 %and_ln55_17, i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="min_p_145"/></StgValue>
</operation>

<operation id="988" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:659 %select_ln55_12 = select i1 %and_ln55_17, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln55_12"/></StgValue>
</operation>

<operation id="989" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:660 %or_ln55_3 = or i1 %and_ln55_17, i1 %and_ln55_15

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="990" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:661 %min_s_38 = select i1 %or_ln55_3, i4 %select_ln55_12, i4 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="min_s_38"/></StgValue>
</operation>

<operation id="991" st_id="30" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:696 %tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="992" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="993" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:758 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_73, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="994" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="995" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="996" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="997" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:925 %bitcast_ln54_47 = bitcast i64 %tmp_348

]]></Node>
<StgValue><ssdm name="bitcast_ln54_47"/></StgValue>
</operation>

<operation id="998" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="999" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:946 %llike_load_37 = load i12 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1000" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:947 %zext_ln54_113 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="1001" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:948 %lshr_ln54_38 = lshr i128 %llike_load_37, i128 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="lshr_ln54_38"/></StgValue>
</operation>

<operation id="1002" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:949 %trunc_ln54_47 = trunc i128 %lshr_ln54_38

]]></Node>
<StgValue><ssdm name="trunc_ln54_47"/></StgValue>
</operation>

<operation id="1003" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:950 %bitcast_ln54_48 = bitcast i64 %trunc_ln54_47

]]></Node>
<StgValue><ssdm name="bitcast_ln54_48"/></StgValue>
</operation>

<operation id="1004" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:951 %llike_1_load_38 = load i12 %llike_1_addr_81

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>

<operation id="1005" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:952 %zext_ln54_114 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="1006" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:953 %lshr_ln54_39 = lshr i128 %llike_1_load_38, i128 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="lshr_ln54_39"/></StgValue>
</operation>

<operation id="1007" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:954 %trunc_ln54_48 = trunc i128 %lshr_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln54_48"/></StgValue>
</operation>

<operation id="1008" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:955 %bitcast_ln54_49 = bitcast i64 %trunc_ln54_48

]]></Node>
<StgValue><ssdm name="bitcast_ln54_49"/></StgValue>
</operation>

<operation id="1009" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:956 %tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_48, i64 %bitcast_ln54_49, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1010" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:982 %llike_load_39 = load i12 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1011" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:987 %llike_1_load_40 = load i12 %llike_1_addr_82

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1012" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:75 %or_ln54_18 = or i12 %tmp_s, i12 19

]]></Node>
<StgValue><ssdm name="or_ln54_18"/></StgValue>
</operation>

<operation id="1013" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:76 %zext_ln54_27 = zext i12 %or_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1014" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:77 %llike_addr_83 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="llike_addr_83"/></StgValue>
</operation>

<operation id="1015" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:229 %llike_1_addr_83 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="llike_1_addr_83"/></StgValue>
</operation>

<operation id="1016" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:683 %bitcast_ln55_18 = bitcast i64 %p_71

]]></Node>
<StgValue><ssdm name="bitcast_ln55_18"/></StgValue>
</operation>

<operation id="1017" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:684 %tmp_328 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1018" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:685 %trunc_ln55_18 = trunc i64 %bitcast_ln55_18

]]></Node>
<StgValue><ssdm name="trunc_ln55_18"/></StgValue>
</operation>

<operation id="1019" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:686 %bitcast_ln55_19 = bitcast i64 %min_p_145

]]></Node>
<StgValue><ssdm name="bitcast_ln55_19"/></StgValue>
</operation>

<operation id="1020" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:687 %tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1021" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:688 %trunc_ln55_19 = trunc i64 %bitcast_ln55_19

]]></Node>
<StgValue><ssdm name="trunc_ln55_19"/></StgValue>
</operation>

<operation id="1022" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:689 %icmp_ln55_36 = icmp_ne  i11 %tmp_328, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_36"/></StgValue>
</operation>

<operation id="1023" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:690 %icmp_ln55_37 = icmp_eq  i52 %trunc_ln55_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_37"/></StgValue>
</operation>

<operation id="1024" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:691 %or_ln55_49 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36

]]></Node>
<StgValue><ssdm name="or_ln55_49"/></StgValue>
</operation>

<operation id="1025" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:692 %icmp_ln55_38 = icmp_ne  i11 %tmp_329, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_38"/></StgValue>
</operation>

<operation id="1026" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:693 %icmp_ln55_39 = icmp_eq  i52 %trunc_ln55_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_39"/></StgValue>
</operation>

<operation id="1027" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:694 %or_ln55_50 = or i1 %icmp_ln55_39, i1 %icmp_ln55_38

]]></Node>
<StgValue><ssdm name="or_ln55_50"/></StgValue>
</operation>

<operation id="1028" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:695 %and_ln55_18 = and i1 %or_ln55_49, i1 %or_ln55_50

]]></Node>
<StgValue><ssdm name="and_ln55_18"/></StgValue>
</operation>

<operation id="1029" st_id="31" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:696 %tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1030" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:697 %and_ln55_19 = and i1 %and_ln55_18, i1 %tmp_330

]]></Node>
<StgValue><ssdm name="and_ln55_19"/></StgValue>
</operation>

<operation id="1031" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:698 %min_p_147 = select i1 %and_ln55_19, i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="min_p_147"/></StgValue>
</operation>

<operation id="1032" st_id="31" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:733 %tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1033" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="1034" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:801 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_74, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1035" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="1036" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1037" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1038" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:958 %bitcast_ln54_50 = bitcast i64 %tmp_353

]]></Node>
<StgValue><ssdm name="bitcast_ln54_50"/></StgValue>
</operation>

<operation id="1039" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1040" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:982 %llike_load_39 = load i12 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1041" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:983 %zext_ln54_115 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="1042" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:984 %lshr_ln54_40 = lshr i128 %llike_load_39, i128 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="lshr_ln54_40"/></StgValue>
</operation>

<operation id="1043" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:985 %trunc_ln54_49 = trunc i128 %lshr_ln54_40

]]></Node>
<StgValue><ssdm name="trunc_ln54_49"/></StgValue>
</operation>

<operation id="1044" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:986 %bitcast_ln54_51 = bitcast i64 %trunc_ln54_49

]]></Node>
<StgValue><ssdm name="bitcast_ln54_51"/></StgValue>
</operation>

<operation id="1045" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:987 %llike_1_load_40 = load i12 %llike_1_addr_82

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>

<operation id="1046" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:988 %zext_ln54_116 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="1047" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:989 %lshr_ln54_41 = lshr i128 %llike_1_load_40, i128 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="lshr_ln54_41"/></StgValue>
</operation>

<operation id="1048" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:990 %trunc_ln54_50 = trunc i128 %lshr_ln54_41

]]></Node>
<StgValue><ssdm name="trunc_ln54_50"/></StgValue>
</operation>

<operation id="1049" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:991 %bitcast_ln54_52 = bitcast i64 %trunc_ln54_50

]]></Node>
<StgValue><ssdm name="bitcast_ln54_52"/></StgValue>
</operation>

<operation id="1050" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:992 %tmp_226 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_51, i64 %bitcast_ln54_52, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1051" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1015 %llike_load_41 = load i12 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1052" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1020 %llike_1_load_42 = load i12 %llike_1_addr_83

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1053" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:78 %or_ln54_19 = or i12 %tmp_s, i12 20

]]></Node>
<StgValue><ssdm name="or_ln54_19"/></StgValue>
</operation>

<operation id="1054" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:79 %zext_ln54_28 = zext i12 %or_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="1055" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:80 %llike_addr_84 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="llike_addr_84"/></StgValue>
</operation>

<operation id="1056" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:230 %llike_1_addr_84 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="llike_1_addr_84"/></StgValue>
</operation>

<operation id="1057" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:720 %bitcast_ln55_20 = bitcast i64 %p_72

]]></Node>
<StgValue><ssdm name="bitcast_ln55_20"/></StgValue>
</operation>

<operation id="1058" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:721 %tmp_331 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1059" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:722 %trunc_ln55_20 = trunc i64 %bitcast_ln55_20

]]></Node>
<StgValue><ssdm name="trunc_ln55_20"/></StgValue>
</operation>

<operation id="1060" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:723 %bitcast_ln55_21 = bitcast i64 %min_p_147

]]></Node>
<StgValue><ssdm name="bitcast_ln55_21"/></StgValue>
</operation>

<operation id="1061" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:724 %tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1062" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:725 %trunc_ln55_21 = trunc i64 %bitcast_ln55_21

]]></Node>
<StgValue><ssdm name="trunc_ln55_21"/></StgValue>
</operation>

<operation id="1063" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:726 %icmp_ln55_40 = icmp_ne  i11 %tmp_331, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_40"/></StgValue>
</operation>

<operation id="1064" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:727 %icmp_ln55_41 = icmp_eq  i52 %trunc_ln55_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_41"/></StgValue>
</operation>

<operation id="1065" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:728 %or_ln55_51 = or i1 %icmp_ln55_41, i1 %icmp_ln55_40

]]></Node>
<StgValue><ssdm name="or_ln55_51"/></StgValue>
</operation>

<operation id="1066" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:729 %icmp_ln55_42 = icmp_ne  i11 %tmp_332, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_42"/></StgValue>
</operation>

<operation id="1067" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:730 %icmp_ln55_43 = icmp_eq  i52 %trunc_ln55_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_43"/></StgValue>
</operation>

<operation id="1068" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:731 %or_ln55_52 = or i1 %icmp_ln55_43, i1 %icmp_ln55_42

]]></Node>
<StgValue><ssdm name="or_ln55_52"/></StgValue>
</operation>

<operation id="1069" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:732 %and_ln55_20 = and i1 %or_ln55_51, i1 %or_ln55_52

]]></Node>
<StgValue><ssdm name="and_ln55_20"/></StgValue>
</operation>

<operation id="1070" st_id="32" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:733 %tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1071" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:734 %and_ln55_21 = and i1 %and_ln55_20, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="and_ln55_21"/></StgValue>
</operation>

<operation id="1072" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:735 %min_p_149 = select i1 %and_ln55_21, i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="min_p_149"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:736 %select_ln55_16 = select i1 %and_ln55_21, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln55_16"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:737 %or_ln55_4 = or i1 %and_ln55_21, i1 %and_ln55_19

]]></Node>
<StgValue><ssdm name="or_ln55_4"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:738 %min_s_39 = select i1 %or_ln55_4, i4 %select_ln55_16, i4 %min_s_38

]]></Node>
<StgValue><ssdm name="min_s_39"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:773 %tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:847 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_75, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:994 %bitcast_ln54_53 = bitcast i64 %tmp_357

]]></Node>
<StgValue><ssdm name="bitcast_ln54_53"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1015 %llike_load_41 = load i12 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1016 %zext_ln54_117 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1017 %lshr_ln54_42 = lshr i128 %llike_load_41, i128 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="lshr_ln54_42"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1018 %trunc_ln54_51 = trunc i128 %lshr_ln54_42

]]></Node>
<StgValue><ssdm name="trunc_ln54_51"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1019 %bitcast_ln54_54 = bitcast i64 %trunc_ln54_51

]]></Node>
<StgValue><ssdm name="bitcast_ln54_54"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1020 %llike_1_load_42 = load i12 %llike_1_addr_83

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1021 %zext_ln54_118 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1022 %lshr_ln54_43 = lshr i128 %llike_1_load_42, i128 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="lshr_ln54_43"/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1023 %trunc_ln54_52 = trunc i128 %lshr_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln54_52"/></StgValue>
</operation>

<operation id="1093" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1024 %bitcast_ln54_55 = bitcast i64 %trunc_ln54_52

]]></Node>
<StgValue><ssdm name="bitcast_ln54_55"/></StgValue>
</operation>

<operation id="1094" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1025 %tmp_237 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_54, i64 %bitcast_ln54_55, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1095" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1051 %llike_load_43 = load i12 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1096" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1056 %llike_1_load_44 = load i12 %llike_1_addr_84

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1097" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:81 %or_ln54_20 = or i12 %tmp_s, i12 21

]]></Node>
<StgValue><ssdm name="or_ln54_20"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:82 %zext_ln54_29 = zext i12 %or_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:83 %llike_addr_85 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="llike_addr_85"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:231 %llike_1_addr_85 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="llike_1_addr_85"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:760 %bitcast_ln55_22 = bitcast i64 %p_73

]]></Node>
<StgValue><ssdm name="bitcast_ln55_22"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:761 %tmp_334 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:762 %trunc_ln55_22 = trunc i64 %bitcast_ln55_22

]]></Node>
<StgValue><ssdm name="trunc_ln55_22"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:763 %bitcast_ln55_23 = bitcast i64 %min_p_149

]]></Node>
<StgValue><ssdm name="bitcast_ln55_23"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:764 %tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:765 %trunc_ln55_23 = trunc i64 %bitcast_ln55_23

]]></Node>
<StgValue><ssdm name="trunc_ln55_23"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:766 %icmp_ln55_44 = icmp_ne  i11 %tmp_334, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_44"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:767 %icmp_ln55_45 = icmp_eq  i52 %trunc_ln55_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_45"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:768 %or_ln55_53 = or i1 %icmp_ln55_45, i1 %icmp_ln55_44

]]></Node>
<StgValue><ssdm name="or_ln55_53"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:769 %icmp_ln55_46 = icmp_ne  i11 %tmp_335, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_46"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:770 %icmp_ln55_47 = icmp_eq  i52 %trunc_ln55_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_47"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:771 %or_ln55_54 = or i1 %icmp_ln55_47, i1 %icmp_ln55_46

]]></Node>
<StgValue><ssdm name="or_ln55_54"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:772 %and_ln55_22 = and i1 %or_ln55_53, i1 %or_ln55_54

]]></Node>
<StgValue><ssdm name="and_ln55_22"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:773 %tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:774 %and_ln55_23 = and i1 %and_ln55_22, i1 %tmp_337

]]></Node>
<StgValue><ssdm name="and_ln55_23"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:775 %min_p_151 = select i1 %and_ln55_23, i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="min_p_151"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:816 %tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:890 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_76, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1027 %bitcast_ln54_56 = bitcast i64 %tmp_363

]]></Node>
<StgValue><ssdm name="bitcast_ln54_56"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1051 %llike_load_43 = load i12 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1052 %zext_ln54_119 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1053 %lshr_ln54_44 = lshr i128 %llike_load_43, i128 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="lshr_ln54_44"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1054 %trunc_ln54_53 = trunc i128 %lshr_ln54_44

]]></Node>
<StgValue><ssdm name="trunc_ln54_53"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1055 %bitcast_ln54_57 = bitcast i64 %trunc_ln54_53

]]></Node>
<StgValue><ssdm name="bitcast_ln54_57"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1056 %llike_1_load_44 = load i12 %llike_1_addr_84

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1057 %zext_ln54_120 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1058 %lshr_ln54_45 = lshr i128 %llike_1_load_44, i128 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="lshr_ln54_45"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1059 %trunc_ln54_54 = trunc i128 %lshr_ln54_45

]]></Node>
<StgValue><ssdm name="trunc_ln54_54"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1060 %bitcast_ln54_58 = bitcast i64 %trunc_ln54_54

]]></Node>
<StgValue><ssdm name="bitcast_ln54_58"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1061 %tmp_248 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_57, i64 %bitcast_ln54_58, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1084 %llike_load_45 = load i12 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1089 %llike_1_load_46 = load i12 %llike_1_addr_85

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1138" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:84 %or_ln54_21 = or i12 %tmp_s, i12 22

]]></Node>
<StgValue><ssdm name="or_ln54_21"/></StgValue>
</operation>

<operation id="1139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:85 %zext_ln54_30 = zext i12 %or_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="1140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:86 %llike_addr_86 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="llike_addr_86"/></StgValue>
</operation>

<operation id="1141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:232 %llike_1_addr_86 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="llike_1_addr_86"/></StgValue>
</operation>

<operation id="1142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:803 %bitcast_ln55_24 = bitcast i64 %p_74

]]></Node>
<StgValue><ssdm name="bitcast_ln55_24"/></StgValue>
</operation>

<operation id="1143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:804 %tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1144" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:805 %trunc_ln55_24 = trunc i64 %bitcast_ln55_24

]]></Node>
<StgValue><ssdm name="trunc_ln55_24"/></StgValue>
</operation>

<operation id="1145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:806 %bitcast_ln55_25 = bitcast i64 %min_p_151

]]></Node>
<StgValue><ssdm name="bitcast_ln55_25"/></StgValue>
</operation>

<operation id="1146" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:807 %tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:808 %trunc_ln55_25 = trunc i64 %bitcast_ln55_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_25"/></StgValue>
</operation>

<operation id="1148" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:809 %icmp_ln55_48 = icmp_ne  i11 %tmp_338, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_48"/></StgValue>
</operation>

<operation id="1149" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:810 %icmp_ln55_49 = icmp_eq  i52 %trunc_ln55_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_49"/></StgValue>
</operation>

<operation id="1150" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:811 %or_ln55_55 = or i1 %icmp_ln55_49, i1 %icmp_ln55_48

]]></Node>
<StgValue><ssdm name="or_ln55_55"/></StgValue>
</operation>

<operation id="1151" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:812 %icmp_ln55_50 = icmp_ne  i11 %tmp_339, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_50"/></StgValue>
</operation>

<operation id="1152" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:813 %icmp_ln55_51 = icmp_eq  i52 %trunc_ln55_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_51"/></StgValue>
</operation>

<operation id="1153" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:814 %or_ln55_56 = or i1 %icmp_ln55_51, i1 %icmp_ln55_50

]]></Node>
<StgValue><ssdm name="or_ln55_56"/></StgValue>
</operation>

<operation id="1154" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:815 %and_ln55_24 = and i1 %or_ln55_55, i1 %or_ln55_56

]]></Node>
<StgValue><ssdm name="and_ln55_24"/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:816 %tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:817 %and_ln55_25 = and i1 %and_ln55_24, i1 %tmp_340

]]></Node>
<StgValue><ssdm name="and_ln55_25"/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:818 %min_p_153 = select i1 %and_ln55_25, i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="min_p_153"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:819 %select_ln55_23 = select i1 %and_ln55_25, i4 13, i4 12

]]></Node>
<StgValue><ssdm name="select_ln55_23"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:820 %or_ln55_5 = or i1 %and_ln55_25, i1 %and_ln55_23

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:821 %min_s_40 = select i1 %or_ln55_5, i4 %select_ln55_23, i4 %min_s_39

]]></Node>
<StgValue><ssdm name="min_s_40"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:862 %tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:927 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_77, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1063 %bitcast_ln54_59 = bitcast i64 %tmp_367

]]></Node>
<StgValue><ssdm name="bitcast_ln54_59"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1084 %llike_load_45 = load i12 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1085 %zext_ln54_121 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1086 %lshr_ln54_46 = lshr i128 %llike_load_45, i128 %zext_ln54_121

]]></Node>
<StgValue><ssdm name="lshr_ln54_46"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1087 %trunc_ln54_55 = trunc i128 %lshr_ln54_46

]]></Node>
<StgValue><ssdm name="trunc_ln54_55"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1088 %bitcast_ln54_60 = bitcast i64 %trunc_ln54_55

]]></Node>
<StgValue><ssdm name="bitcast_ln54_60"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1089 %llike_1_load_46 = load i12 %llike_1_addr_85

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1090 %zext_ln54_122 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_122"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1091 %lshr_ln54_47 = lshr i128 %llike_1_load_46, i128 %zext_ln54_122

]]></Node>
<StgValue><ssdm name="lshr_ln54_47"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1092 %trunc_ln54_56 = trunc i128 %lshr_ln54_47

]]></Node>
<StgValue><ssdm name="trunc_ln54_56"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1093 %bitcast_ln54_61 = bitcast i64 %trunc_ln54_56

]]></Node>
<StgValue><ssdm name="bitcast_ln54_61"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1094 %tmp_259 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_60, i64 %bitcast_ln54_61, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1120 %llike_load_47 = load i12 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1125 %llike_1_load_48 = load i12 %llike_1_addr_86

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:87 %or_ln54_22 = or i12 %tmp_s, i12 23

]]></Node>
<StgValue><ssdm name="or_ln54_22"/></StgValue>
</operation>

<operation id="1183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:88 %zext_ln54_31 = zext i12 %or_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="1184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:89 %llike_addr_87 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="llike_addr_87"/></StgValue>
</operation>

<operation id="1185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:233 %llike_1_addr_87 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="llike_1_addr_87"/></StgValue>
</operation>

<operation id="1186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:849 %bitcast_ln55_26 = bitcast i64 %p_75

]]></Node>
<StgValue><ssdm name="bitcast_ln55_26"/></StgValue>
</operation>

<operation id="1187" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:850 %tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:851 %trunc_ln55_26 = trunc i64 %bitcast_ln55_26

]]></Node>
<StgValue><ssdm name="trunc_ln55_26"/></StgValue>
</operation>

<operation id="1189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:852 %bitcast_ln55_27 = bitcast i64 %min_p_153

]]></Node>
<StgValue><ssdm name="bitcast_ln55_27"/></StgValue>
</operation>

<operation id="1190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:853 %tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:854 %trunc_ln55_27 = trunc i64 %bitcast_ln55_27

]]></Node>
<StgValue><ssdm name="trunc_ln55_27"/></StgValue>
</operation>

<operation id="1192" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:855 %icmp_ln55_52 = icmp_ne  i11 %tmp_341, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_52"/></StgValue>
</operation>

<operation id="1193" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:856 %icmp_ln55_53 = icmp_eq  i52 %trunc_ln55_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_53"/></StgValue>
</operation>

<operation id="1194" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:857 %or_ln55_57 = or i1 %icmp_ln55_53, i1 %icmp_ln55_52

]]></Node>
<StgValue><ssdm name="or_ln55_57"/></StgValue>
</operation>

<operation id="1195" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:858 %icmp_ln55_54 = icmp_ne  i11 %tmp_342, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_54"/></StgValue>
</operation>

<operation id="1196" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:859 %icmp_ln55_55 = icmp_eq  i52 %trunc_ln55_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_55"/></StgValue>
</operation>

<operation id="1197" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:860 %or_ln55_58 = or i1 %icmp_ln55_55, i1 %icmp_ln55_54

]]></Node>
<StgValue><ssdm name="or_ln55_58"/></StgValue>
</operation>

<operation id="1198" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:861 %and_ln55_26 = and i1 %or_ln55_57, i1 %or_ln55_58

]]></Node>
<StgValue><ssdm name="and_ln55_26"/></StgValue>
</operation>

<operation id="1199" st_id="35" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:862 %tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1200" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:863 %and_ln55_27 = and i1 %and_ln55_26, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="and_ln55_27"/></StgValue>
</operation>

<operation id="1201" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:864 %min_p_155 = select i1 %and_ln55_27, i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="min_p_155"/></StgValue>
</operation>

<operation id="1202" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:905 %tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1203" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:960 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_78, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1205" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1206" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1207" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1208" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1096 %bitcast_ln54_62 = bitcast i64 %tmp_372

]]></Node>
<StgValue><ssdm name="bitcast_ln54_62"/></StgValue>
</operation>

<operation id="1209" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1210" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1120 %llike_load_47 = load i12 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1121 %zext_ln54_123 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_123"/></StgValue>
</operation>

<operation id="1212" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1122 %lshr_ln54_48 = lshr i128 %llike_load_47, i128 %zext_ln54_123

]]></Node>
<StgValue><ssdm name="lshr_ln54_48"/></StgValue>
</operation>

<operation id="1213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1123 %trunc_ln54_57 = trunc i128 %lshr_ln54_48

]]></Node>
<StgValue><ssdm name="trunc_ln54_57"/></StgValue>
</operation>

<operation id="1214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1124 %bitcast_ln54_63 = bitcast i64 %trunc_ln54_57

]]></Node>
<StgValue><ssdm name="bitcast_ln54_63"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1125 %llike_1_load_48 = load i12 %llike_1_addr_86

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1126 %zext_ln54_124 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_124"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1127 %lshr_ln54_49 = lshr i128 %llike_1_load_48, i128 %zext_ln54_124

]]></Node>
<StgValue><ssdm name="lshr_ln54_49"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1128 %trunc_ln54_58 = trunc i128 %lshr_ln54_49

]]></Node>
<StgValue><ssdm name="trunc_ln54_58"/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1129 %bitcast_ln54_64 = bitcast i64 %trunc_ln54_58

]]></Node>
<StgValue><ssdm name="bitcast_ln54_64"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1130 %tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_63, i64 %bitcast_ln54_64, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1153 %llike_load_49 = load i12 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1158 %llike_1_load_50 = load i12 %llike_1_addr_87

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:90 %or_ln54_23 = or i12 %tmp_s, i12 24

]]></Node>
<StgValue><ssdm name="or_ln54_23"/></StgValue>
</operation>

<operation id="1224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:91 %zext_ln54_32 = zext i12 %or_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="1225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:92 %llike_addr_88 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="llike_addr_88"/></StgValue>
</operation>

<operation id="1226" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:234 %llike_1_addr_88 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="llike_1_addr_88"/></StgValue>
</operation>

<operation id="1227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:892 %bitcast_ln55_28 = bitcast i64 %p_76

]]></Node>
<StgValue><ssdm name="bitcast_ln55_28"/></StgValue>
</operation>

<operation id="1228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:893 %tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:894 %trunc_ln55_28 = trunc i64 %bitcast_ln55_28

]]></Node>
<StgValue><ssdm name="trunc_ln55_28"/></StgValue>
</operation>

<operation id="1230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:895 %bitcast_ln55_29 = bitcast i64 %min_p_155

]]></Node>
<StgValue><ssdm name="bitcast_ln55_29"/></StgValue>
</operation>

<operation id="1231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:896 %tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:897 %trunc_ln55_29 = trunc i64 %bitcast_ln55_29

]]></Node>
<StgValue><ssdm name="trunc_ln55_29"/></StgValue>
</operation>

<operation id="1233" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:898 %icmp_ln55_56 = icmp_ne  i11 %tmp_344, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_56"/></StgValue>
</operation>

<operation id="1234" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:899 %icmp_ln55_57 = icmp_eq  i52 %trunc_ln55_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_57"/></StgValue>
</operation>

<operation id="1235" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:900 %or_ln55_59 = or i1 %icmp_ln55_57, i1 %icmp_ln55_56

]]></Node>
<StgValue><ssdm name="or_ln55_59"/></StgValue>
</operation>

<operation id="1236" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:901 %icmp_ln55_58 = icmp_ne  i11 %tmp_345, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_58"/></StgValue>
</operation>

<operation id="1237" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:902 %icmp_ln55_59 = icmp_eq  i52 %trunc_ln55_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_59"/></StgValue>
</operation>

<operation id="1238" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:903 %or_ln55_60 = or i1 %icmp_ln55_59, i1 %icmp_ln55_58

]]></Node>
<StgValue><ssdm name="or_ln55_60"/></StgValue>
</operation>

<operation id="1239" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:904 %and_ln55_28 = and i1 %or_ln55_59, i1 %or_ln55_60

]]></Node>
<StgValue><ssdm name="and_ln55_28"/></StgValue>
</operation>

<operation id="1240" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:905 %tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1241" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:906 %and_ln55_29 = and i1 %and_ln55_28, i1 %tmp_346

]]></Node>
<StgValue><ssdm name="and_ln55_29"/></StgValue>
</operation>

<operation id="1242" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:907 %min_p_157 = select i1 %and_ln55_29, i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="min_p_157"/></StgValue>
</operation>

<operation id="1243" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:908 %select_ln55_27 = select i1 %and_ln55_29, i4 15, i4 14

]]></Node>
<StgValue><ssdm name="select_ln55_27"/></StgValue>
</operation>

<operation id="1244" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:909 %or_ln55_6 = or i1 %and_ln55_29, i1 %and_ln55_27

]]></Node>
<StgValue><ssdm name="or_ln55_6"/></StgValue>
</operation>

<operation id="1245" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:910 %min_s_41 = select i1 %or_ln55_6, i4 %select_ln55_27, i4 %min_s_40

]]></Node>
<StgValue><ssdm name="min_s_41"/></StgValue>
</operation>

<operation id="1246" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:942 %tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1247" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:996 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_79, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1249" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1250" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1251" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1132 %bitcast_ln54_65 = bitcast i64 %tmp_377

]]></Node>
<StgValue><ssdm name="bitcast_ln54_65"/></StgValue>
</operation>

<operation id="1253" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1254" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1153 %llike_load_49 = load i12 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1154 %zext_ln54_125 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_125"/></StgValue>
</operation>

<operation id="1256" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1155 %lshr_ln54_50 = lshr i128 %llike_load_49, i128 %zext_ln54_125

]]></Node>
<StgValue><ssdm name="lshr_ln54_50"/></StgValue>
</operation>

<operation id="1257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1156 %trunc_ln54_59 = trunc i128 %lshr_ln54_50

]]></Node>
<StgValue><ssdm name="trunc_ln54_59"/></StgValue>
</operation>

<operation id="1258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1157 %bitcast_ln54_66 = bitcast i64 %trunc_ln54_59

]]></Node>
<StgValue><ssdm name="bitcast_ln54_66"/></StgValue>
</operation>

<operation id="1259" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1158 %llike_1_load_50 = load i12 %llike_1_addr_87

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>

<operation id="1260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1159 %zext_ln54_126 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_126"/></StgValue>
</operation>

<operation id="1261" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1160 %lshr_ln54_51 = lshr i128 %llike_1_load_50, i128 %zext_ln54_126

]]></Node>
<StgValue><ssdm name="lshr_ln54_51"/></StgValue>
</operation>

<operation id="1262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1161 %trunc_ln54_60 = trunc i128 %lshr_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln54_60"/></StgValue>
</operation>

<operation id="1263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1162 %bitcast_ln54_67 = bitcast i64 %trunc_ln54_60

]]></Node>
<StgValue><ssdm name="bitcast_ln54_67"/></StgValue>
</operation>

<operation id="1264" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1163 %tmp_281 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_66, i64 %bitcast_ln54_67, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1265" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1189 %llike_load_51 = load i12 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1266" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1194 %llike_1_load_52 = load i12 %llike_1_addr_88

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:93 %or_ln54_24 = or i12 %tmp_s, i12 25

]]></Node>
<StgValue><ssdm name="or_ln54_24"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:94 %zext_ln54_33 = zext i12 %or_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:95 %llike_addr_89 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="llike_addr_89"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:235 %llike_1_addr_89 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="llike_1_addr_89"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:929 %bitcast_ln55_30 = bitcast i64 %p_77

]]></Node>
<StgValue><ssdm name="bitcast_ln55_30"/></StgValue>
</operation>

<operation id="1272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:930 %tmp_349 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:931 %trunc_ln55_30 = trunc i64 %bitcast_ln55_30

]]></Node>
<StgValue><ssdm name="trunc_ln55_30"/></StgValue>
</operation>

<operation id="1274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:932 %bitcast_ln55_31 = bitcast i64 %min_p_157

]]></Node>
<StgValue><ssdm name="bitcast_ln55_31"/></StgValue>
</operation>

<operation id="1275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:933 %tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:934 %trunc_ln55_31 = trunc i64 %bitcast_ln55_31

]]></Node>
<StgValue><ssdm name="trunc_ln55_31"/></StgValue>
</operation>

<operation id="1277" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:935 %icmp_ln55_60 = icmp_ne  i11 %tmp_349, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_60"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:936 %icmp_ln55_61 = icmp_eq  i52 %trunc_ln55_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_61"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:937 %or_ln55_61 = or i1 %icmp_ln55_61, i1 %icmp_ln55_60

]]></Node>
<StgValue><ssdm name="or_ln55_61"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:938 %icmp_ln55_62 = icmp_ne  i11 %tmp_351, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_62"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:939 %icmp_ln55_63 = icmp_eq  i52 %trunc_ln55_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_63"/></StgValue>
</operation>

<operation id="1282" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:940 %or_ln55_62 = or i1 %icmp_ln55_63, i1 %icmp_ln55_62

]]></Node>
<StgValue><ssdm name="or_ln55_62"/></StgValue>
</operation>

<operation id="1283" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:941 %and_ln55_30 = and i1 %or_ln55_61, i1 %or_ln55_62

]]></Node>
<StgValue><ssdm name="and_ln55_30"/></StgValue>
</operation>

<operation id="1284" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:942 %tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1285" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:943 %and_ln55_31 = and i1 %and_ln55_30, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="and_ln55_31"/></StgValue>
</operation>

<operation id="1286" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:944 %min_p_159 = select i1 %and_ln55_31, i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="min_p_159"/></StgValue>
</operation>

<operation id="1287" st_id="37" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:975 %tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1288" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1029 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_80, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1290" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1291" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1292" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1293" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1165 %bitcast_ln54_68 = bitcast i64 %tmp_381

]]></Node>
<StgValue><ssdm name="bitcast_ln54_68"/></StgValue>
</operation>

<operation id="1294" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1295" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1189 %llike_load_51 = load i12 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1190 %zext_ln54_127 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_127"/></StgValue>
</operation>

<operation id="1297" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1191 %lshr_ln54_52 = lshr i128 %llike_load_51, i128 %zext_ln54_127

]]></Node>
<StgValue><ssdm name="lshr_ln54_52"/></StgValue>
</operation>

<operation id="1298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1192 %trunc_ln54_61 = trunc i128 %lshr_ln54_52

]]></Node>
<StgValue><ssdm name="trunc_ln54_61"/></StgValue>
</operation>

<operation id="1299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1193 %bitcast_ln54_69 = bitcast i64 %trunc_ln54_61

]]></Node>
<StgValue><ssdm name="bitcast_ln54_69"/></StgValue>
</operation>

<operation id="1300" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1194 %llike_1_load_52 = load i12 %llike_1_addr_88

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>

<operation id="1301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1195 %zext_ln54_128 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_128"/></StgValue>
</operation>

<operation id="1302" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1196 %lshr_ln54_53 = lshr i128 %llike_1_load_52, i128 %zext_ln54_128

]]></Node>
<StgValue><ssdm name="lshr_ln54_53"/></StgValue>
</operation>

<operation id="1303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1197 %trunc_ln54_62 = trunc i128 %lshr_ln54_53

]]></Node>
<StgValue><ssdm name="trunc_ln54_62"/></StgValue>
</operation>

<operation id="1304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1198 %bitcast_ln54_70 = bitcast i64 %trunc_ln54_62

]]></Node>
<StgValue><ssdm name="bitcast_ln54_70"/></StgValue>
</operation>

<operation id="1305" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1199 %tmp_292 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_69, i64 %bitcast_ln54_70, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1306" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1222 %llike_load_53 = load i12 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1307" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1227 %llike_1_load_54 = load i12 %llike_1_addr_89

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:96 %or_ln54_25 = or i12 %tmp_s, i12 26

]]></Node>
<StgValue><ssdm name="or_ln54_25"/></StgValue>
</operation>

<operation id="1309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:97 %zext_ln54_34 = zext i12 %or_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="1310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:98 %llike_addr_90 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="llike_addr_90"/></StgValue>
</operation>

<operation id="1311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:236 %llike_1_addr_90 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="llike_1_addr_90"/></StgValue>
</operation>

<operation id="1312" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:911 %zext_ln55_2 = zext i4 %min_s_41

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="1313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:962 %bitcast_ln55_32 = bitcast i64 %p_78

]]></Node>
<StgValue><ssdm name="bitcast_ln55_32"/></StgValue>
</operation>

<operation id="1314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:963 %tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:964 %trunc_ln55_32 = trunc i64 %bitcast_ln55_32

]]></Node>
<StgValue><ssdm name="trunc_ln55_32"/></StgValue>
</operation>

<operation id="1316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:965 %bitcast_ln55_33 = bitcast i64 %min_p_159

]]></Node>
<StgValue><ssdm name="bitcast_ln55_33"/></StgValue>
</operation>

<operation id="1317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:966 %tmp_355 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:967 %trunc_ln55_33 = trunc i64 %bitcast_ln55_33

]]></Node>
<StgValue><ssdm name="trunc_ln55_33"/></StgValue>
</operation>

<operation id="1319" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:968 %icmp_ln55_64 = icmp_ne  i11 %tmp_354, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_64"/></StgValue>
</operation>

<operation id="1320" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:969 %icmp_ln55_65 = icmp_eq  i52 %trunc_ln55_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_65"/></StgValue>
</operation>

<operation id="1321" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:970 %or_ln55_63 = or i1 %icmp_ln55_65, i1 %icmp_ln55_64

]]></Node>
<StgValue><ssdm name="or_ln55_63"/></StgValue>
</operation>

<operation id="1322" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:971 %icmp_ln55_66 = icmp_ne  i11 %tmp_355, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_66"/></StgValue>
</operation>

<operation id="1323" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:972 %icmp_ln55_67 = icmp_eq  i52 %trunc_ln55_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_67"/></StgValue>
</operation>

<operation id="1324" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:973 %or_ln55_64 = or i1 %icmp_ln55_67, i1 %icmp_ln55_66

]]></Node>
<StgValue><ssdm name="or_ln55_64"/></StgValue>
</operation>

<operation id="1325" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:974 %and_ln55_32 = and i1 %or_ln55_63, i1 %or_ln55_64

]]></Node>
<StgValue><ssdm name="and_ln55_32"/></StgValue>
</operation>

<operation id="1326" st_id="38" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:975 %tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1327" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:976 %and_ln55_33 = and i1 %and_ln55_32, i1 %tmp_356

]]></Node>
<StgValue><ssdm name="and_ln55_33"/></StgValue>
</operation>

<operation id="1328" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:977 %min_p_161 = select i1 %and_ln55_33, i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="min_p_161"/></StgValue>
</operation>

<operation id="1329" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:978 %select_ln55_28 = select i1 %and_ln55_33, i5 17, i5 16

]]></Node>
<StgValue><ssdm name="select_ln55_28"/></StgValue>
</operation>

<operation id="1330" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:979 %or_ln55_7 = or i1 %and_ln55_33, i1 %and_ln55_31

]]></Node>
<StgValue><ssdm name="or_ln55_7"/></StgValue>
</operation>

<operation id="1331" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:980 %min_s_42 = select i1 %or_ln55_7, i5 %select_ln55_28, i5 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="min_s_42"/></StgValue>
</operation>

<operation id="1332" st_id="38" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1011 %tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1333" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1065 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_81, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1335" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1336" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1337" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1201 %bitcast_ln54_71 = bitcast i64 %tmp_386

]]></Node>
<StgValue><ssdm name="bitcast_ln54_71"/></StgValue>
</operation>

<operation id="1339" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1340" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1222 %llike_load_53 = load i12 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1223 %zext_ln54_129 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_129"/></StgValue>
</operation>

<operation id="1342" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1224 %lshr_ln54_54 = lshr i128 %llike_load_53, i128 %zext_ln54_129

]]></Node>
<StgValue><ssdm name="lshr_ln54_54"/></StgValue>
</operation>

<operation id="1343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1225 %trunc_ln54_63 = trunc i128 %lshr_ln54_54

]]></Node>
<StgValue><ssdm name="trunc_ln54_63"/></StgValue>
</operation>

<operation id="1344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1226 %bitcast_ln54_72 = bitcast i64 %trunc_ln54_63

]]></Node>
<StgValue><ssdm name="bitcast_ln54_72"/></StgValue>
</operation>

<operation id="1345" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1227 %llike_1_load_54 = load i12 %llike_1_addr_89

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>

<operation id="1346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1228 %zext_ln54_130 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_130"/></StgValue>
</operation>

<operation id="1347" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1229 %lshr_ln54_55 = lshr i128 %llike_1_load_54, i128 %zext_ln54_130

]]></Node>
<StgValue><ssdm name="lshr_ln54_55"/></StgValue>
</operation>

<operation id="1348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1230 %trunc_ln54_64 = trunc i128 %lshr_ln54_55

]]></Node>
<StgValue><ssdm name="trunc_ln54_64"/></StgValue>
</operation>

<operation id="1349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1231 %bitcast_ln54_73 = bitcast i64 %trunc_ln54_64

]]></Node>
<StgValue><ssdm name="bitcast_ln54_73"/></StgValue>
</operation>

<operation id="1350" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1232 %tmp_303 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_72, i64 %bitcast_ln54_73, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1351" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1258 %llike_load_55 = load i12 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1352" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1263 %llike_1_load_56 = load i12 %llike_1_addr_90

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1353" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:99 %or_ln54_26 = or i12 %tmp_s, i12 27

]]></Node>
<StgValue><ssdm name="or_ln54_26"/></StgValue>
</operation>

<operation id="1354" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:100 %zext_ln54_35 = zext i12 %or_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="1355" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:101 %llike_addr_91 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="llike_addr_91"/></StgValue>
</operation>

<operation id="1356" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:237 %llike_1_addr_91 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="llike_1_addr_91"/></StgValue>
</operation>

<operation id="1357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:998 %bitcast_ln55_34 = bitcast i64 %p_79

]]></Node>
<StgValue><ssdm name="bitcast_ln55_34"/></StgValue>
</operation>

<operation id="1358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:999 %tmp_358 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1359" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1000 %trunc_ln55_34 = trunc i64 %bitcast_ln55_34

]]></Node>
<StgValue><ssdm name="trunc_ln55_34"/></StgValue>
</operation>

<operation id="1360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1001 %bitcast_ln55_35 = bitcast i64 %min_p_161

]]></Node>
<StgValue><ssdm name="bitcast_ln55_35"/></StgValue>
</operation>

<operation id="1361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1002 %tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1362" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1003 %trunc_ln55_35 = trunc i64 %bitcast_ln55_35

]]></Node>
<StgValue><ssdm name="trunc_ln55_35"/></StgValue>
</operation>

<operation id="1363" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1004 %icmp_ln55_68 = icmp_ne  i11 %tmp_358, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_68"/></StgValue>
</operation>

<operation id="1364" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1005 %icmp_ln55_69 = icmp_eq  i52 %trunc_ln55_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_69"/></StgValue>
</operation>

<operation id="1365" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1006 %or_ln55_65 = or i1 %icmp_ln55_69, i1 %icmp_ln55_68

]]></Node>
<StgValue><ssdm name="or_ln55_65"/></StgValue>
</operation>

<operation id="1366" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1007 %icmp_ln55_70 = icmp_ne  i11 %tmp_360, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_70"/></StgValue>
</operation>

<operation id="1367" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1008 %icmp_ln55_71 = icmp_eq  i52 %trunc_ln55_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_71"/></StgValue>
</operation>

<operation id="1368" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1009 %or_ln55_66 = or i1 %icmp_ln55_71, i1 %icmp_ln55_70

]]></Node>
<StgValue><ssdm name="or_ln55_66"/></StgValue>
</operation>

<operation id="1369" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1010 %and_ln55_34 = and i1 %or_ln55_65, i1 %or_ln55_66

]]></Node>
<StgValue><ssdm name="and_ln55_34"/></StgValue>
</operation>

<operation id="1370" st_id="39" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1011 %tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1371" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1012 %and_ln55_35 = and i1 %and_ln55_34, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="and_ln55_35"/></StgValue>
</operation>

<operation id="1372" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1013 %min_p_163 = select i1 %and_ln55_35, i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="min_p_163"/></StgValue>
</operation>

<operation id="1373" st_id="39" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1044 %tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1374" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1098 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_82, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1377" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1378" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1234 %bitcast_ln54_74 = bitcast i64 %tmp_18

]]></Node>
<StgValue><ssdm name="bitcast_ln54_74"/></StgValue>
</operation>

<operation id="1380" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1381" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1258 %llike_load_55 = load i12 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1259 %zext_ln54_131 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_131"/></StgValue>
</operation>

<operation id="1383" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1260 %lshr_ln54_56 = lshr i128 %llike_load_55, i128 %zext_ln54_131

]]></Node>
<StgValue><ssdm name="lshr_ln54_56"/></StgValue>
</operation>

<operation id="1384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1261 %trunc_ln54_65 = trunc i128 %lshr_ln54_56

]]></Node>
<StgValue><ssdm name="trunc_ln54_65"/></StgValue>
</operation>

<operation id="1385" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1262 %bitcast_ln54_75 = bitcast i64 %trunc_ln54_65

]]></Node>
<StgValue><ssdm name="bitcast_ln54_75"/></StgValue>
</operation>

<operation id="1386" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1263 %llike_1_load_56 = load i12 %llike_1_addr_90

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="1387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1264 %zext_ln54_132 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_132"/></StgValue>
</operation>

<operation id="1388" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1265 %lshr_ln54_57 = lshr i128 %llike_1_load_56, i128 %zext_ln54_132

]]></Node>
<StgValue><ssdm name="lshr_ln54_57"/></StgValue>
</operation>

<operation id="1389" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1266 %trunc_ln54_66 = trunc i128 %lshr_ln54_57

]]></Node>
<StgValue><ssdm name="trunc_ln54_66"/></StgValue>
</operation>

<operation id="1390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1267 %bitcast_ln54_76 = bitcast i64 %trunc_ln54_66

]]></Node>
<StgValue><ssdm name="bitcast_ln54_76"/></StgValue>
</operation>

<operation id="1391" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1268 %tmp_314 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_75, i64 %bitcast_ln54_76, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1392" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1291 %llike_load_57 = load i12 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1393" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1296 %llike_1_load_58 = load i12 %llike_1_addr_91

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1394" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:102 %or_ln54_27 = or i12 %tmp_s, i12 28

]]></Node>
<StgValue><ssdm name="or_ln54_27"/></StgValue>
</operation>

<operation id="1395" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:103 %zext_ln54_36 = zext i12 %or_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="1396" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:104 %llike_addr_92 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="llike_addr_92"/></StgValue>
</operation>

<operation id="1397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:238 %llike_1_addr_92 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="llike_1_addr_92"/></StgValue>
</operation>

<operation id="1398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1031 %bitcast_ln55_36 = bitcast i64 %p_80

]]></Node>
<StgValue><ssdm name="bitcast_ln55_36"/></StgValue>
</operation>

<operation id="1399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1032 %tmp_364 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1033 %trunc_ln55_36 = trunc i64 %bitcast_ln55_36

]]></Node>
<StgValue><ssdm name="trunc_ln55_36"/></StgValue>
</operation>

<operation id="1401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1034 %bitcast_ln55_37 = bitcast i64 %min_p_163

]]></Node>
<StgValue><ssdm name="bitcast_ln55_37"/></StgValue>
</operation>

<operation id="1402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1035 %tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1036 %trunc_ln55_37 = trunc i64 %bitcast_ln55_37

]]></Node>
<StgValue><ssdm name="trunc_ln55_37"/></StgValue>
</operation>

<operation id="1404" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1037 %icmp_ln55_72 = icmp_ne  i11 %tmp_364, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_72"/></StgValue>
</operation>

<operation id="1405" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1038 %icmp_ln55_73 = icmp_eq  i52 %trunc_ln55_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_73"/></StgValue>
</operation>

<operation id="1406" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1039 %or_ln55_67 = or i1 %icmp_ln55_73, i1 %icmp_ln55_72

]]></Node>
<StgValue><ssdm name="or_ln55_67"/></StgValue>
</operation>

<operation id="1407" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1040 %icmp_ln55_74 = icmp_ne  i11 %tmp_365, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_74"/></StgValue>
</operation>

<operation id="1408" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1041 %icmp_ln55_75 = icmp_eq  i52 %trunc_ln55_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_75"/></StgValue>
</operation>

<operation id="1409" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1042 %or_ln55_68 = or i1 %icmp_ln55_75, i1 %icmp_ln55_74

]]></Node>
<StgValue><ssdm name="or_ln55_68"/></StgValue>
</operation>

<operation id="1410" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1043 %and_ln55_36 = and i1 %or_ln55_67, i1 %or_ln55_68

]]></Node>
<StgValue><ssdm name="and_ln55_36"/></StgValue>
</operation>

<operation id="1411" st_id="40" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1044 %tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1412" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1045 %and_ln55_37 = and i1 %and_ln55_36, i1 %tmp_366

]]></Node>
<StgValue><ssdm name="and_ln55_37"/></StgValue>
</operation>

<operation id="1413" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1046 %min_p_165 = select i1 %and_ln55_37, i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="min_p_165"/></StgValue>
</operation>

<operation id="1414" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1047 %select_ln55_32 = select i1 %and_ln55_37, i5 19, i5 18

]]></Node>
<StgValue><ssdm name="select_ln55_32"/></StgValue>
</operation>

<operation id="1415" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1048 %or_ln55_8 = or i1 %and_ln55_37, i1 %and_ln55_35

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="1416" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1049 %min_s_43 = select i1 %or_ln55_8, i5 %select_ln55_32, i5 %min_s_42

]]></Node>
<StgValue><ssdm name="min_s_43"/></StgValue>
</operation>

<operation id="1417" st_id="40" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1080 %tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1418" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1419" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1134 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_83, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1420" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1421" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1422" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1270 %bitcast_ln54_77 = bitcast i64 %tmp_19

]]></Node>
<StgValue><ssdm name="bitcast_ln54_77"/></StgValue>
</operation>

<operation id="1424" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1425" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1291 %llike_load_57 = load i12 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1292 %zext_ln54_133 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_133"/></StgValue>
</operation>

<operation id="1427" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1293 %lshr_ln54_58 = lshr i128 %llike_load_57, i128 %zext_ln54_133

]]></Node>
<StgValue><ssdm name="lshr_ln54_58"/></StgValue>
</operation>

<operation id="1428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1294 %trunc_ln54_67 = trunc i128 %lshr_ln54_58

]]></Node>
<StgValue><ssdm name="trunc_ln54_67"/></StgValue>
</operation>

<operation id="1429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1295 %bitcast_ln54_78 = bitcast i64 %trunc_ln54_67

]]></Node>
<StgValue><ssdm name="bitcast_ln54_78"/></StgValue>
</operation>

<operation id="1430" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1296 %llike_1_load_58 = load i12 %llike_1_addr_91

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>

<operation id="1431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1297 %zext_ln54_134 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_134"/></StgValue>
</operation>

<operation id="1432" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1298 %lshr_ln54_59 = lshr i128 %llike_1_load_58, i128 %zext_ln54_134

]]></Node>
<StgValue><ssdm name="lshr_ln54_59"/></StgValue>
</operation>

<operation id="1433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1299 %trunc_ln54_68 = trunc i128 %lshr_ln54_59

]]></Node>
<StgValue><ssdm name="trunc_ln54_68"/></StgValue>
</operation>

<operation id="1434" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1300 %bitcast_ln54_79 = bitcast i64 %trunc_ln54_68

]]></Node>
<StgValue><ssdm name="bitcast_ln54_79"/></StgValue>
</operation>

<operation id="1435" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1301 %tmp_325 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_78, i64 %bitcast_ln54_79, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1436" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1327 %llike_load_59 = load i12 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1437" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1332 %llike_1_load_60 = load i12 %llike_1_addr_92

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:105 %or_ln54_28 = or i12 %tmp_s, i12 29

]]></Node>
<StgValue><ssdm name="or_ln54_28"/></StgValue>
</operation>

<operation id="1439" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:106 %zext_ln54_37 = zext i12 %or_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="1440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:107 %llike_addr_93 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="llike_addr_93"/></StgValue>
</operation>

<operation id="1441" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:239 %llike_1_addr_93 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="llike_1_addr_93"/></StgValue>
</operation>

<operation id="1442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1067 %bitcast_ln55_38 = bitcast i64 %p_81

]]></Node>
<StgValue><ssdm name="bitcast_ln55_38"/></StgValue>
</operation>

<operation id="1443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1068 %tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1069 %trunc_ln55_38 = trunc i64 %bitcast_ln55_38

]]></Node>
<StgValue><ssdm name="trunc_ln55_38"/></StgValue>
</operation>

<operation id="1445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1070 %bitcast_ln55_39 = bitcast i64 %min_p_165

]]></Node>
<StgValue><ssdm name="bitcast_ln55_39"/></StgValue>
</operation>

<operation id="1446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1071 %tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1072 %trunc_ln55_39 = trunc i64 %bitcast_ln55_39

]]></Node>
<StgValue><ssdm name="trunc_ln55_39"/></StgValue>
</operation>

<operation id="1448" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1073 %icmp_ln55_76 = icmp_ne  i11 %tmp_368, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_76"/></StgValue>
</operation>

<operation id="1449" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1074 %icmp_ln55_77 = icmp_eq  i52 %trunc_ln55_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_77"/></StgValue>
</operation>

<operation id="1450" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1075 %or_ln55_69 = or i1 %icmp_ln55_77, i1 %icmp_ln55_76

]]></Node>
<StgValue><ssdm name="or_ln55_69"/></StgValue>
</operation>

<operation id="1451" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1076 %icmp_ln55_78 = icmp_ne  i11 %tmp_369, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_78"/></StgValue>
</operation>

<operation id="1452" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1077 %icmp_ln55_79 = icmp_eq  i52 %trunc_ln55_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_79"/></StgValue>
</operation>

<operation id="1453" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1078 %or_ln55_70 = or i1 %icmp_ln55_79, i1 %icmp_ln55_78

]]></Node>
<StgValue><ssdm name="or_ln55_70"/></StgValue>
</operation>

<operation id="1454" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1079 %and_ln55_38 = and i1 %or_ln55_69, i1 %or_ln55_70

]]></Node>
<StgValue><ssdm name="and_ln55_38"/></StgValue>
</operation>

<operation id="1455" st_id="41" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1080 %tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1456" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1081 %and_ln55_39 = and i1 %and_ln55_38, i1 %tmp_370

]]></Node>
<StgValue><ssdm name="and_ln55_39"/></StgValue>
</operation>

<operation id="1457" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1082 %min_p_167 = select i1 %and_ln55_39, i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="min_p_167"/></StgValue>
</operation>

<operation id="1458" st_id="41" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1113 %tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1459" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1167 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_84, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1461" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1462" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1463" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1303 %bitcast_ln54_80 = bitcast i64 %tmp_20

]]></Node>
<StgValue><ssdm name="bitcast_ln54_80"/></StgValue>
</operation>

<operation id="1465" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1466" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1327 %llike_load_59 = load i12 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1328 %zext_ln54_135 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_135"/></StgValue>
</operation>

<operation id="1468" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1329 %lshr_ln54_60 = lshr i128 %llike_load_59, i128 %zext_ln54_135

]]></Node>
<StgValue><ssdm name="lshr_ln54_60"/></StgValue>
</operation>

<operation id="1469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1330 %trunc_ln54_69 = trunc i128 %lshr_ln54_60

]]></Node>
<StgValue><ssdm name="trunc_ln54_69"/></StgValue>
</operation>

<operation id="1470" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1331 %bitcast_ln54_81 = bitcast i64 %trunc_ln54_69

]]></Node>
<StgValue><ssdm name="bitcast_ln54_81"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1332 %llike_1_load_60 = load i12 %llike_1_addr_92

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1333 %zext_ln54_136 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_136"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1334 %lshr_ln54_61 = lshr i128 %llike_1_load_60, i128 %zext_ln54_136

]]></Node>
<StgValue><ssdm name="lshr_ln54_61"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1335 %trunc_ln54_70 = trunc i128 %lshr_ln54_61

]]></Node>
<StgValue><ssdm name="trunc_ln54_70"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1336 %bitcast_ln54_82 = bitcast i64 %trunc_ln54_70

]]></Node>
<StgValue><ssdm name="bitcast_ln54_82"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1337 %tmp_336 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_81, i64 %bitcast_ln54_82, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1360 %llike_load_61 = load i12 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1365 %llike_1_load_62 = load i12 %llike_1_addr_93

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:108 %or_ln54_29 = or i12 %tmp_s, i12 30

]]></Node>
<StgValue><ssdm name="or_ln54_29"/></StgValue>
</operation>

<operation id="1480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:109 %zext_ln54_38 = zext i12 %or_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:110 %llike_addr_94 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="llike_addr_94"/></StgValue>
</operation>

<operation id="1482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:240 %llike_1_addr_94 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="llike_1_addr_94"/></StgValue>
</operation>

<operation id="1483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1100 %bitcast_ln55_40 = bitcast i64 %p_82

]]></Node>
<StgValue><ssdm name="bitcast_ln55_40"/></StgValue>
</operation>

<operation id="1484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1101 %tmp_373 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1102 %trunc_ln55_40 = trunc i64 %bitcast_ln55_40

]]></Node>
<StgValue><ssdm name="trunc_ln55_40"/></StgValue>
</operation>

<operation id="1486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1103 %bitcast_ln55_41 = bitcast i64 %min_p_167

]]></Node>
<StgValue><ssdm name="bitcast_ln55_41"/></StgValue>
</operation>

<operation id="1487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1104 %tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1105 %trunc_ln55_41 = trunc i64 %bitcast_ln55_41

]]></Node>
<StgValue><ssdm name="trunc_ln55_41"/></StgValue>
</operation>

<operation id="1489" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1106 %icmp_ln55_80 = icmp_ne  i11 %tmp_373, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_80"/></StgValue>
</operation>

<operation id="1490" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1107 %icmp_ln55_81 = icmp_eq  i52 %trunc_ln55_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_81"/></StgValue>
</operation>

<operation id="1491" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1108 %or_ln55_71 = or i1 %icmp_ln55_81, i1 %icmp_ln55_80

]]></Node>
<StgValue><ssdm name="or_ln55_71"/></StgValue>
</operation>

<operation id="1492" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1109 %icmp_ln55_82 = icmp_ne  i11 %tmp_375, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_82"/></StgValue>
</operation>

<operation id="1493" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1110 %icmp_ln55_83 = icmp_eq  i52 %trunc_ln55_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_83"/></StgValue>
</operation>

<operation id="1494" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1111 %or_ln55_72 = or i1 %icmp_ln55_83, i1 %icmp_ln55_82

]]></Node>
<StgValue><ssdm name="or_ln55_72"/></StgValue>
</operation>

<operation id="1495" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1112 %and_ln55_40 = and i1 %or_ln55_71, i1 %or_ln55_72

]]></Node>
<StgValue><ssdm name="and_ln55_40"/></StgValue>
</operation>

<operation id="1496" st_id="42" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1113 %tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1497" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1114 %and_ln55_41 = and i1 %and_ln55_40, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln55_41"/></StgValue>
</operation>

<operation id="1498" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1115 %min_p_169 = select i1 %and_ln55_41, i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="min_p_169"/></StgValue>
</operation>

<operation id="1499" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1116 %select_ln55_36 = select i1 %and_ln55_41, i5 21, i5 20

]]></Node>
<StgValue><ssdm name="select_ln55_36"/></StgValue>
</operation>

<operation id="1500" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1117 %or_ln55_9 = or i1 %and_ln55_41, i1 %and_ln55_39

]]></Node>
<StgValue><ssdm name="or_ln55_9"/></StgValue>
</operation>

<operation id="1501" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1118 %min_s_44 = select i1 %or_ln55_9, i5 %select_ln55_36, i5 %min_s_43

]]></Node>
<StgValue><ssdm name="min_s_44"/></StgValue>
</operation>

<operation id="1502" st_id="42" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1149 %tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1503" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1504" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1203 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_85, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1505" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1506" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1507" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1339 %bitcast_ln54_83 = bitcast i64 %tmp_400

]]></Node>
<StgValue><ssdm name="bitcast_ln54_83"/></StgValue>
</operation>

<operation id="1509" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1510" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1360 %llike_load_61 = load i12 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="1511" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1361 %zext_ln54_137 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_137"/></StgValue>
</operation>

<operation id="1512" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1362 %lshr_ln54_62 = lshr i128 %llike_load_61, i128 %zext_ln54_137

]]></Node>
<StgValue><ssdm name="lshr_ln54_62"/></StgValue>
</operation>

<operation id="1513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1363 %trunc_ln54_71 = trunc i128 %lshr_ln54_62

]]></Node>
<StgValue><ssdm name="trunc_ln54_71"/></StgValue>
</operation>

<operation id="1514" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1364 %bitcast_ln54_84 = bitcast i64 %trunc_ln54_71

]]></Node>
<StgValue><ssdm name="bitcast_ln54_84"/></StgValue>
</operation>

<operation id="1515" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1365 %llike_1_load_62 = load i12 %llike_1_addr_93

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>

<operation id="1516" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1366 %zext_ln54_138 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_138"/></StgValue>
</operation>

<operation id="1517" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1367 %lshr_ln54_63 = lshr i128 %llike_1_load_62, i128 %zext_ln54_138

]]></Node>
<StgValue><ssdm name="lshr_ln54_63"/></StgValue>
</operation>

<operation id="1518" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1368 %trunc_ln54_72 = trunc i128 %lshr_ln54_63

]]></Node>
<StgValue><ssdm name="trunc_ln54_72"/></StgValue>
</operation>

<operation id="1519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1369 %bitcast_ln54_85 = bitcast i64 %trunc_ln54_72

]]></Node>
<StgValue><ssdm name="bitcast_ln54_85"/></StgValue>
</operation>

<operation id="1520" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1370 %tmp_347 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_84, i64 %bitcast_ln54_85, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1521" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1409 %llike_load_63 = load i12 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="1522" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1414 %llike_1_load = load i12 %llike_1_addr_94

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1523" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:111 %or_ln54_30 = or i12 %tmp_s, i12 31

]]></Node>
<StgValue><ssdm name="or_ln54_30"/></StgValue>
</operation>

<operation id="1524" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:112 %zext_ln54_39 = zext i12 %or_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="1525" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:113 %llike_addr_95 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="llike_addr_95"/></StgValue>
</operation>

<operation id="1526" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:241 %llike_1_addr_95 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="llike_1_addr_95"/></StgValue>
</operation>

<operation id="1527" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1136 %bitcast_ln55_42 = bitcast i64 %p_83

]]></Node>
<StgValue><ssdm name="bitcast_ln55_42"/></StgValue>
</operation>

<operation id="1528" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1137 %tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1138 %trunc_ln55_42 = trunc i64 %bitcast_ln55_42

]]></Node>
<StgValue><ssdm name="trunc_ln55_42"/></StgValue>
</operation>

<operation id="1530" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1139 %bitcast_ln55_43 = bitcast i64 %min_p_169

]]></Node>
<StgValue><ssdm name="bitcast_ln55_43"/></StgValue>
</operation>

<operation id="1531" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1140 %tmp_379 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1141 %trunc_ln55_43 = trunc i64 %bitcast_ln55_43

]]></Node>
<StgValue><ssdm name="trunc_ln55_43"/></StgValue>
</operation>

<operation id="1533" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1142 %icmp_ln55_84 = icmp_ne  i11 %tmp_378, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_84"/></StgValue>
</operation>

<operation id="1534" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1143 %icmp_ln55_85 = icmp_eq  i52 %trunc_ln55_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_85"/></StgValue>
</operation>

<operation id="1535" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1144 %or_ln55_73 = or i1 %icmp_ln55_85, i1 %icmp_ln55_84

]]></Node>
<StgValue><ssdm name="or_ln55_73"/></StgValue>
</operation>

<operation id="1536" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1145 %icmp_ln55_86 = icmp_ne  i11 %tmp_379, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_86"/></StgValue>
</operation>

<operation id="1537" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1146 %icmp_ln55_87 = icmp_eq  i52 %trunc_ln55_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_87"/></StgValue>
</operation>

<operation id="1538" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1147 %or_ln55_74 = or i1 %icmp_ln55_87, i1 %icmp_ln55_86

]]></Node>
<StgValue><ssdm name="or_ln55_74"/></StgValue>
</operation>

<operation id="1539" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1148 %and_ln55_42 = and i1 %or_ln55_73, i1 %or_ln55_74

]]></Node>
<StgValue><ssdm name="and_ln55_42"/></StgValue>
</operation>

<operation id="1540" st_id="43" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1149 %tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1541" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1150 %and_ln55_43 = and i1 %and_ln55_42, i1 %tmp_380

]]></Node>
<StgValue><ssdm name="and_ln55_43"/></StgValue>
</operation>

<operation id="1542" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1151 %min_p_171 = select i1 %and_ln55_43, i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="min_p_171"/></StgValue>
</operation>

<operation id="1543" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1182 %tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1544" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1545" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1236 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_86, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1546" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1547" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1548" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1549" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1550" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1409 %llike_load_63 = load i12 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="1551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1410 %zext_ln54_141 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_141"/></StgValue>
</operation>

<operation id="1552" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1411 %lshr_ln54_66 = lshr i128 %llike_load_63, i128 %zext_ln54_141

]]></Node>
<StgValue><ssdm name="lshr_ln54_66"/></StgValue>
</operation>

<operation id="1553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1412 %trunc_ln54_75 = trunc i128 %lshr_ln54_66

]]></Node>
<StgValue><ssdm name="trunc_ln54_75"/></StgValue>
</operation>

<operation id="1554" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1413 %bitcast_ln54_88 = bitcast i64 %trunc_ln54_75

]]></Node>
<StgValue><ssdm name="bitcast_ln54_88"/></StgValue>
</operation>

<operation id="1555" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1414 %llike_1_load = load i12 %llike_1_addr_94

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>

<operation id="1556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1415 %zext_ln54_142 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_142"/></StgValue>
</operation>

<operation id="1557" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1416 %lshr_ln54_67 = lshr i128 %llike_1_load, i128 %zext_ln54_142

]]></Node>
<StgValue><ssdm name="lshr_ln54_67"/></StgValue>
</operation>

<operation id="1558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1417 %trunc_ln54_76 = trunc i128 %lshr_ln54_67

]]></Node>
<StgValue><ssdm name="trunc_ln54_76"/></StgValue>
</operation>

<operation id="1559" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1418 %bitcast_ln54_89 = bitcast i64 %trunc_ln54_76

]]></Node>
<StgValue><ssdm name="bitcast_ln54_89"/></StgValue>
</operation>

<operation id="1560" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1419 %tmp_359 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_88, i64 %bitcast_ln54_89, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1561" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1455 %llike_load = load i12 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="1562" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1460 %llike_1_load_64 = load i12 %llike_1_addr_95

]]></Node>
<StgValue><ssdm name="llike_1_load_64"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1563" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:114 %or_ln54_31 = or i12 %tmp_s, i12 32

]]></Node>
<StgValue><ssdm name="or_ln54_31"/></StgValue>
</operation>

<operation id="1564" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:115 %zext_ln54_40 = zext i12 %or_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="1565" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:116 %llike_addr_96 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="llike_addr_96"/></StgValue>
</operation>

<operation id="1566" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:242 %llike_1_addr_96 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="llike_1_addr_96"/></StgValue>
</operation>

<operation id="1567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1169 %bitcast_ln55_44 = bitcast i64 %p_84

]]></Node>
<StgValue><ssdm name="bitcast_ln55_44"/></StgValue>
</operation>

<operation id="1568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1170 %tmp_382 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1569" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1171 %trunc_ln55_44 = trunc i64 %bitcast_ln55_44

]]></Node>
<StgValue><ssdm name="trunc_ln55_44"/></StgValue>
</operation>

<operation id="1570" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1172 %bitcast_ln55_45 = bitcast i64 %min_p_171

]]></Node>
<StgValue><ssdm name="bitcast_ln55_45"/></StgValue>
</operation>

<operation id="1571" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1173 %tmp_384 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1174 %trunc_ln55_45 = trunc i64 %bitcast_ln55_45

]]></Node>
<StgValue><ssdm name="trunc_ln55_45"/></StgValue>
</operation>

<operation id="1573" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1175 %icmp_ln55_88 = icmp_ne  i11 %tmp_382, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_88"/></StgValue>
</operation>

<operation id="1574" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1176 %icmp_ln55_89 = icmp_eq  i52 %trunc_ln55_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_89"/></StgValue>
</operation>

<operation id="1575" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1177 %or_ln55_75 = or i1 %icmp_ln55_89, i1 %icmp_ln55_88

]]></Node>
<StgValue><ssdm name="or_ln55_75"/></StgValue>
</operation>

<operation id="1576" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1178 %icmp_ln55_90 = icmp_ne  i11 %tmp_384, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_90"/></StgValue>
</operation>

<operation id="1577" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1179 %icmp_ln55_91 = icmp_eq  i52 %trunc_ln55_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_91"/></StgValue>
</operation>

<operation id="1578" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1180 %or_ln55_76 = or i1 %icmp_ln55_91, i1 %icmp_ln55_90

]]></Node>
<StgValue><ssdm name="or_ln55_76"/></StgValue>
</operation>

<operation id="1579" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1181 %and_ln55_44 = and i1 %or_ln55_75, i1 %or_ln55_76

]]></Node>
<StgValue><ssdm name="and_ln55_44"/></StgValue>
</operation>

<operation id="1580" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1182 %tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1581" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1183 %and_ln55_45 = and i1 %and_ln55_44, i1 %tmp_385

]]></Node>
<StgValue><ssdm name="and_ln55_45"/></StgValue>
</operation>

<operation id="1582" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1184 %min_p_173 = select i1 %and_ln55_45, i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="min_p_173"/></StgValue>
</operation>

<operation id="1583" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1185 %select_ln55_40 = select i1 %and_ln55_45, i5 23, i5 22

]]></Node>
<StgValue><ssdm name="select_ln55_40"/></StgValue>
</operation>

<operation id="1584" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1186 %or_ln55_10 = or i1 %and_ln55_45, i1 %and_ln55_43

]]></Node>
<StgValue><ssdm name="or_ln55_10"/></StgValue>
</operation>

<operation id="1585" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1187 %min_s_45 = select i1 %or_ln55_10, i5 %select_ln55_40, i5 %min_s_44

]]></Node>
<StgValue><ssdm name="min_s_45"/></StgValue>
</operation>

<operation id="1586" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1218 %tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1587" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1588" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1272 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_87, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1589" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1590" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1591" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1592" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1593" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1455 %llike_load = load i12 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="1594" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1456 %zext_ln54_145 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_145"/></StgValue>
</operation>

<operation id="1595" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1457 %lshr_ln54_70 = lshr i128 %llike_load, i128 %zext_ln54_145

]]></Node>
<StgValue><ssdm name="lshr_ln54_70"/></StgValue>
</operation>

<operation id="1596" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1458 %trunc_ln54_79 = trunc i128 %lshr_ln54_70

]]></Node>
<StgValue><ssdm name="trunc_ln54_79"/></StgValue>
</operation>

<operation id="1597" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1459 %bitcast_ln54_92 = bitcast i64 %trunc_ln54_79

]]></Node>
<StgValue><ssdm name="bitcast_ln54_92"/></StgValue>
</operation>

<operation id="1598" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1460 %llike_1_load_64 = load i12 %llike_1_addr_95

]]></Node>
<StgValue><ssdm name="llike_1_load_64"/></StgValue>
</operation>

<operation id="1599" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1461 %zext_ln54_146 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_146"/></StgValue>
</operation>

<operation id="1600" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1462 %lshr_ln54_71 = lshr i128 %llike_1_load_64, i128 %zext_ln54_146

]]></Node>
<StgValue><ssdm name="lshr_ln54_71"/></StgValue>
</operation>

<operation id="1601" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1463 %trunc_ln54_80 = trunc i128 %lshr_ln54_71

]]></Node>
<StgValue><ssdm name="trunc_ln54_80"/></StgValue>
</operation>

<operation id="1602" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1464 %bitcast_ln54_93 = bitcast i64 %trunc_ln54_80

]]></Node>
<StgValue><ssdm name="bitcast_ln54_93"/></StgValue>
</operation>

<operation id="1603" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1465 %tmp_371 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_92, i64 %bitcast_ln54_93, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1604" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1505 %llike_load_64 = load i12 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="1605" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1510 %llike_1_load_65 = load i12 %llike_1_addr_96

]]></Node>
<StgValue><ssdm name="llike_1_load_65"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1606" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:117 %or_ln54_32 = or i12 %tmp_s, i12 33

]]></Node>
<StgValue><ssdm name="or_ln54_32"/></StgValue>
</operation>

<operation id="1607" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:118 %zext_ln54_41 = zext i12 %or_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="1608" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:119 %llike_addr_97 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="llike_addr_97"/></StgValue>
</operation>

<operation id="1609" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:243 %llike_1_addr_97 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="llike_1_addr_97"/></StgValue>
</operation>

<operation id="1610" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1205 %bitcast_ln55_46 = bitcast i64 %p_85

]]></Node>
<StgValue><ssdm name="bitcast_ln55_46"/></StgValue>
</operation>

<operation id="1611" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1206 %tmp_387 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1612" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1207 %trunc_ln55_46 = trunc i64 %bitcast_ln55_46

]]></Node>
<StgValue><ssdm name="trunc_ln55_46"/></StgValue>
</operation>

<operation id="1613" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1208 %bitcast_ln55_47 = bitcast i64 %min_p_173

]]></Node>
<StgValue><ssdm name="bitcast_ln55_47"/></StgValue>
</operation>

<operation id="1614" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1209 %tmp_388 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1615" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1210 %trunc_ln55_47 = trunc i64 %bitcast_ln55_47

]]></Node>
<StgValue><ssdm name="trunc_ln55_47"/></StgValue>
</operation>

<operation id="1616" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1211 %icmp_ln55_92 = icmp_ne  i11 %tmp_387, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_92"/></StgValue>
</operation>

<operation id="1617" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1212 %icmp_ln55_93 = icmp_eq  i52 %trunc_ln55_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_93"/></StgValue>
</operation>

<operation id="1618" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1213 %or_ln55_77 = or i1 %icmp_ln55_93, i1 %icmp_ln55_92

]]></Node>
<StgValue><ssdm name="or_ln55_77"/></StgValue>
</operation>

<operation id="1619" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1214 %icmp_ln55_94 = icmp_ne  i11 %tmp_388, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_94"/></StgValue>
</operation>

<operation id="1620" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1215 %icmp_ln55_95 = icmp_eq  i52 %trunc_ln55_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_95"/></StgValue>
</operation>

<operation id="1621" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1216 %or_ln55_78 = or i1 %icmp_ln55_95, i1 %icmp_ln55_94

]]></Node>
<StgValue><ssdm name="or_ln55_78"/></StgValue>
</operation>

<operation id="1622" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1217 %and_ln55_46 = and i1 %or_ln55_77, i1 %or_ln55_78

]]></Node>
<StgValue><ssdm name="and_ln55_46"/></StgValue>
</operation>

<operation id="1623" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1218 %tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1624" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1219 %and_ln55_47 = and i1 %and_ln55_46, i1 %tmp_389

]]></Node>
<StgValue><ssdm name="and_ln55_47"/></StgValue>
</operation>

<operation id="1625" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1220 %min_p_175 = select i1 %and_ln55_47, i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="min_p_175"/></StgValue>
</operation>

<operation id="1626" st_id="45" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1251 %tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1627" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1628" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1305 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_88, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1629" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1630" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1631" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1632" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1633" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1505 %llike_load_64 = load i12 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="1634" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1506 %zext_ln54_149 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_149"/></StgValue>
</operation>

<operation id="1635" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1507 %lshr_ln54_74 = lshr i128 %llike_load_64, i128 %zext_ln54_149

]]></Node>
<StgValue><ssdm name="lshr_ln54_74"/></StgValue>
</operation>

<operation id="1636" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1508 %trunc_ln54_83 = trunc i128 %lshr_ln54_74

]]></Node>
<StgValue><ssdm name="trunc_ln54_83"/></StgValue>
</operation>

<operation id="1637" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1509 %bitcast_ln54_96 = bitcast i64 %trunc_ln54_83

]]></Node>
<StgValue><ssdm name="bitcast_ln54_96"/></StgValue>
</operation>

<operation id="1638" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1510 %llike_1_load_65 = load i12 %llike_1_addr_96

]]></Node>
<StgValue><ssdm name="llike_1_load_65"/></StgValue>
</operation>

<operation id="1639" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1511 %zext_ln54_150 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_150"/></StgValue>
</operation>

<operation id="1640" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1512 %lshr_ln54_75 = lshr i128 %llike_1_load_65, i128 %zext_ln54_150

]]></Node>
<StgValue><ssdm name="lshr_ln54_75"/></StgValue>
</operation>

<operation id="1641" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1513 %trunc_ln54_84 = trunc i128 %lshr_ln54_75

]]></Node>
<StgValue><ssdm name="trunc_ln54_84"/></StgValue>
</operation>

<operation id="1642" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1514 %bitcast_ln54_97 = bitcast i64 %trunc_ln54_84

]]></Node>
<StgValue><ssdm name="bitcast_ln54_97"/></StgValue>
</operation>

<operation id="1643" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1515 %tmp_383 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_96, i64 %bitcast_ln54_97, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1644" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1540 %llike_load_65 = load i12 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="1645" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1545 %llike_1_load_66 = load i12 %llike_1_addr_97

]]></Node>
<StgValue><ssdm name="llike_1_load_66"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:120 %or_ln54_33 = or i12 %tmp_s, i12 34

]]></Node>
<StgValue><ssdm name="or_ln54_33"/></StgValue>
</operation>

<operation id="1647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:121 %zext_ln54_42 = zext i12 %or_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="1648" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:122 %llike_addr_98 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="llike_addr_98"/></StgValue>
</operation>

<operation id="1649" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:244 %llike_1_addr_98 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="llike_1_addr_98"/></StgValue>
</operation>

<operation id="1650" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1238 %bitcast_ln55_48 = bitcast i64 %p_86

]]></Node>
<StgValue><ssdm name="bitcast_ln55_48"/></StgValue>
</operation>

<operation id="1651" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1239 %tmp_390 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1652" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1240 %trunc_ln55_48 = trunc i64 %bitcast_ln55_48

]]></Node>
<StgValue><ssdm name="trunc_ln55_48"/></StgValue>
</operation>

<operation id="1653" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1241 %bitcast_ln55_49 = bitcast i64 %min_p_175

]]></Node>
<StgValue><ssdm name="bitcast_ln55_49"/></StgValue>
</operation>

<operation id="1654" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1242 %tmp_391 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1655" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1243 %trunc_ln55_49 = trunc i64 %bitcast_ln55_49

]]></Node>
<StgValue><ssdm name="trunc_ln55_49"/></StgValue>
</operation>

<operation id="1656" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1244 %icmp_ln55_96 = icmp_ne  i11 %tmp_390, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_96"/></StgValue>
</operation>

<operation id="1657" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1245 %icmp_ln55_97 = icmp_eq  i52 %trunc_ln55_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_97"/></StgValue>
</operation>

<operation id="1658" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1246 %or_ln55_79 = or i1 %icmp_ln55_97, i1 %icmp_ln55_96

]]></Node>
<StgValue><ssdm name="or_ln55_79"/></StgValue>
</operation>

<operation id="1659" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1247 %icmp_ln55_98 = icmp_ne  i11 %tmp_391, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_98"/></StgValue>
</operation>

<operation id="1660" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1248 %icmp_ln55_99 = icmp_eq  i52 %trunc_ln55_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_99"/></StgValue>
</operation>

<operation id="1661" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1249 %or_ln55_80 = or i1 %icmp_ln55_99, i1 %icmp_ln55_98

]]></Node>
<StgValue><ssdm name="or_ln55_80"/></StgValue>
</operation>

<operation id="1662" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1250 %and_ln55_48 = and i1 %or_ln55_79, i1 %or_ln55_80

]]></Node>
<StgValue><ssdm name="and_ln55_48"/></StgValue>
</operation>

<operation id="1663" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1251 %tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1664" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1252 %and_ln55_49 = and i1 %and_ln55_48, i1 %tmp_392

]]></Node>
<StgValue><ssdm name="and_ln55_49"/></StgValue>
</operation>

<operation id="1665" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1253 %min_p_177 = select i1 %and_ln55_49, i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="min_p_177"/></StgValue>
</operation>

<operation id="1666" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1254 %select_ln55_47 = select i1 %and_ln55_49, i5 25, i5 24

]]></Node>
<StgValue><ssdm name="select_ln55_47"/></StgValue>
</operation>

<operation id="1667" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1255 %or_ln55_11 = or i1 %and_ln55_49, i1 %and_ln55_47

]]></Node>
<StgValue><ssdm name="or_ln55_11"/></StgValue>
</operation>

<operation id="1668" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1256 %min_s_46 = select i1 %or_ln55_11, i5 %select_ln55_47, i5 %min_s_45

]]></Node>
<StgValue><ssdm name="min_s_46"/></StgValue>
</operation>

<operation id="1669" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1287 %tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1670" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1671" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1341 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_89, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1672" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1673" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1674" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1519 %bitcast_ln54_98 = bitcast i64 %trunc_ln54_85

]]></Node>
<StgValue><ssdm name="bitcast_ln54_98"/></StgValue>
</operation>

<operation id="1676" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1677" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1540 %llike_load_65 = load i12 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="1678" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1541 %zext_ln54_151 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_151"/></StgValue>
</operation>

<operation id="1679" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1542 %lshr_ln54_76 = lshr i128 %llike_load_65, i128 %zext_ln54_151

]]></Node>
<StgValue><ssdm name="lshr_ln54_76"/></StgValue>
</operation>

<operation id="1680" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1543 %trunc_ln54_86 = trunc i128 %lshr_ln54_76

]]></Node>
<StgValue><ssdm name="trunc_ln54_86"/></StgValue>
</operation>

<operation id="1681" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1544 %bitcast_ln54_99 = bitcast i64 %trunc_ln54_86

]]></Node>
<StgValue><ssdm name="bitcast_ln54_99"/></StgValue>
</operation>

<operation id="1682" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1545 %llike_1_load_66 = load i12 %llike_1_addr_97

]]></Node>
<StgValue><ssdm name="llike_1_load_66"/></StgValue>
</operation>

<operation id="1683" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1546 %zext_ln54_152 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_152"/></StgValue>
</operation>

<operation id="1684" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1547 %lshr_ln54_77 = lshr i128 %llike_1_load_66, i128 %zext_ln54_152

]]></Node>
<StgValue><ssdm name="lshr_ln54_77"/></StgValue>
</operation>

<operation id="1685" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1548 %trunc_ln54_87 = trunc i128 %lshr_ln54_77

]]></Node>
<StgValue><ssdm name="trunc_ln54_87"/></StgValue>
</operation>

<operation id="1686" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1549 %bitcast_ln54_100 = bitcast i64 %trunc_ln54_87

]]></Node>
<StgValue><ssdm name="bitcast_ln54_100"/></StgValue>
</operation>

<operation id="1687" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1550 %tmp_394 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_99, i64 %bitcast_ln54_100, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1688" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1578 %llike_load_66 = load i12 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="1689" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1583 %llike_1_load_67 = load i12 %llike_1_addr_98

]]></Node>
<StgValue><ssdm name="llike_1_load_67"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1690" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:123 %or_ln54_34 = or i12 %tmp_s, i12 35

]]></Node>
<StgValue><ssdm name="or_ln54_34"/></StgValue>
</operation>

<operation id="1691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:124 %zext_ln54_43 = zext i12 %or_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="1692" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:125 %llike_addr_99 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="llike_addr_99"/></StgValue>
</operation>

<operation id="1693" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:245 %llike_1_addr_99 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="llike_1_addr_99"/></StgValue>
</operation>

<operation id="1694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1274 %bitcast_ln55_50 = bitcast i64 %p_87

]]></Node>
<StgValue><ssdm name="bitcast_ln55_50"/></StgValue>
</operation>

<operation id="1695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1275 %tmp_393 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1696" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1276 %trunc_ln55_50 = trunc i64 %bitcast_ln55_50

]]></Node>
<StgValue><ssdm name="trunc_ln55_50"/></StgValue>
</operation>

<operation id="1697" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1277 %bitcast_ln55_51 = bitcast i64 %min_p_177

]]></Node>
<StgValue><ssdm name="bitcast_ln55_51"/></StgValue>
</operation>

<operation id="1698" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1278 %tmp_395 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1279 %trunc_ln55_51 = trunc i64 %bitcast_ln55_51

]]></Node>
<StgValue><ssdm name="trunc_ln55_51"/></StgValue>
</operation>

<operation id="1700" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1280 %icmp_ln55_100 = icmp_ne  i11 %tmp_393, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_100"/></StgValue>
</operation>

<operation id="1701" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1281 %icmp_ln55_101 = icmp_eq  i52 %trunc_ln55_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_101"/></StgValue>
</operation>

<operation id="1702" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1282 %or_ln55_81 = or i1 %icmp_ln55_101, i1 %icmp_ln55_100

]]></Node>
<StgValue><ssdm name="or_ln55_81"/></StgValue>
</operation>

<operation id="1703" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1283 %icmp_ln55_102 = icmp_ne  i11 %tmp_395, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_102"/></StgValue>
</operation>

<operation id="1704" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1284 %icmp_ln55_103 = icmp_eq  i52 %trunc_ln55_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_103"/></StgValue>
</operation>

<operation id="1705" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1285 %or_ln55_82 = or i1 %icmp_ln55_103, i1 %icmp_ln55_102

]]></Node>
<StgValue><ssdm name="or_ln55_82"/></StgValue>
</operation>

<operation id="1706" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1286 %and_ln55_50 = and i1 %or_ln55_81, i1 %or_ln55_82

]]></Node>
<StgValue><ssdm name="and_ln55_50"/></StgValue>
</operation>

<operation id="1707" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1287 %tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1708" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1288 %and_ln55_51 = and i1 %and_ln55_50, i1 %tmp_396

]]></Node>
<StgValue><ssdm name="and_ln55_51"/></StgValue>
</operation>

<operation id="1709" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1289 %min_p_179 = select i1 %and_ln55_51, i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="min_p_179"/></StgValue>
</operation>

<operation id="1710" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1320 %tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1711" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1712" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1387 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_90, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1713" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1714" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1715" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1716" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1554 %bitcast_ln54_101 = bitcast i64 %trunc_ln54_88

]]></Node>
<StgValue><ssdm name="bitcast_ln54_101"/></StgValue>
</operation>

<operation id="1717" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1718" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1578 %llike_load_66 = load i12 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="1719" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1579 %zext_ln54_153 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_153"/></StgValue>
</operation>

<operation id="1720" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1580 %lshr_ln54_78 = lshr i128 %llike_load_66, i128 %zext_ln54_153

]]></Node>
<StgValue><ssdm name="lshr_ln54_78"/></StgValue>
</operation>

<operation id="1721" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1581 %trunc_ln54_89 = trunc i128 %lshr_ln54_78

]]></Node>
<StgValue><ssdm name="trunc_ln54_89"/></StgValue>
</operation>

<operation id="1722" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1582 %bitcast_ln54_102 = bitcast i64 %trunc_ln54_89

]]></Node>
<StgValue><ssdm name="bitcast_ln54_102"/></StgValue>
</operation>

<operation id="1723" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1583 %llike_1_load_67 = load i12 %llike_1_addr_98

]]></Node>
<StgValue><ssdm name="llike_1_load_67"/></StgValue>
</operation>

<operation id="1724" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1584 %zext_ln54_154 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_154"/></StgValue>
</operation>

<operation id="1725" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1585 %lshr_ln54_79 = lshr i128 %llike_1_load_67, i128 %zext_ln54_154

]]></Node>
<StgValue><ssdm name="lshr_ln54_79"/></StgValue>
</operation>

<operation id="1726" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1586 %trunc_ln54_90 = trunc i128 %lshr_ln54_79

]]></Node>
<StgValue><ssdm name="trunc_ln54_90"/></StgValue>
</operation>

<operation id="1727" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1587 %bitcast_ln54_103 = bitcast i64 %trunc_ln54_90

]]></Node>
<StgValue><ssdm name="bitcast_ln54_103"/></StgValue>
</operation>

<operation id="1728" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1588 %tmp_405 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_102, i64 %bitcast_ln54_103, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1729" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1613 %llike_load_67 = load i12 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="1730" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1618 %llike_1_load_68 = load i12 %llike_1_addr_99

]]></Node>
<StgValue><ssdm name="llike_1_load_68"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1731" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:126 %or_ln54_35 = or i12 %tmp_s, i12 36

]]></Node>
<StgValue><ssdm name="or_ln54_35"/></StgValue>
</operation>

<operation id="1732" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:127 %zext_ln54_44 = zext i12 %or_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="1733" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:128 %llike_addr_100 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="llike_addr_100"/></StgValue>
</operation>

<operation id="1734" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:246 %llike_1_addr_100 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="llike_1_addr_100"/></StgValue>
</operation>

<operation id="1735" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1307 %bitcast_ln55_52 = bitcast i64 %p_88

]]></Node>
<StgValue><ssdm name="bitcast_ln55_52"/></StgValue>
</operation>

<operation id="1736" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1308 %tmp_397 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1737" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1309 %trunc_ln55_52 = trunc i64 %bitcast_ln55_52

]]></Node>
<StgValue><ssdm name="trunc_ln55_52"/></StgValue>
</operation>

<operation id="1738" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1310 %bitcast_ln55_53 = bitcast i64 %min_p_179

]]></Node>
<StgValue><ssdm name="bitcast_ln55_53"/></StgValue>
</operation>

<operation id="1739" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1311 %tmp_398 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1740" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1312 %trunc_ln55_53 = trunc i64 %bitcast_ln55_53

]]></Node>
<StgValue><ssdm name="trunc_ln55_53"/></StgValue>
</operation>

<operation id="1741" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1313 %icmp_ln55_104 = icmp_ne  i11 %tmp_397, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_104"/></StgValue>
</operation>

<operation id="1742" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1314 %icmp_ln55_105 = icmp_eq  i52 %trunc_ln55_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_105"/></StgValue>
</operation>

<operation id="1743" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1315 %or_ln55_83 = or i1 %icmp_ln55_105, i1 %icmp_ln55_104

]]></Node>
<StgValue><ssdm name="or_ln55_83"/></StgValue>
</operation>

<operation id="1744" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1316 %icmp_ln55_106 = icmp_ne  i11 %tmp_398, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_106"/></StgValue>
</operation>

<operation id="1745" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1317 %icmp_ln55_107 = icmp_eq  i52 %trunc_ln55_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_107"/></StgValue>
</operation>

<operation id="1746" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1318 %or_ln55_84 = or i1 %icmp_ln55_107, i1 %icmp_ln55_106

]]></Node>
<StgValue><ssdm name="or_ln55_84"/></StgValue>
</operation>

<operation id="1747" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1319 %and_ln55_52 = and i1 %or_ln55_83, i1 %or_ln55_84

]]></Node>
<StgValue><ssdm name="and_ln55_52"/></StgValue>
</operation>

<operation id="1748" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1320 %tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1749" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1321 %and_ln55_53 = and i1 %and_ln55_52, i1 %tmp_399

]]></Node>
<StgValue><ssdm name="and_ln55_53"/></StgValue>
</operation>

<operation id="1750" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1322 %min_p_181 = select i1 %and_ln55_53, i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="min_p_181"/></StgValue>
</operation>

<operation id="1751" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1323 %select_ln55_51 = select i1 %and_ln55_53, i5 27, i5 26

]]></Node>
<StgValue><ssdm name="select_ln55_51"/></StgValue>
</operation>

<operation id="1752" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1324 %or_ln55_12 = or i1 %and_ln55_53, i1 %and_ln55_51

]]></Node>
<StgValue><ssdm name="or_ln55_12"/></StgValue>
</operation>

<operation id="1753" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1325 %min_s_47 = select i1 %or_ln55_12, i5 %select_ln55_51, i5 %min_s_46

]]></Node>
<StgValue><ssdm name="min_s_47"/></StgValue>
</operation>

<operation id="1754" st_id="48" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1356 %tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1755" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1436 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_91, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1757" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1758" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1759" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1592 %bitcast_ln54_104 = bitcast i64 %trunc_ln54_91

]]></Node>
<StgValue><ssdm name="bitcast_ln54_104"/></StgValue>
</operation>

<operation id="1761" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1762" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1613 %llike_load_67 = load i12 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="1763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1614 %zext_ln54_155 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_155"/></StgValue>
</operation>

<operation id="1764" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1615 %lshr_ln54_80 = lshr i128 %llike_load_67, i128 %zext_ln54_155

]]></Node>
<StgValue><ssdm name="lshr_ln54_80"/></StgValue>
</operation>

<operation id="1765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1616 %trunc_ln54_92 = trunc i128 %lshr_ln54_80

]]></Node>
<StgValue><ssdm name="trunc_ln54_92"/></StgValue>
</operation>

<operation id="1766" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1617 %bitcast_ln54_105 = bitcast i64 %trunc_ln54_92

]]></Node>
<StgValue><ssdm name="bitcast_ln54_105"/></StgValue>
</operation>

<operation id="1767" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1618 %llike_1_load_68 = load i12 %llike_1_addr_99

]]></Node>
<StgValue><ssdm name="llike_1_load_68"/></StgValue>
</operation>

<operation id="1768" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1619 %zext_ln54_156 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_156"/></StgValue>
</operation>

<operation id="1769" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1620 %lshr_ln54_81 = lshr i128 %llike_1_load_68, i128 %zext_ln54_156

]]></Node>
<StgValue><ssdm name="lshr_ln54_81"/></StgValue>
</operation>

<operation id="1770" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1621 %trunc_ln54_93 = trunc i128 %lshr_ln54_81

]]></Node>
<StgValue><ssdm name="trunc_ln54_93"/></StgValue>
</operation>

<operation id="1771" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1622 %bitcast_ln54_106 = bitcast i64 %trunc_ln54_93

]]></Node>
<StgValue><ssdm name="bitcast_ln54_106"/></StgValue>
</operation>

<operation id="1772" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1623 %tmp_416 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_105, i64 %bitcast_ln54_106, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1773" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1651 %llike_load_68 = load i12 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="1774" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1656 %llike_1_load_69 = load i12 %llike_1_addr_100

]]></Node>
<StgValue><ssdm name="llike_1_load_69"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1775" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:129 %or_ln54_36 = or i12 %tmp_s, i12 37

]]></Node>
<StgValue><ssdm name="or_ln54_36"/></StgValue>
</operation>

<operation id="1776" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:130 %zext_ln54_45 = zext i12 %or_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1777" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:131 %llike_addr_101 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="llike_addr_101"/></StgValue>
</operation>

<operation id="1778" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:247 %llike_1_addr_101 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="llike_1_addr_101"/></StgValue>
</operation>

<operation id="1779" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1343 %bitcast_ln55_54 = bitcast i64 %p_89

]]></Node>
<StgValue><ssdm name="bitcast_ln55_54"/></StgValue>
</operation>

<operation id="1780" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1344 %tmp_401 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1781" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1345 %trunc_ln55_54 = trunc i64 %bitcast_ln55_54

]]></Node>
<StgValue><ssdm name="trunc_ln55_54"/></StgValue>
</operation>

<operation id="1782" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1346 %bitcast_ln55_55 = bitcast i64 %min_p_181

]]></Node>
<StgValue><ssdm name="bitcast_ln55_55"/></StgValue>
</operation>

<operation id="1783" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1347 %tmp_402 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1784" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1348 %trunc_ln55_55 = trunc i64 %bitcast_ln55_55

]]></Node>
<StgValue><ssdm name="trunc_ln55_55"/></StgValue>
</operation>

<operation id="1785" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1349 %icmp_ln55_108 = icmp_ne  i11 %tmp_401, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_108"/></StgValue>
</operation>

<operation id="1786" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1350 %icmp_ln55_109 = icmp_eq  i52 %trunc_ln55_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_109"/></StgValue>
</operation>

<operation id="1787" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1351 %or_ln55_85 = or i1 %icmp_ln55_109, i1 %icmp_ln55_108

]]></Node>
<StgValue><ssdm name="or_ln55_85"/></StgValue>
</operation>

<operation id="1788" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1352 %icmp_ln55_110 = icmp_ne  i11 %tmp_402, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_110"/></StgValue>
</operation>

<operation id="1789" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1353 %icmp_ln55_111 = icmp_eq  i52 %trunc_ln55_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_111"/></StgValue>
</operation>

<operation id="1790" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1354 %or_ln55_86 = or i1 %icmp_ln55_111, i1 %icmp_ln55_110

]]></Node>
<StgValue><ssdm name="or_ln55_86"/></StgValue>
</operation>

<operation id="1791" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1355 %and_ln55_54 = and i1 %or_ln55_85, i1 %or_ln55_86

]]></Node>
<StgValue><ssdm name="and_ln55_54"/></StgValue>
</operation>

<operation id="1792" st_id="49" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1356 %tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1793" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1357 %and_ln55_55 = and i1 %and_ln55_54, i1 %tmp_403

]]></Node>
<StgValue><ssdm name="and_ln55_55"/></StgValue>
</operation>

<operation id="1794" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1358 %min_p_183 = select i1 %and_ln55_55, i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="min_p_183"/></StgValue>
</operation>

<operation id="1795" st_id="49" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1402 %tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1796" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1797" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1482 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_92, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1798" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1799" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1800" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1801" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1627 %bitcast_ln54_107 = bitcast i64 %trunc_ln54_94

]]></Node>
<StgValue><ssdm name="bitcast_ln54_107"/></StgValue>
</operation>

<operation id="1802" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1803" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1651 %llike_load_68 = load i12 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="1804" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1652 %zext_ln54_157 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_157"/></StgValue>
</operation>

<operation id="1805" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1653 %lshr_ln54_82 = lshr i128 %llike_load_68, i128 %zext_ln54_157

]]></Node>
<StgValue><ssdm name="lshr_ln54_82"/></StgValue>
</operation>

<operation id="1806" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1654 %trunc_ln54_95 = trunc i128 %lshr_ln54_82

]]></Node>
<StgValue><ssdm name="trunc_ln54_95"/></StgValue>
</operation>

<operation id="1807" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1655 %bitcast_ln54_108 = bitcast i64 %trunc_ln54_95

]]></Node>
<StgValue><ssdm name="bitcast_ln54_108"/></StgValue>
</operation>

<operation id="1808" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1656 %llike_1_load_69 = load i12 %llike_1_addr_100

]]></Node>
<StgValue><ssdm name="llike_1_load_69"/></StgValue>
</operation>

<operation id="1809" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1657 %zext_ln54_158 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_158"/></StgValue>
</operation>

<operation id="1810" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1658 %lshr_ln54_83 = lshr i128 %llike_1_load_69, i128 %zext_ln54_158

]]></Node>
<StgValue><ssdm name="lshr_ln54_83"/></StgValue>
</operation>

<operation id="1811" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1659 %trunc_ln54_96 = trunc i128 %lshr_ln54_83

]]></Node>
<StgValue><ssdm name="trunc_ln54_96"/></StgValue>
</operation>

<operation id="1812" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1660 %bitcast_ln54_109 = bitcast i64 %trunc_ln54_96

]]></Node>
<StgValue><ssdm name="bitcast_ln54_109"/></StgValue>
</operation>

<operation id="1813" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1661 %tmp_424 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_108, i64 %bitcast_ln54_109, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1814" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1686 %llike_load_69 = load i12 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="1815" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1691 %llike_1_load_70 = load i12 %llike_1_addr_101

]]></Node>
<StgValue><ssdm name="llike_1_load_70"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1816" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:132 %or_ln54_37 = or i12 %tmp_s, i12 38

]]></Node>
<StgValue><ssdm name="or_ln54_37"/></StgValue>
</operation>

<operation id="1817" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:133 %zext_ln54_46 = zext i12 %or_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="1818" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:134 %llike_addr_102 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="llike_addr_102"/></StgValue>
</operation>

<operation id="1819" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:248 %llike_1_addr_102 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="llike_1_addr_102"/></StgValue>
</operation>

<operation id="1820" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1389 %bitcast_ln55_56 = bitcast i64 %p_90

]]></Node>
<StgValue><ssdm name="bitcast_ln55_56"/></StgValue>
</operation>

<operation id="1821" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1390 %tmp_404 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1822" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1391 %trunc_ln55_56 = trunc i64 %bitcast_ln55_56

]]></Node>
<StgValue><ssdm name="trunc_ln55_56"/></StgValue>
</operation>

<operation id="1823" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1392 %bitcast_ln55_57 = bitcast i64 %min_p_183

]]></Node>
<StgValue><ssdm name="bitcast_ln55_57"/></StgValue>
</operation>

<operation id="1824" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1393 %tmp_406 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1825" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1394 %trunc_ln55_57 = trunc i64 %bitcast_ln55_57

]]></Node>
<StgValue><ssdm name="trunc_ln55_57"/></StgValue>
</operation>

<operation id="1826" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1395 %icmp_ln55_112 = icmp_ne  i11 %tmp_404, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_112"/></StgValue>
</operation>

<operation id="1827" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1396 %icmp_ln55_113 = icmp_eq  i52 %trunc_ln55_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_113"/></StgValue>
</operation>

<operation id="1828" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1397 %or_ln55_87 = or i1 %icmp_ln55_113, i1 %icmp_ln55_112

]]></Node>
<StgValue><ssdm name="or_ln55_87"/></StgValue>
</operation>

<operation id="1829" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1398 %icmp_ln55_114 = icmp_ne  i11 %tmp_406, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_114"/></StgValue>
</operation>

<operation id="1830" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1399 %icmp_ln55_115 = icmp_eq  i52 %trunc_ln55_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_115"/></StgValue>
</operation>

<operation id="1831" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1400 %or_ln55_88 = or i1 %icmp_ln55_115, i1 %icmp_ln55_114

]]></Node>
<StgValue><ssdm name="or_ln55_88"/></StgValue>
</operation>

<operation id="1832" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1401 %and_ln55_56 = and i1 %or_ln55_87, i1 %or_ln55_88

]]></Node>
<StgValue><ssdm name="and_ln55_56"/></StgValue>
</operation>

<operation id="1833" st_id="50" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1402 %tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1834" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1403 %and_ln55_57 = and i1 %and_ln55_56, i1 %tmp_407

]]></Node>
<StgValue><ssdm name="and_ln55_57"/></StgValue>
</operation>

<operation id="1835" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1404 %min_p_185 = select i1 %and_ln55_57, i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="min_p_185"/></StgValue>
</operation>

<operation id="1836" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1405 %select_ln55_55 = select i1 %and_ln55_57, i5 29, i5 28

]]></Node>
<StgValue><ssdm name="select_ln55_55"/></StgValue>
</operation>

<operation id="1837" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1406 %or_ln55_13 = or i1 %and_ln55_57, i1 %and_ln55_55

]]></Node>
<StgValue><ssdm name="or_ln55_13"/></StgValue>
</operation>

<operation id="1838" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1407 %min_s_48 = select i1 %or_ln55_13, i5 %select_ln55_55, i5 %min_s_47

]]></Node>
<StgValue><ssdm name="min_s_48"/></StgValue>
</operation>

<operation id="1839" st_id="50" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1451 %tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1840" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1841" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1521 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_93, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1842" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1843" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1844" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1845" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1665 %bitcast_ln54_110 = bitcast i64 %trunc_ln54_97

]]></Node>
<StgValue><ssdm name="bitcast_ln54_110"/></StgValue>
</operation>

<operation id="1846" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1847" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1686 %llike_load_69 = load i12 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="1848" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1687 %zext_ln54_159 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_159"/></StgValue>
</operation>

<operation id="1849" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1688 %lshr_ln54_84 = lshr i128 %llike_load_69, i128 %zext_ln54_159

]]></Node>
<StgValue><ssdm name="lshr_ln54_84"/></StgValue>
</operation>

<operation id="1850" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1689 %trunc_ln54_98 = trunc i128 %lshr_ln54_84

]]></Node>
<StgValue><ssdm name="trunc_ln54_98"/></StgValue>
</operation>

<operation id="1851" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1690 %bitcast_ln54_111 = bitcast i64 %trunc_ln54_98

]]></Node>
<StgValue><ssdm name="bitcast_ln54_111"/></StgValue>
</operation>

<operation id="1852" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1691 %llike_1_load_70 = load i12 %llike_1_addr_101

]]></Node>
<StgValue><ssdm name="llike_1_load_70"/></StgValue>
</operation>

<operation id="1853" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1692 %zext_ln54_160 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_160"/></StgValue>
</operation>

<operation id="1854" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1693 %lshr_ln54_85 = lshr i128 %llike_1_load_70, i128 %zext_ln54_160

]]></Node>
<StgValue><ssdm name="lshr_ln54_85"/></StgValue>
</operation>

<operation id="1855" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1694 %trunc_ln54_99 = trunc i128 %lshr_ln54_85

]]></Node>
<StgValue><ssdm name="trunc_ln54_99"/></StgValue>
</operation>

<operation id="1856" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1695 %bitcast_ln54_112 = bitcast i64 %trunc_ln54_99

]]></Node>
<StgValue><ssdm name="bitcast_ln54_112"/></StgValue>
</operation>

<operation id="1857" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1696 %tmp_428 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_111, i64 %bitcast_ln54_112, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1858" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1724 %llike_load_70 = load i12 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="1859" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1729 %llike_1_load_71 = load i12 %llike_1_addr_102

]]></Node>
<StgValue><ssdm name="llike_1_load_71"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1860" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:135 %or_ln54_38 = or i12 %tmp_s, i12 39

]]></Node>
<StgValue><ssdm name="or_ln54_38"/></StgValue>
</operation>

<operation id="1861" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:136 %zext_ln54_47 = zext i12 %or_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="1862" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:137 %llike_addr_103 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="llike_addr_103"/></StgValue>
</operation>

<operation id="1863" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:249 %llike_1_addr_103 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="llike_1_addr_103"/></StgValue>
</operation>

<operation id="1864" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1438 %bitcast_ln55_58 = bitcast i64 %p_91

]]></Node>
<StgValue><ssdm name="bitcast_ln55_58"/></StgValue>
</operation>

<operation id="1865" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1439 %tmp_408 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1866" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1440 %trunc_ln55_58 = trunc i64 %bitcast_ln55_58

]]></Node>
<StgValue><ssdm name="trunc_ln55_58"/></StgValue>
</operation>

<operation id="1867" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1441 %bitcast_ln55_59 = bitcast i64 %min_p_185

]]></Node>
<StgValue><ssdm name="bitcast_ln55_59"/></StgValue>
</operation>

<operation id="1868" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1442 %tmp_409 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1869" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1443 %trunc_ln55_59 = trunc i64 %bitcast_ln55_59

]]></Node>
<StgValue><ssdm name="trunc_ln55_59"/></StgValue>
</operation>

<operation id="1870" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1444 %icmp_ln55_116 = icmp_ne  i11 %tmp_408, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_116"/></StgValue>
</operation>

<operation id="1871" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1445 %icmp_ln55_117 = icmp_eq  i52 %trunc_ln55_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_117"/></StgValue>
</operation>

<operation id="1872" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1446 %or_ln55_89 = or i1 %icmp_ln55_117, i1 %icmp_ln55_116

]]></Node>
<StgValue><ssdm name="or_ln55_89"/></StgValue>
</operation>

<operation id="1873" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1447 %icmp_ln55_118 = icmp_ne  i11 %tmp_409, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_118"/></StgValue>
</operation>

<operation id="1874" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1448 %icmp_ln55_119 = icmp_eq  i52 %trunc_ln55_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_119"/></StgValue>
</operation>

<operation id="1875" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1449 %or_ln55_90 = or i1 %icmp_ln55_119, i1 %icmp_ln55_118

]]></Node>
<StgValue><ssdm name="or_ln55_90"/></StgValue>
</operation>

<operation id="1876" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1450 %and_ln55_58 = and i1 %or_ln55_89, i1 %or_ln55_90

]]></Node>
<StgValue><ssdm name="and_ln55_58"/></StgValue>
</operation>

<operation id="1877" st_id="51" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1451 %tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1878" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1452 %and_ln55_59 = and i1 %and_ln55_58, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="and_ln55_59"/></StgValue>
</operation>

<operation id="1879" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1453 %min_p_187 = select i1 %and_ln55_59, i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="min_p_187"/></StgValue>
</operation>

<operation id="1880" st_id="51" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1497 %tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1881" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1882" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1556 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_94, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1883" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1884" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1885" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1886" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1700 %bitcast_ln54_113 = bitcast i64 %trunc_ln54_100

]]></Node>
<StgValue><ssdm name="bitcast_ln54_113"/></StgValue>
</operation>

<operation id="1887" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1888" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1724 %llike_load_70 = load i12 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="1889" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1725 %zext_ln54_161 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_161"/></StgValue>
</operation>

<operation id="1890" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1726 %lshr_ln54_86 = lshr i128 %llike_load_70, i128 %zext_ln54_161

]]></Node>
<StgValue><ssdm name="lshr_ln54_86"/></StgValue>
</operation>

<operation id="1891" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1727 %trunc_ln54_101 = trunc i128 %lshr_ln54_86

]]></Node>
<StgValue><ssdm name="trunc_ln54_101"/></StgValue>
</operation>

<operation id="1892" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1728 %bitcast_ln54_114 = bitcast i64 %trunc_ln54_101

]]></Node>
<StgValue><ssdm name="bitcast_ln54_114"/></StgValue>
</operation>

<operation id="1893" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1729 %llike_1_load_71 = load i12 %llike_1_addr_102

]]></Node>
<StgValue><ssdm name="llike_1_load_71"/></StgValue>
</operation>

<operation id="1894" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1730 %zext_ln54_162 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_162"/></StgValue>
</operation>

<operation id="1895" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1731 %lshr_ln54_87 = lshr i128 %llike_1_load_71, i128 %zext_ln54_162

]]></Node>
<StgValue><ssdm name="lshr_ln54_87"/></StgValue>
</operation>

<operation id="1896" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1732 %trunc_ln54_102 = trunc i128 %lshr_ln54_87

]]></Node>
<StgValue><ssdm name="trunc_ln54_102"/></StgValue>
</operation>

<operation id="1897" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1733 %bitcast_ln54_115 = bitcast i64 %trunc_ln54_102

]]></Node>
<StgValue><ssdm name="bitcast_ln54_115"/></StgValue>
</operation>

<operation id="1898" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1734 %tmp_432 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_114, i64 %bitcast_ln54_115, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1899" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1759 %llike_load_71 = load i12 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="1900" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1764 %llike_1_load_72 = load i12 %llike_1_addr_103

]]></Node>
<StgValue><ssdm name="llike_1_load_72"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1901" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:138 %or_ln54_39 = or i12 %tmp_s, i12 40

]]></Node>
<StgValue><ssdm name="or_ln54_39"/></StgValue>
</operation>

<operation id="1902" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:139 %zext_ln54_48 = zext i12 %or_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="1903" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:140 %llike_addr_104 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="llike_addr_104"/></StgValue>
</operation>

<operation id="1904" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:250 %llike_1_addr_104 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="llike_1_addr_104"/></StgValue>
</operation>

<operation id="1905" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1484 %bitcast_ln55_60 = bitcast i64 %p_92

]]></Node>
<StgValue><ssdm name="bitcast_ln55_60"/></StgValue>
</operation>

<operation id="1906" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1485 %tmp_411 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1907" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1486 %trunc_ln55_60 = trunc i64 %bitcast_ln55_60

]]></Node>
<StgValue><ssdm name="trunc_ln55_60"/></StgValue>
</operation>

<operation id="1908" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1487 %bitcast_ln55_61 = bitcast i64 %min_p_187

]]></Node>
<StgValue><ssdm name="bitcast_ln55_61"/></StgValue>
</operation>

<operation id="1909" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1488 %tmp_412 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1910" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1489 %trunc_ln55_61 = trunc i64 %bitcast_ln55_61

]]></Node>
<StgValue><ssdm name="trunc_ln55_61"/></StgValue>
</operation>

<operation id="1911" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1490 %icmp_ln55_120 = icmp_ne  i11 %tmp_411, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_120"/></StgValue>
</operation>

<operation id="1912" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1491 %icmp_ln55_121 = icmp_eq  i52 %trunc_ln55_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_121"/></StgValue>
</operation>

<operation id="1913" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1492 %or_ln55_91 = or i1 %icmp_ln55_121, i1 %icmp_ln55_120

]]></Node>
<StgValue><ssdm name="or_ln55_91"/></StgValue>
</operation>

<operation id="1914" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1493 %icmp_ln55_122 = icmp_ne  i11 %tmp_412, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_122"/></StgValue>
</operation>

<operation id="1915" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1494 %icmp_ln55_123 = icmp_eq  i52 %trunc_ln55_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_123"/></StgValue>
</operation>

<operation id="1916" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1495 %or_ln55_92 = or i1 %icmp_ln55_123, i1 %icmp_ln55_122

]]></Node>
<StgValue><ssdm name="or_ln55_92"/></StgValue>
</operation>

<operation id="1917" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1496 %and_ln55_60 = and i1 %or_ln55_91, i1 %or_ln55_92

]]></Node>
<StgValue><ssdm name="and_ln55_60"/></StgValue>
</operation>

<operation id="1918" st_id="52" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1497 %tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1919" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1498 %and_ln55_61 = and i1 %and_ln55_60, i1 %tmp_413

]]></Node>
<StgValue><ssdm name="and_ln55_61"/></StgValue>
</operation>

<operation id="1920" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1499 %min_p_189 = select i1 %and_ln55_61, i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="min_p_189"/></StgValue>
</operation>

<operation id="1921" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1500 %select_ln55_59 = select i1 %and_ln55_61, i5 31, i5 30

]]></Node>
<StgValue><ssdm name="select_ln55_59"/></StgValue>
</operation>

<operation id="1922" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1501 %or_ln55_14 = or i1 %and_ln55_61, i1 %and_ln55_59

]]></Node>
<StgValue><ssdm name="or_ln55_14"/></StgValue>
</operation>

<operation id="1923" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1502 %min_s_49 = select i1 %or_ln55_14, i5 %select_ln55_59, i5 %min_s_48

]]></Node>
<StgValue><ssdm name="min_s_49"/></StgValue>
</operation>

<operation id="1924" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1536 %tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1925" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1926" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1594 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_95, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1927" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1928" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1929" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1930" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1738 %bitcast_ln54_116 = bitcast i64 %trunc_ln54_103

]]></Node>
<StgValue><ssdm name="bitcast_ln54_116"/></StgValue>
</operation>

<operation id="1931" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="1932" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1759 %llike_load_71 = load i12 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="1933" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1760 %zext_ln54_163 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_163"/></StgValue>
</operation>

<operation id="1934" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1761 %lshr_ln54_88 = lshr i128 %llike_load_71, i128 %zext_ln54_163

]]></Node>
<StgValue><ssdm name="lshr_ln54_88"/></StgValue>
</operation>

<operation id="1935" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1762 %trunc_ln54_104 = trunc i128 %lshr_ln54_88

]]></Node>
<StgValue><ssdm name="trunc_ln54_104"/></StgValue>
</operation>

<operation id="1936" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1763 %bitcast_ln54_117 = bitcast i64 %trunc_ln54_104

]]></Node>
<StgValue><ssdm name="bitcast_ln54_117"/></StgValue>
</operation>

<operation id="1937" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1764 %llike_1_load_72 = load i12 %llike_1_addr_103

]]></Node>
<StgValue><ssdm name="llike_1_load_72"/></StgValue>
</operation>

<operation id="1938" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1765 %zext_ln54_164 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_164"/></StgValue>
</operation>

<operation id="1939" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1766 %lshr_ln54_89 = lshr i128 %llike_1_load_72, i128 %zext_ln54_164

]]></Node>
<StgValue><ssdm name="lshr_ln54_89"/></StgValue>
</operation>

<operation id="1940" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1767 %trunc_ln54_105 = trunc i128 %lshr_ln54_89

]]></Node>
<StgValue><ssdm name="trunc_ln54_105"/></StgValue>
</operation>

<operation id="1941" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1768 %bitcast_ln54_118 = bitcast i64 %trunc_ln54_105

]]></Node>
<StgValue><ssdm name="bitcast_ln54_118"/></StgValue>
</operation>

<operation id="1942" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1769 %tmp_436 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_117, i64 %bitcast_ln54_118, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1943" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1797 %llike_load_72 = load i12 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="1944" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1802 %llike_1_load_73 = load i12 %llike_1_addr_104

]]></Node>
<StgValue><ssdm name="llike_1_load_73"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1945" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:141 %or_ln54_40 = or i12 %tmp_s, i12 41

]]></Node>
<StgValue><ssdm name="or_ln54_40"/></StgValue>
</operation>

<operation id="1946" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:142 %zext_ln54_49 = zext i12 %or_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="1947" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:143 %llike_addr_105 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="llike_addr_105"/></StgValue>
</operation>

<operation id="1948" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:251 %llike_1_addr_105 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="llike_1_addr_105"/></StgValue>
</operation>

<operation id="1949" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1523 %bitcast_ln55_62 = bitcast i64 %p_93

]]></Node>
<StgValue><ssdm name="bitcast_ln55_62"/></StgValue>
</operation>

<operation id="1950" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1524 %tmp_414 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1951" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1525 %trunc_ln55_62 = trunc i64 %bitcast_ln55_62

]]></Node>
<StgValue><ssdm name="trunc_ln55_62"/></StgValue>
</operation>

<operation id="1952" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1526 %bitcast_ln55_63 = bitcast i64 %min_p_189

]]></Node>
<StgValue><ssdm name="bitcast_ln55_63"/></StgValue>
</operation>

<operation id="1953" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1527 %tmp_415 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1954" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1528 %trunc_ln55_63 = trunc i64 %bitcast_ln55_63

]]></Node>
<StgValue><ssdm name="trunc_ln55_63"/></StgValue>
</operation>

<operation id="1955" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1529 %icmp_ln55_124 = icmp_ne  i11 %tmp_414, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_124"/></StgValue>
</operation>

<operation id="1956" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1530 %icmp_ln55_125 = icmp_eq  i52 %trunc_ln55_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_125"/></StgValue>
</operation>

<operation id="1957" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1531 %or_ln55_93 = or i1 %icmp_ln55_125, i1 %icmp_ln55_124

]]></Node>
<StgValue><ssdm name="or_ln55_93"/></StgValue>
</operation>

<operation id="1958" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1532 %icmp_ln55_126 = icmp_ne  i11 %tmp_415, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_126"/></StgValue>
</operation>

<operation id="1959" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1533 %icmp_ln55_127 = icmp_eq  i52 %trunc_ln55_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_127"/></StgValue>
</operation>

<operation id="1960" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1534 %or_ln55_94 = or i1 %icmp_ln55_127, i1 %icmp_ln55_126

]]></Node>
<StgValue><ssdm name="or_ln55_94"/></StgValue>
</operation>

<operation id="1961" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1535 %and_ln55_62 = and i1 %or_ln55_93, i1 %or_ln55_94

]]></Node>
<StgValue><ssdm name="and_ln55_62"/></StgValue>
</operation>

<operation id="1962" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1536 %tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1963" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1537 %and_ln55_63 = and i1 %and_ln55_62, i1 %tmp_417

]]></Node>
<StgValue><ssdm name="and_ln55_63"/></StgValue>
</operation>

<operation id="1964" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1538 %min_p_191 = select i1 %and_ln55_63, i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="min_p_191"/></StgValue>
</operation>

<operation id="1965" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1571 %tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1966" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1967" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1629 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_96, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1968" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1969" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1970" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="1971" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1773 %bitcast_ln54_119 = bitcast i64 %trunc_ln54_106

]]></Node>
<StgValue><ssdm name="bitcast_ln54_119"/></StgValue>
</operation>

<operation id="1972" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="1973" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1797 %llike_load_72 = load i12 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="1974" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1798 %zext_ln54_165 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_165"/></StgValue>
</operation>

<operation id="1975" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1799 %lshr_ln54_90 = lshr i128 %llike_load_72, i128 %zext_ln54_165

]]></Node>
<StgValue><ssdm name="lshr_ln54_90"/></StgValue>
</operation>

<operation id="1976" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1800 %trunc_ln54_107 = trunc i128 %lshr_ln54_90

]]></Node>
<StgValue><ssdm name="trunc_ln54_107"/></StgValue>
</operation>

<operation id="1977" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1801 %bitcast_ln54_120 = bitcast i64 %trunc_ln54_107

]]></Node>
<StgValue><ssdm name="bitcast_ln54_120"/></StgValue>
</operation>

<operation id="1978" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1802 %llike_1_load_73 = load i12 %llike_1_addr_104

]]></Node>
<StgValue><ssdm name="llike_1_load_73"/></StgValue>
</operation>

<operation id="1979" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1803 %zext_ln54_166 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_166"/></StgValue>
</operation>

<operation id="1980" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1804 %lshr_ln54_91 = lshr i128 %llike_1_load_73, i128 %zext_ln54_166

]]></Node>
<StgValue><ssdm name="lshr_ln54_91"/></StgValue>
</operation>

<operation id="1981" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1805 %trunc_ln54_108 = trunc i128 %lshr_ln54_91

]]></Node>
<StgValue><ssdm name="trunc_ln54_108"/></StgValue>
</operation>

<operation id="1982" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1806 %bitcast_ln54_121 = bitcast i64 %trunc_ln54_108

]]></Node>
<StgValue><ssdm name="bitcast_ln54_121"/></StgValue>
</operation>

<operation id="1983" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1807 %tmp_440 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_120, i64 %bitcast_ln54_121, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1984" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1832 %llike_load_73 = load i12 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="1985" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1837 %llike_1_load_74 = load i12 %llike_1_addr_105

]]></Node>
<StgValue><ssdm name="llike_1_load_74"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:144 %or_ln54_41 = or i12 %tmp_s, i12 42

]]></Node>
<StgValue><ssdm name="or_ln54_41"/></StgValue>
</operation>

<operation id="1987" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:145 %zext_ln54_50 = zext i12 %or_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="1988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:146 %llike_addr_106 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="llike_addr_106"/></StgValue>
</operation>

<operation id="1989" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:252 %llike_1_addr_106 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="llike_1_addr_106"/></StgValue>
</operation>

<operation id="1990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1503 %zext_ln55_3 = zext i5 %min_s_49

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="1991" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1558 %bitcast_ln55_64 = bitcast i64 %p_94

]]></Node>
<StgValue><ssdm name="bitcast_ln55_64"/></StgValue>
</operation>

<operation id="1992" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1559 %tmp_418 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1993" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1560 %trunc_ln55_64 = trunc i64 %bitcast_ln55_64

]]></Node>
<StgValue><ssdm name="trunc_ln55_64"/></StgValue>
</operation>

<operation id="1994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1561 %bitcast_ln55_65 = bitcast i64 %min_p_191

]]></Node>
<StgValue><ssdm name="bitcast_ln55_65"/></StgValue>
</operation>

<operation id="1995" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1562 %tmp_419 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1563 %trunc_ln55_65 = trunc i64 %bitcast_ln55_65

]]></Node>
<StgValue><ssdm name="trunc_ln55_65"/></StgValue>
</operation>

<operation id="1997" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1564 %icmp_ln55_128 = icmp_ne  i11 %tmp_418, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_128"/></StgValue>
</operation>

<operation id="1998" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1565 %icmp_ln55_129 = icmp_eq  i52 %trunc_ln55_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_129"/></StgValue>
</operation>

<operation id="1999" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1566 %or_ln55_95 = or i1 %icmp_ln55_129, i1 %icmp_ln55_128

]]></Node>
<StgValue><ssdm name="or_ln55_95"/></StgValue>
</operation>

<operation id="2000" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1567 %icmp_ln55_130 = icmp_ne  i11 %tmp_419, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_130"/></StgValue>
</operation>

<operation id="2001" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1568 %icmp_ln55_131 = icmp_eq  i52 %trunc_ln55_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_131"/></StgValue>
</operation>

<operation id="2002" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1569 %or_ln55_96 = or i1 %icmp_ln55_131, i1 %icmp_ln55_130

]]></Node>
<StgValue><ssdm name="or_ln55_96"/></StgValue>
</operation>

<operation id="2003" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1570 %and_ln55_64 = and i1 %or_ln55_95, i1 %or_ln55_96

]]></Node>
<StgValue><ssdm name="and_ln55_64"/></StgValue>
</operation>

<operation id="2004" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1571 %tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2005" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1572 %and_ln55_65 = and i1 %and_ln55_64, i1 %tmp_420

]]></Node>
<StgValue><ssdm name="and_ln55_65"/></StgValue>
</operation>

<operation id="2006" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1573 %min_p_193 = select i1 %and_ln55_65, i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="min_p_193"/></StgValue>
</operation>

<operation id="2007" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1574 %select_ln55_60 = select i1 %and_ln55_65, i6 33, i6 32

]]></Node>
<StgValue><ssdm name="select_ln55_60"/></StgValue>
</operation>

<operation id="2008" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1575 %or_ln55_15 = or i1 %and_ln55_65, i1 %and_ln55_63

]]></Node>
<StgValue><ssdm name="or_ln55_15"/></StgValue>
</operation>

<operation id="2009" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1576 %min_s_50 = select i1 %or_ln55_15, i6 %select_ln55_60, i6 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="min_s_50"/></StgValue>
</operation>

<operation id="2010" st_id="54" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1609 %tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2011" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="2012" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1667 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_97, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2013" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="2014" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2015" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2016" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1811 %bitcast_ln54_122 = bitcast i64 %trunc_ln54_109

]]></Node>
<StgValue><ssdm name="bitcast_ln54_122"/></StgValue>
</operation>

<operation id="2017" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2018" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1832 %llike_load_73 = load i12 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="2019" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1833 %zext_ln54_167 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_167"/></StgValue>
</operation>

<operation id="2020" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1834 %lshr_ln54_92 = lshr i128 %llike_load_73, i128 %zext_ln54_167

]]></Node>
<StgValue><ssdm name="lshr_ln54_92"/></StgValue>
</operation>

<operation id="2021" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1835 %trunc_ln54_110 = trunc i128 %lshr_ln54_92

]]></Node>
<StgValue><ssdm name="trunc_ln54_110"/></StgValue>
</operation>

<operation id="2022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1836 %bitcast_ln54_123 = bitcast i64 %trunc_ln54_110

]]></Node>
<StgValue><ssdm name="bitcast_ln54_123"/></StgValue>
</operation>

<operation id="2023" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1837 %llike_1_load_74 = load i12 %llike_1_addr_105

]]></Node>
<StgValue><ssdm name="llike_1_load_74"/></StgValue>
</operation>

<operation id="2024" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1838 %zext_ln54_168 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_168"/></StgValue>
</operation>

<operation id="2025" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1839 %lshr_ln54_93 = lshr i128 %llike_1_load_74, i128 %zext_ln54_168

]]></Node>
<StgValue><ssdm name="lshr_ln54_93"/></StgValue>
</operation>

<operation id="2026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1840 %trunc_ln54_111 = trunc i128 %lshr_ln54_93

]]></Node>
<StgValue><ssdm name="trunc_ln54_111"/></StgValue>
</operation>

<operation id="2027" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1841 %bitcast_ln54_124 = bitcast i64 %trunc_ln54_111

]]></Node>
<StgValue><ssdm name="bitcast_ln54_124"/></StgValue>
</operation>

<operation id="2028" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1842 %tmp_444 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_123, i64 %bitcast_ln54_124, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2029" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1870 %llike_load_74 = load i12 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="2030" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1875 %llike_1_load_75 = load i12 %llike_1_addr_106

]]></Node>
<StgValue><ssdm name="llike_1_load_75"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="2031" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:147 %or_ln54_42 = or i12 %tmp_s, i12 43

]]></Node>
<StgValue><ssdm name="or_ln54_42"/></StgValue>
</operation>

<operation id="2032" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:148 %zext_ln54_51 = zext i12 %or_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="2033" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:149 %llike_addr_107 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="llike_addr_107"/></StgValue>
</operation>

<operation id="2034" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:253 %llike_1_addr_107 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="llike_1_addr_107"/></StgValue>
</operation>

<operation id="2035" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1596 %bitcast_ln55_66 = bitcast i64 %p_95

]]></Node>
<StgValue><ssdm name="bitcast_ln55_66"/></StgValue>
</operation>

<operation id="2036" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1597 %tmp_421 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2037" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1598 %trunc_ln55_66 = trunc i64 %bitcast_ln55_66

]]></Node>
<StgValue><ssdm name="trunc_ln55_66"/></StgValue>
</operation>

<operation id="2038" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1599 %bitcast_ln55_67 = bitcast i64 %min_p_193

]]></Node>
<StgValue><ssdm name="bitcast_ln55_67"/></StgValue>
</operation>

<operation id="2039" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1600 %tmp_422 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2040" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1601 %trunc_ln55_67 = trunc i64 %bitcast_ln55_67

]]></Node>
<StgValue><ssdm name="trunc_ln55_67"/></StgValue>
</operation>

<operation id="2041" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1602 %icmp_ln55_132 = icmp_ne  i11 %tmp_421, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_132"/></StgValue>
</operation>

<operation id="2042" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1603 %icmp_ln55_133 = icmp_eq  i52 %trunc_ln55_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_133"/></StgValue>
</operation>

<operation id="2043" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1604 %or_ln55_97 = or i1 %icmp_ln55_133, i1 %icmp_ln55_132

]]></Node>
<StgValue><ssdm name="or_ln55_97"/></StgValue>
</operation>

<operation id="2044" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1605 %icmp_ln55_134 = icmp_ne  i11 %tmp_422, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_134"/></StgValue>
</operation>

<operation id="2045" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1606 %icmp_ln55_135 = icmp_eq  i52 %trunc_ln55_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_135"/></StgValue>
</operation>

<operation id="2046" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1607 %or_ln55_98 = or i1 %icmp_ln55_135, i1 %icmp_ln55_134

]]></Node>
<StgValue><ssdm name="or_ln55_98"/></StgValue>
</operation>

<operation id="2047" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1608 %and_ln55_66 = and i1 %or_ln55_97, i1 %or_ln55_98

]]></Node>
<StgValue><ssdm name="and_ln55_66"/></StgValue>
</operation>

<operation id="2048" st_id="55" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1609 %tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2049" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1610 %and_ln55_67 = and i1 %and_ln55_66, i1 %tmp_423

]]></Node>
<StgValue><ssdm name="and_ln55_67"/></StgValue>
</operation>

<operation id="2050" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1611 %min_p_195 = select i1 %and_ln55_67, i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="min_p_195"/></StgValue>
</operation>

<operation id="2051" st_id="55" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1644 %tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2052" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="2053" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1702 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_98, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2054" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2055" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2056" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2057" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1846 %bitcast_ln54_125 = bitcast i64 %trunc_ln54_112

]]></Node>
<StgValue><ssdm name="bitcast_ln54_125"/></StgValue>
</operation>

<operation id="2058" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2059" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1870 %llike_load_74 = load i12 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="2060" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1871 %zext_ln54_169 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_169"/></StgValue>
</operation>

<operation id="2061" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1872 %lshr_ln54_94 = lshr i128 %llike_load_74, i128 %zext_ln54_169

]]></Node>
<StgValue><ssdm name="lshr_ln54_94"/></StgValue>
</operation>

<operation id="2062" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1873 %trunc_ln54_113 = trunc i128 %lshr_ln54_94

]]></Node>
<StgValue><ssdm name="trunc_ln54_113"/></StgValue>
</operation>

<operation id="2063" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1874 %bitcast_ln54_126 = bitcast i64 %trunc_ln54_113

]]></Node>
<StgValue><ssdm name="bitcast_ln54_126"/></StgValue>
</operation>

<operation id="2064" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1875 %llike_1_load_75 = load i12 %llike_1_addr_106

]]></Node>
<StgValue><ssdm name="llike_1_load_75"/></StgValue>
</operation>

<operation id="2065" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1876 %zext_ln54_170 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_170"/></StgValue>
</operation>

<operation id="2066" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1877 %lshr_ln54_95 = lshr i128 %llike_1_load_75, i128 %zext_ln54_170

]]></Node>
<StgValue><ssdm name="lshr_ln54_95"/></StgValue>
</operation>

<operation id="2067" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1878 %trunc_ln54_114 = trunc i128 %lshr_ln54_95

]]></Node>
<StgValue><ssdm name="trunc_ln54_114"/></StgValue>
</operation>

<operation id="2068" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1879 %bitcast_ln54_127 = bitcast i64 %trunc_ln54_114

]]></Node>
<StgValue><ssdm name="bitcast_ln54_127"/></StgValue>
</operation>

<operation id="2069" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1880 %tmp_448 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_126, i64 %bitcast_ln54_127, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2070" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1905 %llike_load_75 = load i12 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="2071" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1910 %llike_1_load_76 = load i12 %llike_1_addr_107

]]></Node>
<StgValue><ssdm name="llike_1_load_76"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="2072" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:150 %or_ln54_43 = or i12 %tmp_s, i12 44

]]></Node>
<StgValue><ssdm name="or_ln54_43"/></StgValue>
</operation>

<operation id="2073" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:151 %zext_ln54_52 = zext i12 %or_ln54_43

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="2074" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:152 %llike_addr_108 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="llike_addr_108"/></StgValue>
</operation>

<operation id="2075" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:254 %llike_1_addr_108 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="llike_1_addr_108"/></StgValue>
</operation>

<operation id="2076" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1631 %bitcast_ln55_68 = bitcast i64 %p_96

]]></Node>
<StgValue><ssdm name="bitcast_ln55_68"/></StgValue>
</operation>

<operation id="2077" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1632 %tmp_425 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2078" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1633 %trunc_ln55_68 = trunc i64 %bitcast_ln55_68

]]></Node>
<StgValue><ssdm name="trunc_ln55_68"/></StgValue>
</operation>

<operation id="2079" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1634 %bitcast_ln55_69 = bitcast i64 %min_p_195

]]></Node>
<StgValue><ssdm name="bitcast_ln55_69"/></StgValue>
</operation>

<operation id="2080" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1635 %tmp_426 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2081" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1636 %trunc_ln55_69 = trunc i64 %bitcast_ln55_69

]]></Node>
<StgValue><ssdm name="trunc_ln55_69"/></StgValue>
</operation>

<operation id="2082" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1637 %icmp_ln55_136 = icmp_ne  i11 %tmp_425, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_136"/></StgValue>
</operation>

<operation id="2083" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1638 %icmp_ln55_137 = icmp_eq  i52 %trunc_ln55_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_137"/></StgValue>
</operation>

<operation id="2084" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1639 %or_ln55_99 = or i1 %icmp_ln55_137, i1 %icmp_ln55_136

]]></Node>
<StgValue><ssdm name="or_ln55_99"/></StgValue>
</operation>

<operation id="2085" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1640 %icmp_ln55_138 = icmp_ne  i11 %tmp_426, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_138"/></StgValue>
</operation>

<operation id="2086" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1641 %icmp_ln55_139 = icmp_eq  i52 %trunc_ln55_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_139"/></StgValue>
</operation>

<operation id="2087" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1642 %or_ln55_100 = or i1 %icmp_ln55_139, i1 %icmp_ln55_138

]]></Node>
<StgValue><ssdm name="or_ln55_100"/></StgValue>
</operation>

<operation id="2088" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1643 %and_ln55_68 = and i1 %or_ln55_99, i1 %or_ln55_100

]]></Node>
<StgValue><ssdm name="and_ln55_68"/></StgValue>
</operation>

<operation id="2089" st_id="56" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1644 %tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2090" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1645 %and_ln55_69 = and i1 %and_ln55_68, i1 %tmp_427

]]></Node>
<StgValue><ssdm name="and_ln55_69"/></StgValue>
</operation>

<operation id="2091" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1646 %min_p_197 = select i1 %and_ln55_69, i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="min_p_197"/></StgValue>
</operation>

<operation id="2092" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1647 %select_ln55_64 = select i1 %and_ln55_69, i6 35, i6 34

]]></Node>
<StgValue><ssdm name="select_ln55_64"/></StgValue>
</operation>

<operation id="2093" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1648 %or_ln55_16 = or i1 %and_ln55_69, i1 %and_ln55_67

]]></Node>
<StgValue><ssdm name="or_ln55_16"/></StgValue>
</operation>

<operation id="2094" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1649 %min_s_51 = select i1 %or_ln55_16, i6 %select_ln55_64, i6 %min_s_50

]]></Node>
<StgValue><ssdm name="min_s_51"/></StgValue>
</operation>

<operation id="2095" st_id="56" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1682 %tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2096" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2097" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1740 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_99, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2098" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2099" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2100" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2101" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1884 %bitcast_ln54_128 = bitcast i64 %trunc_ln54_115

]]></Node>
<StgValue><ssdm name="bitcast_ln54_128"/></StgValue>
</operation>

<operation id="2102" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2103" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1905 %llike_load_75 = load i12 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="2104" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1906 %zext_ln54_171 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_171"/></StgValue>
</operation>

<operation id="2105" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1907 %lshr_ln54_96 = lshr i128 %llike_load_75, i128 %zext_ln54_171

]]></Node>
<StgValue><ssdm name="lshr_ln54_96"/></StgValue>
</operation>

<operation id="2106" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1908 %trunc_ln54_116 = trunc i128 %lshr_ln54_96

]]></Node>
<StgValue><ssdm name="trunc_ln54_116"/></StgValue>
</operation>

<operation id="2107" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1909 %bitcast_ln54_129 = bitcast i64 %trunc_ln54_116

]]></Node>
<StgValue><ssdm name="bitcast_ln54_129"/></StgValue>
</operation>

<operation id="2108" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1910 %llike_1_load_76 = load i12 %llike_1_addr_107

]]></Node>
<StgValue><ssdm name="llike_1_load_76"/></StgValue>
</operation>

<operation id="2109" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1911 %zext_ln54_172 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_172"/></StgValue>
</operation>

<operation id="2110" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1912 %lshr_ln54_97 = lshr i128 %llike_1_load_76, i128 %zext_ln54_172

]]></Node>
<StgValue><ssdm name="lshr_ln54_97"/></StgValue>
</operation>

<operation id="2111" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1913 %trunc_ln54_117 = trunc i128 %lshr_ln54_97

]]></Node>
<StgValue><ssdm name="trunc_ln54_117"/></StgValue>
</operation>

<operation id="2112" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1914 %bitcast_ln54_130 = bitcast i64 %trunc_ln54_117

]]></Node>
<StgValue><ssdm name="bitcast_ln54_130"/></StgValue>
</operation>

<operation id="2113" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1915 %tmp_452 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_129, i64 %bitcast_ln54_130, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2114" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1943 %llike_load_76 = load i12 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="2115" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1948 %llike_1_load_77 = load i12 %llike_1_addr_108

]]></Node>
<StgValue><ssdm name="llike_1_load_77"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="2116" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:153 %or_ln54_44 = or i12 %tmp_s, i12 45

]]></Node>
<StgValue><ssdm name="or_ln54_44"/></StgValue>
</operation>

<operation id="2117" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:154 %zext_ln54_53 = zext i12 %or_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="2118" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:155 %llike_addr_109 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="llike_addr_109"/></StgValue>
</operation>

<operation id="2119" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:255 %llike_1_addr_109 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="llike_1_addr_109"/></StgValue>
</operation>

<operation id="2120" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1669 %bitcast_ln55_70 = bitcast i64 %p_97

]]></Node>
<StgValue><ssdm name="bitcast_ln55_70"/></StgValue>
</operation>

<operation id="2121" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1670 %tmp_429 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2122" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1671 %trunc_ln55_70 = trunc i64 %bitcast_ln55_70

]]></Node>
<StgValue><ssdm name="trunc_ln55_70"/></StgValue>
</operation>

<operation id="2123" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1672 %bitcast_ln55_71 = bitcast i64 %min_p_197

]]></Node>
<StgValue><ssdm name="bitcast_ln55_71"/></StgValue>
</operation>

<operation id="2124" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1673 %tmp_430 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2125" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1674 %trunc_ln55_71 = trunc i64 %bitcast_ln55_71

]]></Node>
<StgValue><ssdm name="trunc_ln55_71"/></StgValue>
</operation>

<operation id="2126" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1675 %icmp_ln55_140 = icmp_ne  i11 %tmp_429, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_140"/></StgValue>
</operation>

<operation id="2127" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1676 %icmp_ln55_141 = icmp_eq  i52 %trunc_ln55_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_141"/></StgValue>
</operation>

<operation id="2128" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1677 %or_ln55_101 = or i1 %icmp_ln55_141, i1 %icmp_ln55_140

]]></Node>
<StgValue><ssdm name="or_ln55_101"/></StgValue>
</operation>

<operation id="2129" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1678 %icmp_ln55_142 = icmp_ne  i11 %tmp_430, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_142"/></StgValue>
</operation>

<operation id="2130" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1679 %icmp_ln55_143 = icmp_eq  i52 %trunc_ln55_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_143"/></StgValue>
</operation>

<operation id="2131" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1680 %or_ln55_102 = or i1 %icmp_ln55_143, i1 %icmp_ln55_142

]]></Node>
<StgValue><ssdm name="or_ln55_102"/></StgValue>
</operation>

<operation id="2132" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1681 %and_ln55_70 = and i1 %or_ln55_101, i1 %or_ln55_102

]]></Node>
<StgValue><ssdm name="and_ln55_70"/></StgValue>
</operation>

<operation id="2133" st_id="57" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1682 %tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2134" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1683 %and_ln55_71 = and i1 %and_ln55_70, i1 %tmp_431

]]></Node>
<StgValue><ssdm name="and_ln55_71"/></StgValue>
</operation>

<operation id="2135" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1684 %min_p_199 = select i1 %and_ln55_71, i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="min_p_199"/></StgValue>
</operation>

<operation id="2136" st_id="57" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1717 %tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2137" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2138" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1775 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_100, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2139" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2140" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2141" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2142" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1919 %bitcast_ln54_131 = bitcast i64 %trunc_ln54_118

]]></Node>
<StgValue><ssdm name="bitcast_ln54_131"/></StgValue>
</operation>

<operation id="2143" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2144" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1943 %llike_load_76 = load i12 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="2145" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1944 %zext_ln54_173 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_173"/></StgValue>
</operation>

<operation id="2146" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1945 %lshr_ln54_98 = lshr i128 %llike_load_76, i128 %zext_ln54_173

]]></Node>
<StgValue><ssdm name="lshr_ln54_98"/></StgValue>
</operation>

<operation id="2147" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1946 %trunc_ln54_119 = trunc i128 %lshr_ln54_98

]]></Node>
<StgValue><ssdm name="trunc_ln54_119"/></StgValue>
</operation>

<operation id="2148" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1947 %bitcast_ln54_132 = bitcast i64 %trunc_ln54_119

]]></Node>
<StgValue><ssdm name="bitcast_ln54_132"/></StgValue>
</operation>

<operation id="2149" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1948 %llike_1_load_77 = load i12 %llike_1_addr_108

]]></Node>
<StgValue><ssdm name="llike_1_load_77"/></StgValue>
</operation>

<operation id="2150" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1949 %zext_ln54_174 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_174"/></StgValue>
</operation>

<operation id="2151" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1950 %lshr_ln54_99 = lshr i128 %llike_1_load_77, i128 %zext_ln54_174

]]></Node>
<StgValue><ssdm name="lshr_ln54_99"/></StgValue>
</operation>

<operation id="2152" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1951 %trunc_ln54_120 = trunc i128 %lshr_ln54_99

]]></Node>
<StgValue><ssdm name="trunc_ln54_120"/></StgValue>
</operation>

<operation id="2153" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1952 %bitcast_ln54_133 = bitcast i64 %trunc_ln54_120

]]></Node>
<StgValue><ssdm name="bitcast_ln54_133"/></StgValue>
</operation>

<operation id="2154" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1953 %tmp_456 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_132, i64 %bitcast_ln54_133, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2155" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1978 %llike_load_77 = load i12 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="2156" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1983 %llike_1_load_78 = load i12 %llike_1_addr_109

]]></Node>
<StgValue><ssdm name="llike_1_load_78"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="2157" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:156 %or_ln54_45 = or i12 %tmp_s, i12 46

]]></Node>
<StgValue><ssdm name="or_ln54_45"/></StgValue>
</operation>

<operation id="2158" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:157 %zext_ln54_54 = zext i12 %or_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="2159" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:158 %llike_addr_110 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="llike_addr_110"/></StgValue>
</operation>

<operation id="2160" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:256 %llike_1_addr_110 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="llike_1_addr_110"/></StgValue>
</operation>

<operation id="2161" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1704 %bitcast_ln55_72 = bitcast i64 %p_98

]]></Node>
<StgValue><ssdm name="bitcast_ln55_72"/></StgValue>
</operation>

<operation id="2162" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1705 %tmp_433 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2163" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1706 %trunc_ln55_72 = trunc i64 %bitcast_ln55_72

]]></Node>
<StgValue><ssdm name="trunc_ln55_72"/></StgValue>
</operation>

<operation id="2164" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1707 %bitcast_ln55_73 = bitcast i64 %min_p_199

]]></Node>
<StgValue><ssdm name="bitcast_ln55_73"/></StgValue>
</operation>

<operation id="2165" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1708 %tmp_434 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2166" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1709 %trunc_ln55_73 = trunc i64 %bitcast_ln55_73

]]></Node>
<StgValue><ssdm name="trunc_ln55_73"/></StgValue>
</operation>

<operation id="2167" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1710 %icmp_ln55_144 = icmp_ne  i11 %tmp_433, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_144"/></StgValue>
</operation>

<operation id="2168" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1711 %icmp_ln55_145 = icmp_eq  i52 %trunc_ln55_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_145"/></StgValue>
</operation>

<operation id="2169" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1712 %or_ln55_103 = or i1 %icmp_ln55_145, i1 %icmp_ln55_144

]]></Node>
<StgValue><ssdm name="or_ln55_103"/></StgValue>
</operation>

<operation id="2170" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1713 %icmp_ln55_146 = icmp_ne  i11 %tmp_434, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_146"/></StgValue>
</operation>

<operation id="2171" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1714 %icmp_ln55_147 = icmp_eq  i52 %trunc_ln55_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_147"/></StgValue>
</operation>

<operation id="2172" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1715 %or_ln55_104 = or i1 %icmp_ln55_147, i1 %icmp_ln55_146

]]></Node>
<StgValue><ssdm name="or_ln55_104"/></StgValue>
</operation>

<operation id="2173" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1716 %and_ln55_72 = and i1 %or_ln55_103, i1 %or_ln55_104

]]></Node>
<StgValue><ssdm name="and_ln55_72"/></StgValue>
</operation>

<operation id="2174" st_id="58" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1717 %tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2175" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1718 %and_ln55_73 = and i1 %and_ln55_72, i1 %tmp_435

]]></Node>
<StgValue><ssdm name="and_ln55_73"/></StgValue>
</operation>

<operation id="2176" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1719 %min_p_201 = select i1 %and_ln55_73, i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="min_p_201"/></StgValue>
</operation>

<operation id="2177" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1720 %select_ln55_68 = select i1 %and_ln55_73, i6 37, i6 36

]]></Node>
<StgValue><ssdm name="select_ln55_68"/></StgValue>
</operation>

<operation id="2178" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1721 %or_ln55_17 = or i1 %and_ln55_73, i1 %and_ln55_71

]]></Node>
<StgValue><ssdm name="or_ln55_17"/></StgValue>
</operation>

<operation id="2179" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1722 %min_s_52 = select i1 %or_ln55_17, i6 %select_ln55_68, i6 %min_s_51

]]></Node>
<StgValue><ssdm name="min_s_52"/></StgValue>
</operation>

<operation id="2180" st_id="58" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1755 %tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2181" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2182" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1813 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_101, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2183" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2184" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2185" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2186" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1957 %bitcast_ln54_134 = bitcast i64 %trunc_ln54_121

]]></Node>
<StgValue><ssdm name="bitcast_ln54_134"/></StgValue>
</operation>

<operation id="2187" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2188" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1978 %llike_load_77 = load i12 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="2189" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1979 %zext_ln54_175 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_175"/></StgValue>
</operation>

<operation id="2190" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1980 %lshr_ln54_100 = lshr i128 %llike_load_77, i128 %zext_ln54_175

]]></Node>
<StgValue><ssdm name="lshr_ln54_100"/></StgValue>
</operation>

<operation id="2191" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1981 %trunc_ln54_122 = trunc i128 %lshr_ln54_100

]]></Node>
<StgValue><ssdm name="trunc_ln54_122"/></StgValue>
</operation>

<operation id="2192" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1982 %bitcast_ln54_135 = bitcast i64 %trunc_ln54_122

]]></Node>
<StgValue><ssdm name="bitcast_ln54_135"/></StgValue>
</operation>

<operation id="2193" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1983 %llike_1_load_78 = load i12 %llike_1_addr_109

]]></Node>
<StgValue><ssdm name="llike_1_load_78"/></StgValue>
</operation>

<operation id="2194" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1984 %zext_ln54_176 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_176"/></StgValue>
</operation>

<operation id="2195" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1985 %lshr_ln54_101 = lshr i128 %llike_1_load_78, i128 %zext_ln54_176

]]></Node>
<StgValue><ssdm name="lshr_ln54_101"/></StgValue>
</operation>

<operation id="2196" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1986 %trunc_ln54_123 = trunc i128 %lshr_ln54_101

]]></Node>
<StgValue><ssdm name="trunc_ln54_123"/></StgValue>
</operation>

<operation id="2197" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1987 %bitcast_ln54_136 = bitcast i64 %trunc_ln54_123

]]></Node>
<StgValue><ssdm name="bitcast_ln54_136"/></StgValue>
</operation>

<operation id="2198" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1988 %tmp_460 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_135, i64 %bitcast_ln54_136, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2199" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2016 %llike_load_78 = load i12 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="2200" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2021 %llike_1_load_79 = load i12 %llike_1_addr_110

]]></Node>
<StgValue><ssdm name="llike_1_load_79"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="2201" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:159 %or_ln54_46 = or i12 %tmp_s, i12 47

]]></Node>
<StgValue><ssdm name="or_ln54_46"/></StgValue>
</operation>

<operation id="2202" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:160 %zext_ln54_55 = zext i12 %or_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="2203" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:161 %llike_addr_111 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="llike_addr_111"/></StgValue>
</operation>

<operation id="2204" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:257 %llike_1_addr_111 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="llike_1_addr_111"/></StgValue>
</operation>

<operation id="2205" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1742 %bitcast_ln55_74 = bitcast i64 %p_99

]]></Node>
<StgValue><ssdm name="bitcast_ln55_74"/></StgValue>
</operation>

<operation id="2206" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1743 %tmp_437 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2207" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1744 %trunc_ln55_74 = trunc i64 %bitcast_ln55_74

]]></Node>
<StgValue><ssdm name="trunc_ln55_74"/></StgValue>
</operation>

<operation id="2208" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1745 %bitcast_ln55_75 = bitcast i64 %min_p_201

]]></Node>
<StgValue><ssdm name="bitcast_ln55_75"/></StgValue>
</operation>

<operation id="2209" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1746 %tmp_438 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2210" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1747 %trunc_ln55_75 = trunc i64 %bitcast_ln55_75

]]></Node>
<StgValue><ssdm name="trunc_ln55_75"/></StgValue>
</operation>

<operation id="2211" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1748 %icmp_ln55_148 = icmp_ne  i11 %tmp_437, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_148"/></StgValue>
</operation>

<operation id="2212" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1749 %icmp_ln55_149 = icmp_eq  i52 %trunc_ln55_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_149"/></StgValue>
</operation>

<operation id="2213" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1750 %or_ln55_105 = or i1 %icmp_ln55_149, i1 %icmp_ln55_148

]]></Node>
<StgValue><ssdm name="or_ln55_105"/></StgValue>
</operation>

<operation id="2214" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1751 %icmp_ln55_150 = icmp_ne  i11 %tmp_438, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_150"/></StgValue>
</operation>

<operation id="2215" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1752 %icmp_ln55_151 = icmp_eq  i52 %trunc_ln55_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_151"/></StgValue>
</operation>

<operation id="2216" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1753 %or_ln55_106 = or i1 %icmp_ln55_151, i1 %icmp_ln55_150

]]></Node>
<StgValue><ssdm name="or_ln55_106"/></StgValue>
</operation>

<operation id="2217" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1754 %and_ln55_74 = and i1 %or_ln55_105, i1 %or_ln55_106

]]></Node>
<StgValue><ssdm name="and_ln55_74"/></StgValue>
</operation>

<operation id="2218" st_id="59" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1755 %tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2219" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1756 %and_ln55_75 = and i1 %and_ln55_74, i1 %tmp_439

]]></Node>
<StgValue><ssdm name="and_ln55_75"/></StgValue>
</operation>

<operation id="2220" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1757 %min_p_203 = select i1 %and_ln55_75, i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="min_p_203"/></StgValue>
</operation>

<operation id="2221" st_id="59" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1790 %tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2222" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2223" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1848 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_102, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2224" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2225" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2226" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2227" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1992 %bitcast_ln54_137 = bitcast i64 %trunc_ln54_124

]]></Node>
<StgValue><ssdm name="bitcast_ln54_137"/></StgValue>
</operation>

<operation id="2228" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2229" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2016 %llike_load_78 = load i12 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="2230" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2017 %zext_ln54_178 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_178"/></StgValue>
</operation>

<operation id="2231" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2018 %lshr_ln54_103 = lshr i128 %llike_load_78, i128 %zext_ln54_178

]]></Node>
<StgValue><ssdm name="lshr_ln54_103"/></StgValue>
</operation>

<operation id="2232" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2019 %trunc_ln54_125 = trunc i128 %lshr_ln54_103

]]></Node>
<StgValue><ssdm name="trunc_ln54_125"/></StgValue>
</operation>

<operation id="2233" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2020 %bitcast_ln54_138 = bitcast i64 %trunc_ln54_125

]]></Node>
<StgValue><ssdm name="bitcast_ln54_138"/></StgValue>
</operation>

<operation id="2234" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2021 %llike_1_load_79 = load i12 %llike_1_addr_110

]]></Node>
<StgValue><ssdm name="llike_1_load_79"/></StgValue>
</operation>

<operation id="2235" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2022 %zext_ln54_179 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_179"/></StgValue>
</operation>

<operation id="2236" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2023 %lshr_ln54_104 = lshr i128 %llike_1_load_79, i128 %zext_ln54_179

]]></Node>
<StgValue><ssdm name="lshr_ln54_104"/></StgValue>
</operation>

<operation id="2237" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2024 %trunc_ln54_126 = trunc i128 %lshr_ln54_104

]]></Node>
<StgValue><ssdm name="trunc_ln54_126"/></StgValue>
</operation>

<operation id="2238" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2025 %bitcast_ln54_139 = bitcast i64 %trunc_ln54_126

]]></Node>
<StgValue><ssdm name="bitcast_ln54_139"/></StgValue>
</operation>

<operation id="2239" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2026 %tmp_464 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_138, i64 %bitcast_ln54_139, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="2240" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2051 %llike_load_79 = load i12 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="2241" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2056 %llike_1_load_80 = load i12 %llike_1_addr_111

]]></Node>
<StgValue><ssdm name="llike_1_load_80"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="2242" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:162 %or_ln54_47 = or i12 %tmp_s, i12 48

]]></Node>
<StgValue><ssdm name="or_ln54_47"/></StgValue>
</operation>

<operation id="2243" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:163 %zext_ln54_56 = zext i12 %or_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="2244" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:164 %llike_addr_112 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="llike_addr_112"/></StgValue>
</operation>

<operation id="2245" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:258 %llike_1_addr_112 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="llike_1_addr_112"/></StgValue>
</operation>

<operation id="2246" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1777 %bitcast_ln55_76 = bitcast i64 %p_100

]]></Node>
<StgValue><ssdm name="bitcast_ln55_76"/></StgValue>
</operation>

<operation id="2247" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1778 %tmp_441 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2248" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1779 %trunc_ln55_76 = trunc i64 %bitcast_ln55_76

]]></Node>
<StgValue><ssdm name="trunc_ln55_76"/></StgValue>
</operation>

<operation id="2249" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1780 %bitcast_ln55_77 = bitcast i64 %min_p_203

]]></Node>
<StgValue><ssdm name="bitcast_ln55_77"/></StgValue>
</operation>

<operation id="2250" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1781 %tmp_442 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2251" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1782 %trunc_ln55_77 = trunc i64 %bitcast_ln55_77

]]></Node>
<StgValue><ssdm name="trunc_ln55_77"/></StgValue>
</operation>

<operation id="2252" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1783 %icmp_ln55_152 = icmp_ne  i11 %tmp_441, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_152"/></StgValue>
</operation>

<operation id="2253" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1784 %icmp_ln55_153 = icmp_eq  i52 %trunc_ln55_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_153"/></StgValue>
</operation>

<operation id="2254" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1785 %or_ln55_107 = or i1 %icmp_ln55_153, i1 %icmp_ln55_152

]]></Node>
<StgValue><ssdm name="or_ln55_107"/></StgValue>
</operation>

<operation id="2255" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1786 %icmp_ln55_154 = icmp_ne  i11 %tmp_442, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_154"/></StgValue>
</operation>

<operation id="2256" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1787 %icmp_ln55_155 = icmp_eq  i52 %trunc_ln55_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_155"/></StgValue>
</operation>

<operation id="2257" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1788 %or_ln55_108 = or i1 %icmp_ln55_155, i1 %icmp_ln55_154

]]></Node>
<StgValue><ssdm name="or_ln55_108"/></StgValue>
</operation>

<operation id="2258" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1789 %and_ln55_76 = and i1 %or_ln55_107, i1 %or_ln55_108

]]></Node>
<StgValue><ssdm name="and_ln55_76"/></StgValue>
</operation>

<operation id="2259" st_id="60" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1790 %tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2260" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1791 %and_ln55_77 = and i1 %and_ln55_76, i1 %tmp_443

]]></Node>
<StgValue><ssdm name="and_ln55_77"/></StgValue>
</operation>

<operation id="2261" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1792 %min_p_205 = select i1 %and_ln55_77, i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="min_p_205"/></StgValue>
</operation>

<operation id="2262" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1793 %select_ln55_72 = select i1 %and_ln55_77, i6 39, i6 38

]]></Node>
<StgValue><ssdm name="select_ln55_72"/></StgValue>
</operation>

<operation id="2263" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1794 %or_ln55_18 = or i1 %and_ln55_77, i1 %and_ln55_75

]]></Node>
<StgValue><ssdm name="or_ln55_18"/></StgValue>
</operation>

<operation id="2264" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1795 %min_s_53 = select i1 %or_ln55_18, i6 %select_ln55_72, i6 %min_s_52

]]></Node>
<StgValue><ssdm name="min_s_53"/></StgValue>
</operation>

<operation id="2265" st_id="60" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1828 %tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2266" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2267" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1886 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_103, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2268" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2269" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2270" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2271" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2030 %bitcast_ln54_140 = bitcast i64 %trunc_ln54_127

]]></Node>
<StgValue><ssdm name="bitcast_ln54_140"/></StgValue>
</operation>

<operation id="2272" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2273" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2051 %llike_load_79 = load i12 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="2274" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2052 %zext_ln54_181 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_181"/></StgValue>
</operation>

<operation id="2275" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2053 %lshr_ln54_106 = lshr i128 %llike_load_79, i128 %zext_ln54_181

]]></Node>
<StgValue><ssdm name="lshr_ln54_106"/></StgValue>
</operation>

<operation id="2276" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2054 %trunc_ln54_128 = trunc i128 %lshr_ln54_106

]]></Node>
<StgValue><ssdm name="trunc_ln54_128"/></StgValue>
</operation>

<operation id="2277" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2055 %bitcast_ln54_141 = bitcast i64 %trunc_ln54_128

]]></Node>
<StgValue><ssdm name="bitcast_ln54_141"/></StgValue>
</operation>

<operation id="2278" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2056 %llike_1_load_80 = load i12 %llike_1_addr_111

]]></Node>
<StgValue><ssdm name="llike_1_load_80"/></StgValue>
</operation>

<operation id="2279" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2057 %zext_ln54_182 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_182"/></StgValue>
</operation>

<operation id="2280" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2058 %lshr_ln54_107 = lshr i128 %llike_1_load_80, i128 %zext_ln54_182

]]></Node>
<StgValue><ssdm name="lshr_ln54_107"/></StgValue>
</operation>

<operation id="2281" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2059 %trunc_ln54_129 = trunc i128 %lshr_ln54_107

]]></Node>
<StgValue><ssdm name="trunc_ln54_129"/></StgValue>
</operation>

<operation id="2282" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2060 %bitcast_ln54_142 = bitcast i64 %trunc_ln54_129

]]></Node>
<StgValue><ssdm name="bitcast_ln54_142"/></StgValue>
</operation>

<operation id="2283" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2061 %tmp_468 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_141, i64 %bitcast_ln54_142, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="2284" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2089 %llike_load_80 = load i12 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="2285" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2094 %llike_1_load_81 = load i12 %llike_1_addr_112

]]></Node>
<StgValue><ssdm name="llike_1_load_81"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="2286" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:165 %or_ln54_48 = or i12 %tmp_s, i12 49

]]></Node>
<StgValue><ssdm name="or_ln54_48"/></StgValue>
</operation>

<operation id="2287" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:166 %zext_ln54_57 = zext i12 %or_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="2288" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:167 %llike_addr_113 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="llike_addr_113"/></StgValue>
</operation>

<operation id="2289" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:259 %llike_1_addr_113 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="llike_1_addr_113"/></StgValue>
</operation>

<operation id="2290" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1815 %bitcast_ln55_78 = bitcast i64 %p_101

]]></Node>
<StgValue><ssdm name="bitcast_ln55_78"/></StgValue>
</operation>

<operation id="2291" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1816 %tmp_445 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2292" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1817 %trunc_ln55_78 = trunc i64 %bitcast_ln55_78

]]></Node>
<StgValue><ssdm name="trunc_ln55_78"/></StgValue>
</operation>

<operation id="2293" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1818 %bitcast_ln55_79 = bitcast i64 %min_p_205

]]></Node>
<StgValue><ssdm name="bitcast_ln55_79"/></StgValue>
</operation>

<operation id="2294" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1819 %tmp_446 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2295" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1820 %trunc_ln55_79 = trunc i64 %bitcast_ln55_79

]]></Node>
<StgValue><ssdm name="trunc_ln55_79"/></StgValue>
</operation>

<operation id="2296" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1821 %icmp_ln55_156 = icmp_ne  i11 %tmp_445, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_156"/></StgValue>
</operation>

<operation id="2297" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1822 %icmp_ln55_157 = icmp_eq  i52 %trunc_ln55_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_157"/></StgValue>
</operation>

<operation id="2298" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1823 %or_ln55_109 = or i1 %icmp_ln55_157, i1 %icmp_ln55_156

]]></Node>
<StgValue><ssdm name="or_ln55_109"/></StgValue>
</operation>

<operation id="2299" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1824 %icmp_ln55_158 = icmp_ne  i11 %tmp_446, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_158"/></StgValue>
</operation>

<operation id="2300" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1825 %icmp_ln55_159 = icmp_eq  i52 %trunc_ln55_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_159"/></StgValue>
</operation>

<operation id="2301" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1826 %or_ln55_110 = or i1 %icmp_ln55_159, i1 %icmp_ln55_158

]]></Node>
<StgValue><ssdm name="or_ln55_110"/></StgValue>
</operation>

<operation id="2302" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1827 %and_ln55_78 = and i1 %or_ln55_109, i1 %or_ln55_110

]]></Node>
<StgValue><ssdm name="and_ln55_78"/></StgValue>
</operation>

<operation id="2303" st_id="61" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1828 %tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2304" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1829 %and_ln55_79 = and i1 %and_ln55_78, i1 %tmp_447

]]></Node>
<StgValue><ssdm name="and_ln55_79"/></StgValue>
</operation>

<operation id="2305" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1830 %min_p_207 = select i1 %and_ln55_79, i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="min_p_207"/></StgValue>
</operation>

<operation id="2306" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1863 %tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2307" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1921 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_104, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2309" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2310" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2311" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2312" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2065 %bitcast_ln54_143 = bitcast i64 %trunc_ln54_130

]]></Node>
<StgValue><ssdm name="bitcast_ln54_143"/></StgValue>
</operation>

<operation id="2313" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2314" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2089 %llike_load_80 = load i12 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="2315" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2090 %zext_ln54_184 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_184"/></StgValue>
</operation>

<operation id="2316" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2091 %lshr_ln54_109 = lshr i128 %llike_load_80, i128 %zext_ln54_184

]]></Node>
<StgValue><ssdm name="lshr_ln54_109"/></StgValue>
</operation>

<operation id="2317" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2092 %trunc_ln54_131 = trunc i128 %lshr_ln54_109

]]></Node>
<StgValue><ssdm name="trunc_ln54_131"/></StgValue>
</operation>

<operation id="2318" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2093 %bitcast_ln54_144 = bitcast i64 %trunc_ln54_131

]]></Node>
<StgValue><ssdm name="bitcast_ln54_144"/></StgValue>
</operation>

<operation id="2319" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2094 %llike_1_load_81 = load i12 %llike_1_addr_112

]]></Node>
<StgValue><ssdm name="llike_1_load_81"/></StgValue>
</operation>

<operation id="2320" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2095 %zext_ln54_185 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_185"/></StgValue>
</operation>

<operation id="2321" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2096 %lshr_ln54_110 = lshr i128 %llike_1_load_81, i128 %zext_ln54_185

]]></Node>
<StgValue><ssdm name="lshr_ln54_110"/></StgValue>
</operation>

<operation id="2322" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2097 %trunc_ln54_132 = trunc i128 %lshr_ln54_110

]]></Node>
<StgValue><ssdm name="trunc_ln54_132"/></StgValue>
</operation>

<operation id="2323" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2098 %bitcast_ln54_145 = bitcast i64 %trunc_ln54_132

]]></Node>
<StgValue><ssdm name="bitcast_ln54_145"/></StgValue>
</operation>

<operation id="2324" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2099 %tmp_472 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_144, i64 %bitcast_ln54_145, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2325" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2122 %llike_load_81 = load i12 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="2326" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2127 %llike_1_load_82 = load i12 %llike_1_addr_113

]]></Node>
<StgValue><ssdm name="llike_1_load_82"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="2327" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:168 %or_ln54_49 = or i12 %tmp_s, i12 50

]]></Node>
<StgValue><ssdm name="or_ln54_49"/></StgValue>
</operation>

<operation id="2328" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:169 %zext_ln54_58 = zext i12 %or_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="2329" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:170 %llike_addr_114 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="llike_addr_114"/></StgValue>
</operation>

<operation id="2330" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:260 %llike_1_addr_114 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="llike_1_addr_114"/></StgValue>
</operation>

<operation id="2331" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1850 %bitcast_ln55_80 = bitcast i64 %p_102

]]></Node>
<StgValue><ssdm name="bitcast_ln55_80"/></StgValue>
</operation>

<operation id="2332" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1851 %tmp_449 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2333" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1852 %trunc_ln55_80 = trunc i64 %bitcast_ln55_80

]]></Node>
<StgValue><ssdm name="trunc_ln55_80"/></StgValue>
</operation>

<operation id="2334" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1853 %bitcast_ln55_81 = bitcast i64 %min_p_207

]]></Node>
<StgValue><ssdm name="bitcast_ln55_81"/></StgValue>
</operation>

<operation id="2335" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1854 %tmp_450 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2336" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1855 %trunc_ln55_81 = trunc i64 %bitcast_ln55_81

]]></Node>
<StgValue><ssdm name="trunc_ln55_81"/></StgValue>
</operation>

<operation id="2337" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1856 %icmp_ln55_160 = icmp_ne  i11 %tmp_449, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_160"/></StgValue>
</operation>

<operation id="2338" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1857 %icmp_ln55_161 = icmp_eq  i52 %trunc_ln55_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_161"/></StgValue>
</operation>

<operation id="2339" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1858 %or_ln55_111 = or i1 %icmp_ln55_161, i1 %icmp_ln55_160

]]></Node>
<StgValue><ssdm name="or_ln55_111"/></StgValue>
</operation>

<operation id="2340" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1859 %icmp_ln55_162 = icmp_ne  i11 %tmp_450, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_162"/></StgValue>
</operation>

<operation id="2341" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1860 %icmp_ln55_163 = icmp_eq  i52 %trunc_ln55_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_163"/></StgValue>
</operation>

<operation id="2342" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1861 %or_ln55_112 = or i1 %icmp_ln55_163, i1 %icmp_ln55_162

]]></Node>
<StgValue><ssdm name="or_ln55_112"/></StgValue>
</operation>

<operation id="2343" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1862 %and_ln55_80 = and i1 %or_ln55_111, i1 %or_ln55_112

]]></Node>
<StgValue><ssdm name="and_ln55_80"/></StgValue>
</operation>

<operation id="2344" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1863 %tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2345" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1864 %and_ln55_81 = and i1 %and_ln55_80, i1 %tmp_451

]]></Node>
<StgValue><ssdm name="and_ln55_81"/></StgValue>
</operation>

<operation id="2346" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1865 %min_p_209 = select i1 %and_ln55_81, i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="min_p_209"/></StgValue>
</operation>

<operation id="2347" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1866 %select_ln55_76 = select i1 %and_ln55_81, i6 41, i6 40

]]></Node>
<StgValue><ssdm name="select_ln55_76"/></StgValue>
</operation>

<operation id="2348" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1867 %or_ln55_19 = or i1 %and_ln55_81, i1 %and_ln55_79

]]></Node>
<StgValue><ssdm name="or_ln55_19"/></StgValue>
</operation>

<operation id="2349" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1868 %min_s_54 = select i1 %or_ln55_19, i6 %select_ln55_76, i6 %min_s_53

]]></Node>
<StgValue><ssdm name="min_s_54"/></StgValue>
</operation>

<operation id="2350" st_id="62" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1901 %tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2351" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2352" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1959 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_105, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2353" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2354" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2355" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2356" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2101 %bitcast_ln54_146 = bitcast i64 %tmp_477

]]></Node>
<StgValue><ssdm name="bitcast_ln54_146"/></StgValue>
</operation>

<operation id="2357" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2358" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2122 %llike_load_81 = load i12 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="2359" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2123 %zext_ln54_186 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_186"/></StgValue>
</operation>

<operation id="2360" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2124 %lshr_ln54_111 = lshr i128 %llike_load_81, i128 %zext_ln54_186

]]></Node>
<StgValue><ssdm name="lshr_ln54_111"/></StgValue>
</operation>

<operation id="2361" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2125 %trunc_ln54_133 = trunc i128 %lshr_ln54_111

]]></Node>
<StgValue><ssdm name="trunc_ln54_133"/></StgValue>
</operation>

<operation id="2362" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2126 %bitcast_ln54_147 = bitcast i64 %trunc_ln54_133

]]></Node>
<StgValue><ssdm name="bitcast_ln54_147"/></StgValue>
</operation>

<operation id="2363" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2127 %llike_1_load_82 = load i12 %llike_1_addr_113

]]></Node>
<StgValue><ssdm name="llike_1_load_82"/></StgValue>
</operation>

<operation id="2364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2128 %zext_ln54_187 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_187"/></StgValue>
</operation>

<operation id="2365" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2129 %lshr_ln54_112 = lshr i128 %llike_1_load_82, i128 %zext_ln54_187

]]></Node>
<StgValue><ssdm name="lshr_ln54_112"/></StgValue>
</operation>

<operation id="2366" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2130 %trunc_ln54_134 = trunc i128 %lshr_ln54_112

]]></Node>
<StgValue><ssdm name="trunc_ln54_134"/></StgValue>
</operation>

<operation id="2367" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2131 %bitcast_ln54_148 = bitcast i64 %trunc_ln54_134

]]></Node>
<StgValue><ssdm name="bitcast_ln54_148"/></StgValue>
</operation>

<operation id="2368" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2132 %tmp_476 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_147, i64 %bitcast_ln54_148, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2369" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2158 %llike_load_82 = load i12 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="2370" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2163 %llike_1_load_83 = load i12 %llike_1_addr_114

]]></Node>
<StgValue><ssdm name="llike_1_load_83"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="2371" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:171 %or_ln54_50 = or i12 %tmp_s, i12 51

]]></Node>
<StgValue><ssdm name="or_ln54_50"/></StgValue>
</operation>

<operation id="2372" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:172 %zext_ln54_59 = zext i12 %or_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="2373" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:173 %llike_addr_115 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="llike_addr_115"/></StgValue>
</operation>

<operation id="2374" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:261 %llike_1_addr_115 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="llike_1_addr_115"/></StgValue>
</operation>

<operation id="2375" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1888 %bitcast_ln55_82 = bitcast i64 %p_103

]]></Node>
<StgValue><ssdm name="bitcast_ln55_82"/></StgValue>
</operation>

<operation id="2376" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1889 %tmp_453 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2377" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1890 %trunc_ln55_82 = trunc i64 %bitcast_ln55_82

]]></Node>
<StgValue><ssdm name="trunc_ln55_82"/></StgValue>
</operation>

<operation id="2378" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1891 %bitcast_ln55_83 = bitcast i64 %min_p_209

]]></Node>
<StgValue><ssdm name="bitcast_ln55_83"/></StgValue>
</operation>

<operation id="2379" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1892 %tmp_454 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2380" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1893 %trunc_ln55_83 = trunc i64 %bitcast_ln55_83

]]></Node>
<StgValue><ssdm name="trunc_ln55_83"/></StgValue>
</operation>

<operation id="2381" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1894 %icmp_ln55_164 = icmp_ne  i11 %tmp_453, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_164"/></StgValue>
</operation>

<operation id="2382" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1895 %icmp_ln55_165 = icmp_eq  i52 %trunc_ln55_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_165"/></StgValue>
</operation>

<operation id="2383" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1896 %or_ln55_113 = or i1 %icmp_ln55_165, i1 %icmp_ln55_164

]]></Node>
<StgValue><ssdm name="or_ln55_113"/></StgValue>
</operation>

<operation id="2384" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1897 %icmp_ln55_166 = icmp_ne  i11 %tmp_454, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_166"/></StgValue>
</operation>

<operation id="2385" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1898 %icmp_ln55_167 = icmp_eq  i52 %trunc_ln55_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_167"/></StgValue>
</operation>

<operation id="2386" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1899 %or_ln55_114 = or i1 %icmp_ln55_167, i1 %icmp_ln55_166

]]></Node>
<StgValue><ssdm name="or_ln55_114"/></StgValue>
</operation>

<operation id="2387" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1900 %and_ln55_82 = and i1 %or_ln55_113, i1 %or_ln55_114

]]></Node>
<StgValue><ssdm name="and_ln55_82"/></StgValue>
</operation>

<operation id="2388" st_id="63" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1901 %tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2389" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1902 %and_ln55_83 = and i1 %and_ln55_82, i1 %tmp_455

]]></Node>
<StgValue><ssdm name="and_ln55_83"/></StgValue>
</operation>

<operation id="2390" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1903 %min_p_211 = select i1 %and_ln55_83, i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="min_p_211"/></StgValue>
</operation>

<operation id="2391" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1936 %tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2392" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2393" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1994 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_106, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2394" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2395" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2396" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2397" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2134 %bitcast_ln54_149 = bitcast i64 %tmp_482

]]></Node>
<StgValue><ssdm name="bitcast_ln54_149"/></StgValue>
</operation>

<operation id="2398" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2399" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2158 %llike_load_82 = load i12 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="2400" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2159 %zext_ln54_188 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_188"/></StgValue>
</operation>

<operation id="2401" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2160 %lshr_ln54_113 = lshr i128 %llike_load_82, i128 %zext_ln54_188

]]></Node>
<StgValue><ssdm name="lshr_ln54_113"/></StgValue>
</operation>

<operation id="2402" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2161 %trunc_ln54_135 = trunc i128 %lshr_ln54_113

]]></Node>
<StgValue><ssdm name="trunc_ln54_135"/></StgValue>
</operation>

<operation id="2403" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2162 %bitcast_ln54_150 = bitcast i64 %trunc_ln54_135

]]></Node>
<StgValue><ssdm name="bitcast_ln54_150"/></StgValue>
</operation>

<operation id="2404" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2163 %llike_1_load_83 = load i12 %llike_1_addr_114

]]></Node>
<StgValue><ssdm name="llike_1_load_83"/></StgValue>
</operation>

<operation id="2405" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2164 %zext_ln54_189 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_189"/></StgValue>
</operation>

<operation id="2406" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2165 %lshr_ln54_114 = lshr i128 %llike_1_load_83, i128 %zext_ln54_189

]]></Node>
<StgValue><ssdm name="lshr_ln54_114"/></StgValue>
</operation>

<operation id="2407" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2166 %trunc_ln54_136 = trunc i128 %lshr_ln54_114

]]></Node>
<StgValue><ssdm name="trunc_ln54_136"/></StgValue>
</operation>

<operation id="2408" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2167 %bitcast_ln54_151 = bitcast i64 %trunc_ln54_136

]]></Node>
<StgValue><ssdm name="bitcast_ln54_151"/></StgValue>
</operation>

<operation id="2409" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2168 %tmp_480 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_150, i64 %bitcast_ln54_151, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="2410" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2191 %llike_load_83 = load i12 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="2411" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2196 %llike_1_load_84 = load i12 %llike_1_addr_115

]]></Node>
<StgValue><ssdm name="llike_1_load_84"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="2412" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:174 %or_ln54_51 = or i12 %tmp_s, i12 52

]]></Node>
<StgValue><ssdm name="or_ln54_51"/></StgValue>
</operation>

<operation id="2413" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:175 %zext_ln54_60 = zext i12 %or_ln54_51

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="2414" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:176 %llike_addr_116 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="llike_addr_116"/></StgValue>
</operation>

<operation id="2415" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:262 %llike_1_addr_116 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="llike_1_addr_116"/></StgValue>
</operation>

<operation id="2416" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1923 %bitcast_ln55_84 = bitcast i64 %p_104

]]></Node>
<StgValue><ssdm name="bitcast_ln55_84"/></StgValue>
</operation>

<operation id="2417" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1924 %tmp_457 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2418" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1925 %trunc_ln55_84 = trunc i64 %bitcast_ln55_84

]]></Node>
<StgValue><ssdm name="trunc_ln55_84"/></StgValue>
</operation>

<operation id="2419" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1926 %bitcast_ln55_85 = bitcast i64 %min_p_211

]]></Node>
<StgValue><ssdm name="bitcast_ln55_85"/></StgValue>
</operation>

<operation id="2420" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1927 %tmp_458 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2421" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1928 %trunc_ln55_85 = trunc i64 %bitcast_ln55_85

]]></Node>
<StgValue><ssdm name="trunc_ln55_85"/></StgValue>
</operation>

<operation id="2422" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1929 %icmp_ln55_168 = icmp_ne  i11 %tmp_457, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_168"/></StgValue>
</operation>

<operation id="2423" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1930 %icmp_ln55_169 = icmp_eq  i52 %trunc_ln55_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_169"/></StgValue>
</operation>

<operation id="2424" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1931 %or_ln55_115 = or i1 %icmp_ln55_169, i1 %icmp_ln55_168

]]></Node>
<StgValue><ssdm name="or_ln55_115"/></StgValue>
</operation>

<operation id="2425" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1932 %icmp_ln55_170 = icmp_ne  i11 %tmp_458, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_170"/></StgValue>
</operation>

<operation id="2426" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1933 %icmp_ln55_171 = icmp_eq  i52 %trunc_ln55_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_171"/></StgValue>
</operation>

<operation id="2427" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1934 %or_ln55_116 = or i1 %icmp_ln55_171, i1 %icmp_ln55_170

]]></Node>
<StgValue><ssdm name="or_ln55_116"/></StgValue>
</operation>

<operation id="2428" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1935 %and_ln55_84 = and i1 %or_ln55_115, i1 %or_ln55_116

]]></Node>
<StgValue><ssdm name="and_ln55_84"/></StgValue>
</operation>

<operation id="2429" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1936 %tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2430" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1937 %and_ln55_85 = and i1 %and_ln55_84, i1 %tmp_459

]]></Node>
<StgValue><ssdm name="and_ln55_85"/></StgValue>
</operation>

<operation id="2431" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1938 %min_p_213 = select i1 %and_ln55_85, i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="min_p_213"/></StgValue>
</operation>

<operation id="2432" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1939 %select_ln55_80 = select i1 %and_ln55_85, i6 43, i6 42

]]></Node>
<StgValue><ssdm name="select_ln55_80"/></StgValue>
</operation>

<operation id="2433" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1940 %or_ln55_20 = or i1 %and_ln55_85, i1 %and_ln55_83

]]></Node>
<StgValue><ssdm name="or_ln55_20"/></StgValue>
</operation>

<operation id="2434" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1941 %min_s_55 = select i1 %or_ln55_20, i6 %select_ln55_80, i6 %min_s_54

]]></Node>
<StgValue><ssdm name="min_s_55"/></StgValue>
</operation>

<operation id="2435" st_id="64" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1974 %tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2436" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2437" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2032 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_107, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2438" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2439" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2440" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2441" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2170 %bitcast_ln54_152 = bitcast i64 %tmp_487

]]></Node>
<StgValue><ssdm name="bitcast_ln54_152"/></StgValue>
</operation>

<operation id="2442" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2443" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2191 %llike_load_83 = load i12 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="2444" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2192 %zext_ln54_190 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_190"/></StgValue>
</operation>

<operation id="2445" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2193 %lshr_ln54_115 = lshr i128 %llike_load_83, i128 %zext_ln54_190

]]></Node>
<StgValue><ssdm name="lshr_ln54_115"/></StgValue>
</operation>

<operation id="2446" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2194 %trunc_ln54_137 = trunc i128 %lshr_ln54_115

]]></Node>
<StgValue><ssdm name="trunc_ln54_137"/></StgValue>
</operation>

<operation id="2447" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2195 %bitcast_ln54_153 = bitcast i64 %trunc_ln54_137

]]></Node>
<StgValue><ssdm name="bitcast_ln54_153"/></StgValue>
</operation>

<operation id="2448" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2196 %llike_1_load_84 = load i12 %llike_1_addr_115

]]></Node>
<StgValue><ssdm name="llike_1_load_84"/></StgValue>
</operation>

<operation id="2449" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2197 %zext_ln54_191 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_191"/></StgValue>
</operation>

<operation id="2450" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2198 %lshr_ln54_116 = lshr i128 %llike_1_load_84, i128 %zext_ln54_191

]]></Node>
<StgValue><ssdm name="lshr_ln54_116"/></StgValue>
</operation>

<operation id="2451" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2199 %trunc_ln54_138 = trunc i128 %lshr_ln54_116

]]></Node>
<StgValue><ssdm name="trunc_ln54_138"/></StgValue>
</operation>

<operation id="2452" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2200 %bitcast_ln54_154 = bitcast i64 %trunc_ln54_138

]]></Node>
<StgValue><ssdm name="bitcast_ln54_154"/></StgValue>
</operation>

<operation id="2453" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2201 %tmp_484 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_153, i64 %bitcast_ln54_154, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2454" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2227 %llike_load_84 = load i12 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="2455" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2232 %llike_1_load_85 = load i12 %llike_1_addr_116

]]></Node>
<StgValue><ssdm name="llike_1_load_85"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="2456" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:177 %or_ln54_52 = or i12 %tmp_s, i12 53

]]></Node>
<StgValue><ssdm name="or_ln54_52"/></StgValue>
</operation>

<operation id="2457" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:178 %zext_ln54_61 = zext i12 %or_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="2458" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:179 %llike_addr_117 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="llike_addr_117"/></StgValue>
</operation>

<operation id="2459" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:263 %llike_1_addr_117 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="llike_1_addr_117"/></StgValue>
</operation>

<operation id="2460" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1961 %bitcast_ln55_86 = bitcast i64 %p_105

]]></Node>
<StgValue><ssdm name="bitcast_ln55_86"/></StgValue>
</operation>

<operation id="2461" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1962 %tmp_461 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="2462" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1963 %trunc_ln55_86 = trunc i64 %bitcast_ln55_86

]]></Node>
<StgValue><ssdm name="trunc_ln55_86"/></StgValue>
</operation>

<operation id="2463" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1964 %bitcast_ln55_87 = bitcast i64 %min_p_213

]]></Node>
<StgValue><ssdm name="bitcast_ln55_87"/></StgValue>
</operation>

<operation id="2464" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1965 %tmp_462 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="2465" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1966 %trunc_ln55_87 = trunc i64 %bitcast_ln55_87

]]></Node>
<StgValue><ssdm name="trunc_ln55_87"/></StgValue>
</operation>

<operation id="2466" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1967 %icmp_ln55_172 = icmp_ne  i11 %tmp_461, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_172"/></StgValue>
</operation>

<operation id="2467" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1968 %icmp_ln55_173 = icmp_eq  i52 %trunc_ln55_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_173"/></StgValue>
</operation>

<operation id="2468" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1969 %or_ln55_117 = or i1 %icmp_ln55_173, i1 %icmp_ln55_172

]]></Node>
<StgValue><ssdm name="or_ln55_117"/></StgValue>
</operation>

<operation id="2469" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1970 %icmp_ln55_174 = icmp_ne  i11 %tmp_462, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_174"/></StgValue>
</operation>

<operation id="2470" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1971 %icmp_ln55_175 = icmp_eq  i52 %trunc_ln55_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_175"/></StgValue>
</operation>

<operation id="2471" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1972 %or_ln55_118 = or i1 %icmp_ln55_175, i1 %icmp_ln55_174

]]></Node>
<StgValue><ssdm name="or_ln55_118"/></StgValue>
</operation>

<operation id="2472" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1973 %and_ln55_86 = and i1 %or_ln55_117, i1 %or_ln55_118

]]></Node>
<StgValue><ssdm name="and_ln55_86"/></StgValue>
</operation>

<operation id="2473" st_id="65" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1974 %tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2474" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1975 %and_ln55_87 = and i1 %and_ln55_86, i1 %tmp_463

]]></Node>
<StgValue><ssdm name="and_ln55_87"/></StgValue>
</operation>

<operation id="2475" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1976 %min_p_215 = select i1 %and_ln55_87, i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="min_p_215"/></StgValue>
</operation>

<operation id="2476" st_id="65" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2009 %tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2477" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2478" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2067 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_108, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2479" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2480" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2481" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2482" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2203 %bitcast_ln54_155 = bitcast i64 %tmp_493

]]></Node>
<StgValue><ssdm name="bitcast_ln54_155"/></StgValue>
</operation>

<operation id="2483" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2484" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2227 %llike_load_84 = load i12 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="2485" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2228 %zext_ln54_192 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_192"/></StgValue>
</operation>

<operation id="2486" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2229 %lshr_ln54_117 = lshr i128 %llike_load_84, i128 %zext_ln54_192

]]></Node>
<StgValue><ssdm name="lshr_ln54_117"/></StgValue>
</operation>

<operation id="2487" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2230 %trunc_ln54_139 = trunc i128 %lshr_ln54_117

]]></Node>
<StgValue><ssdm name="trunc_ln54_139"/></StgValue>
</operation>

<operation id="2488" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2231 %bitcast_ln54_156 = bitcast i64 %trunc_ln54_139

]]></Node>
<StgValue><ssdm name="bitcast_ln54_156"/></StgValue>
</operation>

<operation id="2489" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2232 %llike_1_load_85 = load i12 %llike_1_addr_116

]]></Node>
<StgValue><ssdm name="llike_1_load_85"/></StgValue>
</operation>

<operation id="2490" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2233 %zext_ln54_193 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_193"/></StgValue>
</operation>

<operation id="2491" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2234 %lshr_ln54_118 = lshr i128 %llike_1_load_85, i128 %zext_ln54_193

]]></Node>
<StgValue><ssdm name="lshr_ln54_118"/></StgValue>
</operation>

<operation id="2492" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2235 %trunc_ln54_140 = trunc i128 %lshr_ln54_118

]]></Node>
<StgValue><ssdm name="trunc_ln54_140"/></StgValue>
</operation>

<operation id="2493" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2236 %bitcast_ln54_157 = bitcast i64 %trunc_ln54_140

]]></Node>
<StgValue><ssdm name="bitcast_ln54_157"/></StgValue>
</operation>

<operation id="2494" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2237 %tmp_488 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_156, i64 %bitcast_ln54_157, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2495" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2260 %llike_load_85 = load i12 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="2496" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2265 %llike_1_load_86 = load i12 %llike_1_addr_117

]]></Node>
<StgValue><ssdm name="llike_1_load_86"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="2497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:180 %or_ln54_53 = or i12 %tmp_s, i12 54

]]></Node>
<StgValue><ssdm name="or_ln54_53"/></StgValue>
</operation>

<operation id="2498" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:181 %zext_ln54_62 = zext i12 %or_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="2499" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:182 %llike_addr_118 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="llike_addr_118"/></StgValue>
</operation>

<operation id="2500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:264 %llike_1_addr_118 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="llike_1_addr_118"/></StgValue>
</operation>

<operation id="2501" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1996 %bitcast_ln55_88 = bitcast i64 %p_106

]]></Node>
<StgValue><ssdm name="bitcast_ln55_88"/></StgValue>
</operation>

<operation id="2502" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1997 %tmp_465 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2503" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1998 %trunc_ln55_88 = trunc i64 %bitcast_ln55_88

]]></Node>
<StgValue><ssdm name="trunc_ln55_88"/></StgValue>
</operation>

<operation id="2504" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1999 %bitcast_ln55_89 = bitcast i64 %min_p_215

]]></Node>
<StgValue><ssdm name="bitcast_ln55_89"/></StgValue>
</operation>

<operation id="2505" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2000 %tmp_466 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2506" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2001 %trunc_ln55_89 = trunc i64 %bitcast_ln55_89

]]></Node>
<StgValue><ssdm name="trunc_ln55_89"/></StgValue>
</operation>

<operation id="2507" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2002 %icmp_ln55_176 = icmp_ne  i11 %tmp_465, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_176"/></StgValue>
</operation>

<operation id="2508" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2003 %icmp_ln55_177 = icmp_eq  i52 %trunc_ln55_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_177"/></StgValue>
</operation>

<operation id="2509" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2004 %or_ln55_119 = or i1 %icmp_ln55_177, i1 %icmp_ln55_176

]]></Node>
<StgValue><ssdm name="or_ln55_119"/></StgValue>
</operation>

<operation id="2510" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2005 %icmp_ln55_178 = icmp_ne  i11 %tmp_466, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_178"/></StgValue>
</operation>

<operation id="2511" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2006 %icmp_ln55_179 = icmp_eq  i52 %trunc_ln55_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_179"/></StgValue>
</operation>

<operation id="2512" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2007 %or_ln55_120 = or i1 %icmp_ln55_179, i1 %icmp_ln55_178

]]></Node>
<StgValue><ssdm name="or_ln55_120"/></StgValue>
</operation>

<operation id="2513" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2008 %and_ln55_88 = and i1 %or_ln55_119, i1 %or_ln55_120

]]></Node>
<StgValue><ssdm name="and_ln55_88"/></StgValue>
</operation>

<operation id="2514" st_id="66" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2009 %tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2515" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2010 %and_ln55_89 = and i1 %and_ln55_88, i1 %tmp_467

]]></Node>
<StgValue><ssdm name="and_ln55_89"/></StgValue>
</operation>

<operation id="2516" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2011 %min_p_217 = select i1 %and_ln55_89, i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="min_p_217"/></StgValue>
</operation>

<operation id="2517" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2012 %select_ln55_84 = select i1 %and_ln55_89, i6 45, i6 44

]]></Node>
<StgValue><ssdm name="select_ln55_84"/></StgValue>
</operation>

<operation id="2518" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2013 %or_ln55_21 = or i1 %and_ln55_89, i1 %and_ln55_87

]]></Node>
<StgValue><ssdm name="or_ln55_21"/></StgValue>
</operation>

<operation id="2519" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2014 %min_s_56 = select i1 %or_ln55_21, i6 %select_ln55_84, i6 %min_s_55

]]></Node>
<StgValue><ssdm name="min_s_56"/></StgValue>
</operation>

<operation id="2520" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2047 %tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2521" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2522" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2103 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_109, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2523" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2524" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2525" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2239 %bitcast_ln54_158 = bitcast i64 %tmp_498

]]></Node>
<StgValue><ssdm name="bitcast_ln54_158"/></StgValue>
</operation>

<operation id="2527" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2528" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2260 %llike_load_85 = load i12 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="2529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2261 %zext_ln54_194 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_194"/></StgValue>
</operation>

<operation id="2530" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2262 %lshr_ln54_119 = lshr i128 %llike_load_85, i128 %zext_ln54_194

]]></Node>
<StgValue><ssdm name="lshr_ln54_119"/></StgValue>
</operation>

<operation id="2531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2263 %trunc_ln54_141 = trunc i128 %lshr_ln54_119

]]></Node>
<StgValue><ssdm name="trunc_ln54_141"/></StgValue>
</operation>

<operation id="2532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2264 %bitcast_ln54_159 = bitcast i64 %trunc_ln54_141

]]></Node>
<StgValue><ssdm name="bitcast_ln54_159"/></StgValue>
</operation>

<operation id="2533" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2265 %llike_1_load_86 = load i12 %llike_1_addr_117

]]></Node>
<StgValue><ssdm name="llike_1_load_86"/></StgValue>
</operation>

<operation id="2534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2266 %zext_ln54_195 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_195"/></StgValue>
</operation>

<operation id="2535" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2267 %lshr_ln54_120 = lshr i128 %llike_1_load_86, i128 %zext_ln54_195

]]></Node>
<StgValue><ssdm name="lshr_ln54_120"/></StgValue>
</operation>

<operation id="2536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2268 %trunc_ln54_142 = trunc i128 %lshr_ln54_120

]]></Node>
<StgValue><ssdm name="trunc_ln54_142"/></StgValue>
</operation>

<operation id="2537" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2269 %bitcast_ln54_160 = bitcast i64 %trunc_ln54_142

]]></Node>
<StgValue><ssdm name="bitcast_ln54_160"/></StgValue>
</operation>

<operation id="2538" st_id="66" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2270 %tmp_492 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_159, i64 %bitcast_ln54_160, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="2539" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2296 %llike_load_86 = load i12 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="2540" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2301 %llike_1_load_87 = load i12 %llike_1_addr_118

]]></Node>
<StgValue><ssdm name="llike_1_load_87"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="2541" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:183 %or_ln54_54 = or i12 %tmp_s, i12 55

]]></Node>
<StgValue><ssdm name="or_ln54_54"/></StgValue>
</operation>

<operation id="2542" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:184 %zext_ln54_63 = zext i12 %or_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="2543" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:185 %llike_addr_119 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="llike_addr_119"/></StgValue>
</operation>

<operation id="2544" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:265 %llike_1_addr_119 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="llike_1_addr_119"/></StgValue>
</operation>

<operation id="2545" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2034 %bitcast_ln55_90 = bitcast i64 %p_107

]]></Node>
<StgValue><ssdm name="bitcast_ln55_90"/></StgValue>
</operation>

<operation id="2546" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2035 %tmp_469 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="2547" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2036 %trunc_ln55_90 = trunc i64 %bitcast_ln55_90

]]></Node>
<StgValue><ssdm name="trunc_ln55_90"/></StgValue>
</operation>

<operation id="2548" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2037 %bitcast_ln55_91 = bitcast i64 %min_p_217

]]></Node>
<StgValue><ssdm name="bitcast_ln55_91"/></StgValue>
</operation>

<operation id="2549" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2038 %tmp_470 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2550" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2039 %trunc_ln55_91 = trunc i64 %bitcast_ln55_91

]]></Node>
<StgValue><ssdm name="trunc_ln55_91"/></StgValue>
</operation>

<operation id="2551" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2040 %icmp_ln55_180 = icmp_ne  i11 %tmp_469, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_180"/></StgValue>
</operation>

<operation id="2552" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2041 %icmp_ln55_181 = icmp_eq  i52 %trunc_ln55_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_181"/></StgValue>
</operation>

<operation id="2553" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2042 %or_ln55_121 = or i1 %icmp_ln55_181, i1 %icmp_ln55_180

]]></Node>
<StgValue><ssdm name="or_ln55_121"/></StgValue>
</operation>

<operation id="2554" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2043 %icmp_ln55_182 = icmp_ne  i11 %tmp_470, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_182"/></StgValue>
</operation>

<operation id="2555" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2044 %icmp_ln55_183 = icmp_eq  i52 %trunc_ln55_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_183"/></StgValue>
</operation>

<operation id="2556" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2045 %or_ln55_122 = or i1 %icmp_ln55_183, i1 %icmp_ln55_182

]]></Node>
<StgValue><ssdm name="or_ln55_122"/></StgValue>
</operation>

<operation id="2557" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2046 %and_ln55_90 = and i1 %or_ln55_121, i1 %or_ln55_122

]]></Node>
<StgValue><ssdm name="and_ln55_90"/></StgValue>
</operation>

<operation id="2558" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2047 %tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2559" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2048 %and_ln55_91 = and i1 %and_ln55_90, i1 %tmp_471

]]></Node>
<StgValue><ssdm name="and_ln55_91"/></StgValue>
</operation>

<operation id="2560" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2049 %min_p_219 = select i1 %and_ln55_91, i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="min_p_219"/></StgValue>
</operation>

<operation id="2561" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2082 %tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2562" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2563" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2136 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_110, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2564" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2565" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2566" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2567" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2272 %bitcast_ln54_161 = bitcast i64 %tmp_503

]]></Node>
<StgValue><ssdm name="bitcast_ln54_161"/></StgValue>
</operation>

<operation id="2568" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2569" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2296 %llike_load_86 = load i12 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="2570" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2297 %zext_ln54_196 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_196"/></StgValue>
</operation>

<operation id="2571" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2298 %lshr_ln54_121 = lshr i128 %llike_load_86, i128 %zext_ln54_196

]]></Node>
<StgValue><ssdm name="lshr_ln54_121"/></StgValue>
</operation>

<operation id="2572" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2299 %trunc_ln54_143 = trunc i128 %lshr_ln54_121

]]></Node>
<StgValue><ssdm name="trunc_ln54_143"/></StgValue>
</operation>

<operation id="2573" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2300 %bitcast_ln54_162 = bitcast i64 %trunc_ln54_143

]]></Node>
<StgValue><ssdm name="bitcast_ln54_162"/></StgValue>
</operation>

<operation id="2574" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2301 %llike_1_load_87 = load i12 %llike_1_addr_118

]]></Node>
<StgValue><ssdm name="llike_1_load_87"/></StgValue>
</operation>

<operation id="2575" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2302 %zext_ln54_197 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_197"/></StgValue>
</operation>

<operation id="2576" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2303 %lshr_ln54_122 = lshr i128 %llike_1_load_87, i128 %zext_ln54_197

]]></Node>
<StgValue><ssdm name="lshr_ln54_122"/></StgValue>
</operation>

<operation id="2577" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2304 %trunc_ln54_144 = trunc i128 %lshr_ln54_122

]]></Node>
<StgValue><ssdm name="trunc_ln54_144"/></StgValue>
</operation>

<operation id="2578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2305 %bitcast_ln54_163 = bitcast i64 %trunc_ln54_144

]]></Node>
<StgValue><ssdm name="bitcast_ln54_163"/></StgValue>
</operation>

<operation id="2579" st_id="67" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2306 %tmp_496 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_162, i64 %bitcast_ln54_163, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="2580" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2329 %llike_load_87 = load i12 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="2581" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2334 %llike_1_load_88 = load i12 %llike_1_addr_119

]]></Node>
<StgValue><ssdm name="llike_1_load_88"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="2582" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:186 %or_ln54_55 = or i12 %tmp_s, i12 56

]]></Node>
<StgValue><ssdm name="or_ln54_55"/></StgValue>
</operation>

<operation id="2583" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:187 %zext_ln54_64 = zext i12 %or_ln54_55

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="2584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:188 %llike_addr_120 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="llike_addr_120"/></StgValue>
</operation>

<operation id="2585" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:266 %llike_1_addr_120 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="llike_1_addr_120"/></StgValue>
</operation>

<operation id="2586" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2069 %bitcast_ln55_92 = bitcast i64 %p_108

]]></Node>
<StgValue><ssdm name="bitcast_ln55_92"/></StgValue>
</operation>

<operation id="2587" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2070 %tmp_473 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2071 %trunc_ln55_92 = trunc i64 %bitcast_ln55_92

]]></Node>
<StgValue><ssdm name="trunc_ln55_92"/></StgValue>
</operation>

<operation id="2589" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2072 %bitcast_ln55_93 = bitcast i64 %min_p_219

]]></Node>
<StgValue><ssdm name="bitcast_ln55_93"/></StgValue>
</operation>

<operation id="2590" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2073 %tmp_474 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2074 %trunc_ln55_93 = trunc i64 %bitcast_ln55_93

]]></Node>
<StgValue><ssdm name="trunc_ln55_93"/></StgValue>
</operation>

<operation id="2592" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2075 %icmp_ln55_184 = icmp_ne  i11 %tmp_473, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_184"/></StgValue>
</operation>

<operation id="2593" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2076 %icmp_ln55_185 = icmp_eq  i52 %trunc_ln55_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_185"/></StgValue>
</operation>

<operation id="2594" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2077 %or_ln55_123 = or i1 %icmp_ln55_185, i1 %icmp_ln55_184

]]></Node>
<StgValue><ssdm name="or_ln55_123"/></StgValue>
</operation>

<operation id="2595" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2078 %icmp_ln55_186 = icmp_ne  i11 %tmp_474, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_186"/></StgValue>
</operation>

<operation id="2596" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2079 %icmp_ln55_187 = icmp_eq  i52 %trunc_ln55_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_187"/></StgValue>
</operation>

<operation id="2597" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2080 %or_ln55_124 = or i1 %icmp_ln55_187, i1 %icmp_ln55_186

]]></Node>
<StgValue><ssdm name="or_ln55_124"/></StgValue>
</operation>

<operation id="2598" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2081 %and_ln55_92 = and i1 %or_ln55_123, i1 %or_ln55_124

]]></Node>
<StgValue><ssdm name="and_ln55_92"/></StgValue>
</operation>

<operation id="2599" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2082 %tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2600" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2083 %and_ln55_93 = and i1 %and_ln55_92, i1 %tmp_475

]]></Node>
<StgValue><ssdm name="and_ln55_93"/></StgValue>
</operation>

<operation id="2601" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2084 %min_p_221 = select i1 %and_ln55_93, i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="min_p_221"/></StgValue>
</operation>

<operation id="2602" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2085 %select_ln55_88 = select i1 %and_ln55_93, i6 47, i6 46

]]></Node>
<StgValue><ssdm name="select_ln55_88"/></StgValue>
</operation>

<operation id="2603" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2086 %or_ln55_22 = or i1 %and_ln55_93, i1 %and_ln55_91

]]></Node>
<StgValue><ssdm name="or_ln55_22"/></StgValue>
</operation>

<operation id="2604" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2087 %min_s_57 = select i1 %or_ln55_22, i6 %select_ln55_88, i6 %min_s_56

]]></Node>
<StgValue><ssdm name="min_s_57"/></StgValue>
</operation>

<operation id="2605" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2118 %tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2606" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2607" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2172 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_111, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2608" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2609" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2610" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2611" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2308 %bitcast_ln54_164 = bitcast i64 %tmp_509

]]></Node>
<StgValue><ssdm name="bitcast_ln54_164"/></StgValue>
</operation>

<operation id="2612" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2613" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2329 %llike_load_87 = load i12 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="2614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2330 %zext_ln54_198 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_198"/></StgValue>
</operation>

<operation id="2615" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2331 %lshr_ln54_123 = lshr i128 %llike_load_87, i128 %zext_ln54_198

]]></Node>
<StgValue><ssdm name="lshr_ln54_123"/></StgValue>
</operation>

<operation id="2616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2332 %trunc_ln54_145 = trunc i128 %lshr_ln54_123

]]></Node>
<StgValue><ssdm name="trunc_ln54_145"/></StgValue>
</operation>

<operation id="2617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2333 %bitcast_ln54_165 = bitcast i64 %trunc_ln54_145

]]></Node>
<StgValue><ssdm name="bitcast_ln54_165"/></StgValue>
</operation>

<operation id="2618" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2334 %llike_1_load_88 = load i12 %llike_1_addr_119

]]></Node>
<StgValue><ssdm name="llike_1_load_88"/></StgValue>
</operation>

<operation id="2619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2335 %zext_ln54_199 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_199"/></StgValue>
</operation>

<operation id="2620" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2336 %lshr_ln54_124 = lshr i128 %llike_1_load_88, i128 %zext_ln54_199

]]></Node>
<StgValue><ssdm name="lshr_ln54_124"/></StgValue>
</operation>

<operation id="2621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2337 %trunc_ln54_146 = trunc i128 %lshr_ln54_124

]]></Node>
<StgValue><ssdm name="trunc_ln54_146"/></StgValue>
</operation>

<operation id="2622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2338 %bitcast_ln54_166 = bitcast i64 %trunc_ln54_146

]]></Node>
<StgValue><ssdm name="bitcast_ln54_166"/></StgValue>
</operation>

<operation id="2623" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2339 %tmp_500 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_165, i64 %bitcast_ln54_166, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2624" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2365 %llike_load_88 = load i12 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="2625" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2370 %llike_1_load_89 = load i12 %llike_1_addr_120

]]></Node>
<StgValue><ssdm name="llike_1_load_89"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="2626" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:189 %or_ln54_56 = or i12 %tmp_s, i12 57

]]></Node>
<StgValue><ssdm name="or_ln54_56"/></StgValue>
</operation>

<operation id="2627" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:190 %zext_ln54_65 = zext i12 %or_ln54_56

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="2628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:191 %llike_addr_121 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="llike_addr_121"/></StgValue>
</operation>

<operation id="2629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:267 %llike_1_addr_121 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="llike_1_addr_121"/></StgValue>
</operation>

<operation id="2630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2105 %bitcast_ln55_94 = bitcast i64 %p_109

]]></Node>
<StgValue><ssdm name="bitcast_ln55_94"/></StgValue>
</operation>

<operation id="2631" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2106 %tmp_478 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2632" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2107 %trunc_ln55_94 = trunc i64 %bitcast_ln55_94

]]></Node>
<StgValue><ssdm name="trunc_ln55_94"/></StgValue>
</operation>

<operation id="2633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2108 %bitcast_ln55_95 = bitcast i64 %min_p_221

]]></Node>
<StgValue><ssdm name="bitcast_ln55_95"/></StgValue>
</operation>

<operation id="2634" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2109 %tmp_479 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="2635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2110 %trunc_ln55_95 = trunc i64 %bitcast_ln55_95

]]></Node>
<StgValue><ssdm name="trunc_ln55_95"/></StgValue>
</operation>

<operation id="2636" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2111 %icmp_ln55_188 = icmp_ne  i11 %tmp_478, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_188"/></StgValue>
</operation>

<operation id="2637" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2112 %icmp_ln55_189 = icmp_eq  i52 %trunc_ln55_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_189"/></StgValue>
</operation>

<operation id="2638" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2113 %or_ln55_125 = or i1 %icmp_ln55_189, i1 %icmp_ln55_188

]]></Node>
<StgValue><ssdm name="or_ln55_125"/></StgValue>
</operation>

<operation id="2639" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2114 %icmp_ln55_190 = icmp_ne  i11 %tmp_479, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_190"/></StgValue>
</operation>

<operation id="2640" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2115 %icmp_ln55_191 = icmp_eq  i52 %trunc_ln55_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_191"/></StgValue>
</operation>

<operation id="2641" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2116 %or_ln55_126 = or i1 %icmp_ln55_191, i1 %icmp_ln55_190

]]></Node>
<StgValue><ssdm name="or_ln55_126"/></StgValue>
</operation>

<operation id="2642" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2117 %and_ln55_94 = and i1 %or_ln55_125, i1 %or_ln55_126

]]></Node>
<StgValue><ssdm name="and_ln55_94"/></StgValue>
</operation>

<operation id="2643" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2118 %tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2644" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2119 %and_ln55_95 = and i1 %and_ln55_94, i1 %tmp_481

]]></Node>
<StgValue><ssdm name="and_ln55_95"/></StgValue>
</operation>

<operation id="2645" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2120 %min_p_223 = select i1 %and_ln55_95, i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="min_p_223"/></StgValue>
</operation>

<operation id="2646" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2151 %tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2647" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2648" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2205 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_112, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2649" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2650" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2651" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2652" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2341 %bitcast_ln54_167 = bitcast i64 %tmp_514

]]></Node>
<StgValue><ssdm name="bitcast_ln54_167"/></StgValue>
</operation>

<operation id="2653" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2654" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2365 %llike_load_88 = load i12 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="2655" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2366 %zext_ln54_200 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_200"/></StgValue>
</operation>

<operation id="2656" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2367 %lshr_ln54_125 = lshr i128 %llike_load_88, i128 %zext_ln54_200

]]></Node>
<StgValue><ssdm name="lshr_ln54_125"/></StgValue>
</operation>

<operation id="2657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2368 %trunc_ln54_147 = trunc i128 %lshr_ln54_125

]]></Node>
<StgValue><ssdm name="trunc_ln54_147"/></StgValue>
</operation>

<operation id="2658" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2369 %bitcast_ln54_168 = bitcast i64 %trunc_ln54_147

]]></Node>
<StgValue><ssdm name="bitcast_ln54_168"/></StgValue>
</operation>

<operation id="2659" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2370 %llike_1_load_89 = load i12 %llike_1_addr_120

]]></Node>
<StgValue><ssdm name="llike_1_load_89"/></StgValue>
</operation>

<operation id="2660" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2371 %zext_ln54_201 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_201"/></StgValue>
</operation>

<operation id="2661" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2372 %lshr_ln54_126 = lshr i128 %llike_1_load_89, i128 %zext_ln54_201

]]></Node>
<StgValue><ssdm name="lshr_ln54_126"/></StgValue>
</operation>

<operation id="2662" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2373 %trunc_ln54_148 = trunc i128 %lshr_ln54_126

]]></Node>
<StgValue><ssdm name="trunc_ln54_148"/></StgValue>
</operation>

<operation id="2663" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2374 %bitcast_ln54_169 = bitcast i64 %trunc_ln54_148

]]></Node>
<StgValue><ssdm name="bitcast_ln54_169"/></StgValue>
</operation>

<operation id="2664" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2375 %tmp_504 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_168, i64 %bitcast_ln54_169, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2665" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2398 %llike_load_89 = load i12 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="2666" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2403 %llike_1_load_90 = load i12 %llike_1_addr_121

]]></Node>
<StgValue><ssdm name="llike_1_load_90"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2667" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:192 %or_ln54_57 = or i12 %tmp_s, i12 58

]]></Node>
<StgValue><ssdm name="or_ln54_57"/></StgValue>
</operation>

<operation id="2668" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:193 %zext_ln54_66 = zext i12 %or_ln54_57

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="2669" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:194 %llike_addr_122 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="llike_addr_122"/></StgValue>
</operation>

<operation id="2670" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:268 %llike_1_addr_122 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="llike_1_addr_122"/></StgValue>
</operation>

<operation id="2671" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2138 %bitcast_ln55_96 = bitcast i64 %p_110

]]></Node>
<StgValue><ssdm name="bitcast_ln55_96"/></StgValue>
</operation>

<operation id="2672" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2139 %tmp_483 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="2673" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2140 %trunc_ln55_96 = trunc i64 %bitcast_ln55_96

]]></Node>
<StgValue><ssdm name="trunc_ln55_96"/></StgValue>
</operation>

<operation id="2674" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2141 %bitcast_ln55_97 = bitcast i64 %min_p_223

]]></Node>
<StgValue><ssdm name="bitcast_ln55_97"/></StgValue>
</operation>

<operation id="2675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2142 %tmp_485 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2676" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2143 %trunc_ln55_97 = trunc i64 %bitcast_ln55_97

]]></Node>
<StgValue><ssdm name="trunc_ln55_97"/></StgValue>
</operation>

<operation id="2677" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2144 %icmp_ln55_192 = icmp_ne  i11 %tmp_483, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_192"/></StgValue>
</operation>

<operation id="2678" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2145 %icmp_ln55_193 = icmp_eq  i52 %trunc_ln55_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_193"/></StgValue>
</operation>

<operation id="2679" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2146 %or_ln55_127 = or i1 %icmp_ln55_193, i1 %icmp_ln55_192

]]></Node>
<StgValue><ssdm name="or_ln55_127"/></StgValue>
</operation>

<operation id="2680" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2147 %icmp_ln55_194 = icmp_ne  i11 %tmp_485, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_194"/></StgValue>
</operation>

<operation id="2681" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2148 %icmp_ln55_195 = icmp_eq  i52 %trunc_ln55_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_195"/></StgValue>
</operation>

<operation id="2682" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2149 %or_ln55_128 = or i1 %icmp_ln55_195, i1 %icmp_ln55_194

]]></Node>
<StgValue><ssdm name="or_ln55_128"/></StgValue>
</operation>

<operation id="2683" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2150 %and_ln55_96 = and i1 %or_ln55_127, i1 %or_ln55_128

]]></Node>
<StgValue><ssdm name="and_ln55_96"/></StgValue>
</operation>

<operation id="2684" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2151 %tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2685" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2152 %and_ln55_97 = and i1 %and_ln55_96, i1 %tmp_486

]]></Node>
<StgValue><ssdm name="and_ln55_97"/></StgValue>
</operation>

<operation id="2686" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2153 %min_p_225 = select i1 %and_ln55_97, i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="min_p_225"/></StgValue>
</operation>

<operation id="2687" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2154 %select_ln55_95 = select i1 %and_ln55_97, i6 49, i6 48

]]></Node>
<StgValue><ssdm name="select_ln55_95"/></StgValue>
</operation>

<operation id="2688" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2155 %or_ln55_23 = or i1 %and_ln55_97, i1 %and_ln55_95

]]></Node>
<StgValue><ssdm name="or_ln55_23"/></StgValue>
</operation>

<operation id="2689" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2156 %min_s_58 = select i1 %or_ln55_23, i6 %select_ln55_95, i6 %min_s_57

]]></Node>
<StgValue><ssdm name="min_s_58"/></StgValue>
</operation>

<operation id="2690" st_id="70" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2187 %tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="2691" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2692" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2241 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_113, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2693" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2694" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2695" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2696" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2377 %bitcast_ln54_170 = bitcast i64 %tmp_519

]]></Node>
<StgValue><ssdm name="bitcast_ln54_170"/></StgValue>
</operation>

<operation id="2697" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2698" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2398 %llike_load_89 = load i12 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="2699" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2399 %zext_ln54_202 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_202"/></StgValue>
</operation>

<operation id="2700" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2400 %lshr_ln54_127 = lshr i128 %llike_load_89, i128 %zext_ln54_202

]]></Node>
<StgValue><ssdm name="lshr_ln54_127"/></StgValue>
</operation>

<operation id="2701" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2401 %trunc_ln54_149 = trunc i128 %lshr_ln54_127

]]></Node>
<StgValue><ssdm name="trunc_ln54_149"/></StgValue>
</operation>

<operation id="2702" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2402 %bitcast_ln54_171 = bitcast i64 %trunc_ln54_149

]]></Node>
<StgValue><ssdm name="bitcast_ln54_171"/></StgValue>
</operation>

<operation id="2703" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2403 %llike_1_load_90 = load i12 %llike_1_addr_121

]]></Node>
<StgValue><ssdm name="llike_1_load_90"/></StgValue>
</operation>

<operation id="2704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2404 %zext_ln54_203 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_203"/></StgValue>
</operation>

<operation id="2705" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2405 %lshr_ln54_128 = lshr i128 %llike_1_load_90, i128 %zext_ln54_203

]]></Node>
<StgValue><ssdm name="lshr_ln54_128"/></StgValue>
</operation>

<operation id="2706" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2406 %trunc_ln54_150 = trunc i128 %lshr_ln54_128

]]></Node>
<StgValue><ssdm name="trunc_ln54_150"/></StgValue>
</operation>

<operation id="2707" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2407 %bitcast_ln54_172 = bitcast i64 %trunc_ln54_150

]]></Node>
<StgValue><ssdm name="bitcast_ln54_172"/></StgValue>
</operation>

<operation id="2708" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2408 %tmp_508 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_171, i64 %bitcast_ln54_172, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2709" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2434 %llike_load_90 = load i12 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="2710" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2439 %llike_1_load_91 = load i12 %llike_1_addr_122

]]></Node>
<StgValue><ssdm name="llike_1_load_91"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2711" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:195 %or_ln54_58 = or i12 %tmp_s, i12 59

]]></Node>
<StgValue><ssdm name="or_ln54_58"/></StgValue>
</operation>

<operation id="2712" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:196 %zext_ln54_67 = zext i12 %or_ln54_58

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="2713" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:197 %llike_addr_123 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="llike_addr_123"/></StgValue>
</operation>

<operation id="2714" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:269 %llike_1_addr_123 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="llike_1_addr_123"/></StgValue>
</operation>

<operation id="2715" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2174 %bitcast_ln55_98 = bitcast i64 %p_111

]]></Node>
<StgValue><ssdm name="bitcast_ln55_98"/></StgValue>
</operation>

<operation id="2716" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2175 %tmp_489 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="2717" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2176 %trunc_ln55_98 = trunc i64 %bitcast_ln55_98

]]></Node>
<StgValue><ssdm name="trunc_ln55_98"/></StgValue>
</operation>

<operation id="2718" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2177 %bitcast_ln55_99 = bitcast i64 %min_p_225

]]></Node>
<StgValue><ssdm name="bitcast_ln55_99"/></StgValue>
</operation>

<operation id="2719" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2178 %tmp_490 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="2720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2179 %trunc_ln55_99 = trunc i64 %bitcast_ln55_99

]]></Node>
<StgValue><ssdm name="trunc_ln55_99"/></StgValue>
</operation>

<operation id="2721" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2180 %icmp_ln55_196 = icmp_ne  i11 %tmp_489, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_196"/></StgValue>
</operation>

<operation id="2722" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2181 %icmp_ln55_197 = icmp_eq  i52 %trunc_ln55_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_197"/></StgValue>
</operation>

<operation id="2723" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2182 %or_ln55_129 = or i1 %icmp_ln55_197, i1 %icmp_ln55_196

]]></Node>
<StgValue><ssdm name="or_ln55_129"/></StgValue>
</operation>

<operation id="2724" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2183 %icmp_ln55_198 = icmp_ne  i11 %tmp_490, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_198"/></StgValue>
</operation>

<operation id="2725" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2184 %icmp_ln55_199 = icmp_eq  i52 %trunc_ln55_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_199"/></StgValue>
</operation>

<operation id="2726" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2185 %or_ln55_130 = or i1 %icmp_ln55_199, i1 %icmp_ln55_198

]]></Node>
<StgValue><ssdm name="or_ln55_130"/></StgValue>
</operation>

<operation id="2727" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2186 %and_ln55_98 = and i1 %or_ln55_129, i1 %or_ln55_130

]]></Node>
<StgValue><ssdm name="and_ln55_98"/></StgValue>
</operation>

<operation id="2728" st_id="71" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2187 %tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="2729" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2188 %and_ln55_99 = and i1 %and_ln55_98, i1 %tmp_491

]]></Node>
<StgValue><ssdm name="and_ln55_99"/></StgValue>
</operation>

<operation id="2730" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2189 %min_p_227 = select i1 %and_ln55_99, i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="min_p_227"/></StgValue>
</operation>

<operation id="2731" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2220 %tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2732" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2274 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_114, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2734" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2735" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2736" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2737" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2410 %bitcast_ln54_173 = bitcast i64 %tmp_27

]]></Node>
<StgValue><ssdm name="bitcast_ln54_173"/></StgValue>
</operation>

<operation id="2738" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2739" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2434 %llike_load_90 = load i12 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="2740" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2435 %zext_ln54_204 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_204"/></StgValue>
</operation>

<operation id="2741" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2436 %lshr_ln54_129 = lshr i128 %llike_load_90, i128 %zext_ln54_204

]]></Node>
<StgValue><ssdm name="lshr_ln54_129"/></StgValue>
</operation>

<operation id="2742" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2437 %trunc_ln54_151 = trunc i128 %lshr_ln54_129

]]></Node>
<StgValue><ssdm name="trunc_ln54_151"/></StgValue>
</operation>

<operation id="2743" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2438 %bitcast_ln54_174 = bitcast i64 %trunc_ln54_151

]]></Node>
<StgValue><ssdm name="bitcast_ln54_174"/></StgValue>
</operation>

<operation id="2744" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2439 %llike_1_load_91 = load i12 %llike_1_addr_122

]]></Node>
<StgValue><ssdm name="llike_1_load_91"/></StgValue>
</operation>

<operation id="2745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2440 %zext_ln54_205 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_205"/></StgValue>
</operation>

<operation id="2746" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2441 %lshr_ln54_130 = lshr i128 %llike_1_load_91, i128 %zext_ln54_205

]]></Node>
<StgValue><ssdm name="lshr_ln54_130"/></StgValue>
</operation>

<operation id="2747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2442 %trunc_ln54_152 = trunc i128 %lshr_ln54_130

]]></Node>
<StgValue><ssdm name="trunc_ln54_152"/></StgValue>
</operation>

<operation id="2748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2443 %bitcast_ln54_175 = bitcast i64 %trunc_ln54_152

]]></Node>
<StgValue><ssdm name="bitcast_ln54_175"/></StgValue>
</operation>

<operation id="2749" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2444 %tmp_512 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_174, i64 %bitcast_ln54_175, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2750" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2467 %llike_load_91 = load i12 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="2751" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2472 %llike_1_load_92 = load i12 %llike_1_addr_123

]]></Node>
<StgValue><ssdm name="llike_1_load_92"/></StgValue>
</operation>

<operation id="2752" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:2656 %add_ln50 = add i9 %t_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="2753" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2657 %store_ln50 = store i9 %add_ln50, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2754" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:198 %or_ln54_59 = or i12 %tmp_s, i12 60

]]></Node>
<StgValue><ssdm name="or_ln54_59"/></StgValue>
</operation>

<operation id="2755" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:199 %zext_ln54_68 = zext i12 %or_ln54_59

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="2756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:200 %llike_addr_124 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="llike_addr_124"/></StgValue>
</operation>

<operation id="2757" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:270 %llike_1_addr_124 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="llike_1_addr_124"/></StgValue>
</operation>

<operation id="2758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2207 %bitcast_ln55_100 = bitcast i64 %p_112

]]></Node>
<StgValue><ssdm name="bitcast_ln55_100"/></StgValue>
</operation>

<operation id="2759" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2208 %tmp_494 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="2760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2209 %trunc_ln55_100 = trunc i64 %bitcast_ln55_100

]]></Node>
<StgValue><ssdm name="trunc_ln55_100"/></StgValue>
</operation>

<operation id="2761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2210 %bitcast_ln55_101 = bitcast i64 %min_p_227

]]></Node>
<StgValue><ssdm name="bitcast_ln55_101"/></StgValue>
</operation>

<operation id="2762" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2211 %tmp_495 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="2763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2212 %trunc_ln55_101 = trunc i64 %bitcast_ln55_101

]]></Node>
<StgValue><ssdm name="trunc_ln55_101"/></StgValue>
</operation>

<operation id="2764" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2213 %icmp_ln55_200 = icmp_ne  i11 %tmp_494, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_200"/></StgValue>
</operation>

<operation id="2765" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2214 %icmp_ln55_201 = icmp_eq  i52 %trunc_ln55_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_201"/></StgValue>
</operation>

<operation id="2766" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2215 %or_ln55_131 = or i1 %icmp_ln55_201, i1 %icmp_ln55_200

]]></Node>
<StgValue><ssdm name="or_ln55_131"/></StgValue>
</operation>

<operation id="2767" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2216 %icmp_ln55_202 = icmp_ne  i11 %tmp_495, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_202"/></StgValue>
</operation>

<operation id="2768" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2217 %icmp_ln55_203 = icmp_eq  i52 %trunc_ln55_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_203"/></StgValue>
</operation>

<operation id="2769" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2218 %or_ln55_132 = or i1 %icmp_ln55_203, i1 %icmp_ln55_202

]]></Node>
<StgValue><ssdm name="or_ln55_132"/></StgValue>
</operation>

<operation id="2770" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2219 %and_ln55_100 = and i1 %or_ln55_131, i1 %or_ln55_132

]]></Node>
<StgValue><ssdm name="and_ln55_100"/></StgValue>
</operation>

<operation id="2771" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2220 %tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2772" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2221 %and_ln55_101 = and i1 %and_ln55_100, i1 %tmp_497

]]></Node>
<StgValue><ssdm name="and_ln55_101"/></StgValue>
</operation>

<operation id="2773" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2222 %min_p_229 = select i1 %and_ln55_101, i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="min_p_229"/></StgValue>
</operation>

<operation id="2774" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2223 %select_ln55_99 = select i1 %and_ln55_101, i6 51, i6 50

]]></Node>
<StgValue><ssdm name="select_ln55_99"/></StgValue>
</operation>

<operation id="2775" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2224 %or_ln55_24 = or i1 %and_ln55_101, i1 %and_ln55_99

]]></Node>
<StgValue><ssdm name="or_ln55_24"/></StgValue>
</operation>

<operation id="2776" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2225 %min_s_59 = select i1 %or_ln55_24, i6 %select_ln55_99, i6 %min_s_58

]]></Node>
<StgValue><ssdm name="min_s_59"/></StgValue>
</operation>

<operation id="2777" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2256 %tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2778" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2310 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_115, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2780" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2781" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2782" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2783" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2446 %bitcast_ln54_176 = bitcast i64 %tmp_28

]]></Node>
<StgValue><ssdm name="bitcast_ln54_176"/></StgValue>
</operation>

<operation id="2784" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2785" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2467 %llike_load_91 = load i12 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="2786" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2468 %zext_ln54_206 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_206"/></StgValue>
</operation>

<operation id="2787" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2469 %lshr_ln54_131 = lshr i128 %llike_load_91, i128 %zext_ln54_206

]]></Node>
<StgValue><ssdm name="lshr_ln54_131"/></StgValue>
</operation>

<operation id="2788" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2470 %trunc_ln54_153 = trunc i128 %lshr_ln54_131

]]></Node>
<StgValue><ssdm name="trunc_ln54_153"/></StgValue>
</operation>

<operation id="2789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2471 %bitcast_ln54_177 = bitcast i64 %trunc_ln54_153

]]></Node>
<StgValue><ssdm name="bitcast_ln54_177"/></StgValue>
</operation>

<operation id="2790" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2472 %llike_1_load_92 = load i12 %llike_1_addr_123

]]></Node>
<StgValue><ssdm name="llike_1_load_92"/></StgValue>
</operation>

<operation id="2791" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2473 %zext_ln54_207 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_207"/></StgValue>
</operation>

<operation id="2792" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2474 %lshr_ln54_132 = lshr i128 %llike_1_load_92, i128 %zext_ln54_207

]]></Node>
<StgValue><ssdm name="lshr_ln54_132"/></StgValue>
</operation>

<operation id="2793" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2475 %trunc_ln54_154 = trunc i128 %lshr_ln54_132

]]></Node>
<StgValue><ssdm name="trunc_ln54_154"/></StgValue>
</operation>

<operation id="2794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2476 %bitcast_ln54_178 = bitcast i64 %trunc_ln54_154

]]></Node>
<StgValue><ssdm name="bitcast_ln54_178"/></StgValue>
</operation>

<operation id="2795" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2477 %tmp_516 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_177, i64 %bitcast_ln54_178, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2796" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2503 %llike_load_92 = load i12 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="2797" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2508 %llike_1_load_93 = load i12 %llike_1_addr_124

]]></Node>
<StgValue><ssdm name="llike_1_load_93"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2798" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:201 %or_ln54_60 = or i12 %tmp_s, i12 61

]]></Node>
<StgValue><ssdm name="or_ln54_60"/></StgValue>
</operation>

<operation id="2799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:202 %zext_ln54_69 = zext i12 %or_ln54_60

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="2800" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:203 %llike_addr_125 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="llike_addr_125"/></StgValue>
</operation>

<operation id="2801" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:271 %llike_1_addr_125 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="llike_1_addr_125"/></StgValue>
</operation>

<operation id="2802" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2243 %bitcast_ln55_102 = bitcast i64 %p_113

]]></Node>
<StgValue><ssdm name="bitcast_ln55_102"/></StgValue>
</operation>

<operation id="2803" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2244 %tmp_499 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2804" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2245 %trunc_ln55_102 = trunc i64 %bitcast_ln55_102

]]></Node>
<StgValue><ssdm name="trunc_ln55_102"/></StgValue>
</operation>

<operation id="2805" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2246 %bitcast_ln55_103 = bitcast i64 %min_p_229

]]></Node>
<StgValue><ssdm name="bitcast_ln55_103"/></StgValue>
</operation>

<operation id="2806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2247 %tmp_501 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2807" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2248 %trunc_ln55_103 = trunc i64 %bitcast_ln55_103

]]></Node>
<StgValue><ssdm name="trunc_ln55_103"/></StgValue>
</operation>

<operation id="2808" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2249 %icmp_ln55_204 = icmp_ne  i11 %tmp_499, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_204"/></StgValue>
</operation>

<operation id="2809" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2250 %icmp_ln55_205 = icmp_eq  i52 %trunc_ln55_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_205"/></StgValue>
</operation>

<operation id="2810" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2251 %or_ln55_133 = or i1 %icmp_ln55_205, i1 %icmp_ln55_204

]]></Node>
<StgValue><ssdm name="or_ln55_133"/></StgValue>
</operation>

<operation id="2811" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2252 %icmp_ln55_206 = icmp_ne  i11 %tmp_501, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_206"/></StgValue>
</operation>

<operation id="2812" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2253 %icmp_ln55_207 = icmp_eq  i52 %trunc_ln55_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_207"/></StgValue>
</operation>

<operation id="2813" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2254 %or_ln55_134 = or i1 %icmp_ln55_207, i1 %icmp_ln55_206

]]></Node>
<StgValue><ssdm name="or_ln55_134"/></StgValue>
</operation>

<operation id="2814" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2255 %and_ln55_102 = and i1 %or_ln55_133, i1 %or_ln55_134

]]></Node>
<StgValue><ssdm name="and_ln55_102"/></StgValue>
</operation>

<operation id="2815" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2256 %tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2816" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2257 %and_ln55_103 = and i1 %and_ln55_102, i1 %tmp_502

]]></Node>
<StgValue><ssdm name="and_ln55_103"/></StgValue>
</operation>

<operation id="2817" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2258 %min_p_231 = select i1 %and_ln55_103, i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="min_p_231"/></StgValue>
</operation>

<operation id="2818" st_id="73" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2289 %tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2819" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2820" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2343 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_116, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2821" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2822" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2823" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2824" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2479 %bitcast_ln54_179 = bitcast i64 %tmp_29

]]></Node>
<StgValue><ssdm name="bitcast_ln54_179"/></StgValue>
</operation>

<operation id="2825" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2826" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2503 %llike_load_92 = load i12 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="2827" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2504 %zext_ln54_208 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_208"/></StgValue>
</operation>

<operation id="2828" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2505 %lshr_ln54_133 = lshr i128 %llike_load_92, i128 %zext_ln54_208

]]></Node>
<StgValue><ssdm name="lshr_ln54_133"/></StgValue>
</operation>

<operation id="2829" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2506 %trunc_ln54_155 = trunc i128 %lshr_ln54_133

]]></Node>
<StgValue><ssdm name="trunc_ln54_155"/></StgValue>
</operation>

<operation id="2830" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2507 %bitcast_ln54_180 = bitcast i64 %trunc_ln54_155

]]></Node>
<StgValue><ssdm name="bitcast_ln54_180"/></StgValue>
</operation>

<operation id="2831" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2508 %llike_1_load_93 = load i12 %llike_1_addr_124

]]></Node>
<StgValue><ssdm name="llike_1_load_93"/></StgValue>
</operation>

<operation id="2832" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2509 %zext_ln54_209 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_209"/></StgValue>
</operation>

<operation id="2833" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2510 %lshr_ln54_134 = lshr i128 %llike_1_load_93, i128 %zext_ln54_209

]]></Node>
<StgValue><ssdm name="lshr_ln54_134"/></StgValue>
</operation>

<operation id="2834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2511 %trunc_ln54_156 = trunc i128 %lshr_ln54_134

]]></Node>
<StgValue><ssdm name="trunc_ln54_156"/></StgValue>
</operation>

<operation id="2835" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2512 %bitcast_ln54_181 = bitcast i64 %trunc_ln54_156

]]></Node>
<StgValue><ssdm name="bitcast_ln54_181"/></StgValue>
</operation>

<operation id="2836" st_id="73" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2513 %tmp_520 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_180, i64 %bitcast_ln54_181, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2837" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2536 %llike_load_93 = load i12 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="2838" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2541 %llike_1_load_94 = load i12 %llike_1_addr_125

]]></Node>
<StgValue><ssdm name="llike_1_load_94"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2839" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:204 %or_ln54_61 = or i12 %tmp_s, i12 62

]]></Node>
<StgValue><ssdm name="or_ln54_61"/></StgValue>
</operation>

<operation id="2840" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:205 %zext_ln54_70 = zext i12 %or_ln54_61

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="2841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:206 %llike_addr_126 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="llike_addr_126"/></StgValue>
</operation>

<operation id="2842" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:272 %llike_1_addr_126 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="llike_1_addr_126"/></StgValue>
</operation>

<operation id="2843" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2276 %bitcast_ln55_104 = bitcast i64 %p_114

]]></Node>
<StgValue><ssdm name="bitcast_ln55_104"/></StgValue>
</operation>

<operation id="2844" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2277 %tmp_505 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="2845" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2278 %trunc_ln55_104 = trunc i64 %bitcast_ln55_104

]]></Node>
<StgValue><ssdm name="trunc_ln55_104"/></StgValue>
</operation>

<operation id="2846" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2279 %bitcast_ln55_105 = bitcast i64 %min_p_231

]]></Node>
<StgValue><ssdm name="bitcast_ln55_105"/></StgValue>
</operation>

<operation id="2847" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2280 %tmp_506 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2848" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2281 %trunc_ln55_105 = trunc i64 %bitcast_ln55_105

]]></Node>
<StgValue><ssdm name="trunc_ln55_105"/></StgValue>
</operation>

<operation id="2849" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2282 %icmp_ln55_208 = icmp_ne  i11 %tmp_505, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_208"/></StgValue>
</operation>

<operation id="2850" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2283 %icmp_ln55_209 = icmp_eq  i52 %trunc_ln55_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_209"/></StgValue>
</operation>

<operation id="2851" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2284 %or_ln55_135 = or i1 %icmp_ln55_209, i1 %icmp_ln55_208

]]></Node>
<StgValue><ssdm name="or_ln55_135"/></StgValue>
</operation>

<operation id="2852" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2285 %icmp_ln55_210 = icmp_ne  i11 %tmp_506, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_210"/></StgValue>
</operation>

<operation id="2853" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2286 %icmp_ln55_211 = icmp_eq  i52 %trunc_ln55_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_211"/></StgValue>
</operation>

<operation id="2854" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2287 %or_ln55_136 = or i1 %icmp_ln55_211, i1 %icmp_ln55_210

]]></Node>
<StgValue><ssdm name="or_ln55_136"/></StgValue>
</operation>

<operation id="2855" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2288 %and_ln55_104 = and i1 %or_ln55_135, i1 %or_ln55_136

]]></Node>
<StgValue><ssdm name="and_ln55_104"/></StgValue>
</operation>

<operation id="2856" st_id="74" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2289 %tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2857" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2290 %and_ln55_105 = and i1 %and_ln55_104, i1 %tmp_507

]]></Node>
<StgValue><ssdm name="and_ln55_105"/></StgValue>
</operation>

<operation id="2858" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2291 %min_p_233 = select i1 %and_ln55_105, i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="min_p_233"/></StgValue>
</operation>

<operation id="2859" st_id="74" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2325 %tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2860" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2379 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_117, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2862" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2863" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2864" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2515 %bitcast_ln54_182 = bitcast i64 %tmp_539

]]></Node>
<StgValue><ssdm name="bitcast_ln54_182"/></StgValue>
</operation>

<operation id="2866" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2867" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2536 %llike_load_93 = load i12 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="2868" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2537 %zext_ln54_210 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_210"/></StgValue>
</operation>

<operation id="2869" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2538 %lshr_ln54_135 = lshr i128 %llike_load_93, i128 %zext_ln54_210

]]></Node>
<StgValue><ssdm name="lshr_ln54_135"/></StgValue>
</operation>

<operation id="2870" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2539 %trunc_ln54_157 = trunc i128 %lshr_ln54_135

]]></Node>
<StgValue><ssdm name="trunc_ln54_157"/></StgValue>
</operation>

<operation id="2871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2540 %bitcast_ln54_183 = bitcast i64 %trunc_ln54_157

]]></Node>
<StgValue><ssdm name="bitcast_ln54_183"/></StgValue>
</operation>

<operation id="2872" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2541 %llike_1_load_94 = load i12 %llike_1_addr_125

]]></Node>
<StgValue><ssdm name="llike_1_load_94"/></StgValue>
</operation>

<operation id="2873" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2542 %zext_ln54_211 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_211"/></StgValue>
</operation>

<operation id="2874" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2543 %lshr_ln54_136 = lshr i128 %llike_1_load_94, i128 %zext_ln54_211

]]></Node>
<StgValue><ssdm name="lshr_ln54_136"/></StgValue>
</operation>

<operation id="2875" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2544 %trunc_ln54_158 = trunc i128 %lshr_ln54_136

]]></Node>
<StgValue><ssdm name="trunc_ln54_158"/></StgValue>
</operation>

<operation id="2876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2545 %bitcast_ln54_184 = bitcast i64 %trunc_ln54_158

]]></Node>
<StgValue><ssdm name="bitcast_ln54_184"/></StgValue>
</operation>

<operation id="2877" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2546 %tmp_524 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_183, i64 %bitcast_ln54_184, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="2878" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2573 %llike_load_94 = load i12 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="2879" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2578 %llike_1_load_95 = load i12 %llike_1_addr_126

]]></Node>
<StgValue><ssdm name="llike_1_load_95"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2880" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:207 %or_ln54_62 = or i12 %tmp_s, i12 63

]]></Node>
<StgValue><ssdm name="or_ln54_62"/></StgValue>
</operation>

<operation id="2881" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:208 %zext_ln54_71 = zext i12 %or_ln54_62

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="2882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:209 %llike_addr_127 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="llike_addr_127"/></StgValue>
</operation>

<operation id="2883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:273 %llike_1_addr_127 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="llike_1_addr_127"/></StgValue>
</operation>

<operation id="2884" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2312 %bitcast_ln55_106 = bitcast i64 %p_115

]]></Node>
<StgValue><ssdm name="bitcast_ln55_106"/></StgValue>
</operation>

<operation id="2885" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2313 %tmp_510 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2886" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2314 %trunc_ln55_106 = trunc i64 %bitcast_ln55_106

]]></Node>
<StgValue><ssdm name="trunc_ln55_106"/></StgValue>
</operation>

<operation id="2887" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2315 %bitcast_ln55_107 = bitcast i64 %min_p_233

]]></Node>
<StgValue><ssdm name="bitcast_ln55_107"/></StgValue>
</operation>

<operation id="2888" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2316 %tmp_511 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2889" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2317 %trunc_ln55_107 = trunc i64 %bitcast_ln55_107

]]></Node>
<StgValue><ssdm name="trunc_ln55_107"/></StgValue>
</operation>

<operation id="2890" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2318 %icmp_ln55_212 = icmp_ne  i11 %tmp_510, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_212"/></StgValue>
</operation>

<operation id="2891" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2319 %icmp_ln55_213 = icmp_eq  i52 %trunc_ln55_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_213"/></StgValue>
</operation>

<operation id="2892" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2320 %or_ln55_137 = or i1 %icmp_ln55_213, i1 %icmp_ln55_212

]]></Node>
<StgValue><ssdm name="or_ln55_137"/></StgValue>
</operation>

<operation id="2893" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2321 %icmp_ln55_214 = icmp_ne  i11 %tmp_511, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_214"/></StgValue>
</operation>

<operation id="2894" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2322 %icmp_ln55_215 = icmp_eq  i52 %trunc_ln55_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_215"/></StgValue>
</operation>

<operation id="2895" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2323 %or_ln55_138 = or i1 %icmp_ln55_215, i1 %icmp_ln55_214

]]></Node>
<StgValue><ssdm name="or_ln55_138"/></StgValue>
</operation>

<operation id="2896" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2324 %and_ln55_106 = and i1 %or_ln55_137, i1 %or_ln55_138

]]></Node>
<StgValue><ssdm name="and_ln55_106"/></StgValue>
</operation>

<operation id="2897" st_id="75" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2325 %tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2898" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2326 %and_ln55_107 = and i1 %and_ln55_106, i1 %tmp_513

]]></Node>
<StgValue><ssdm name="and_ln55_107"/></StgValue>
</operation>

<operation id="2899" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2327 %min_p_235 = select i1 %and_ln55_107, i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="min_p_235"/></StgValue>
</operation>

<operation id="2900" st_id="75" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2358 %tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2901" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2902" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2412 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_118, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2903" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2904" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2905" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2906" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2907" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2573 %llike_load_94 = load i12 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="2908" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2574 %zext_ln54_212 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_212"/></StgValue>
</operation>

<operation id="2909" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2575 %lshr_ln54_137 = lshr i128 %llike_load_94, i128 %zext_ln54_212

]]></Node>
<StgValue><ssdm name="lshr_ln54_137"/></StgValue>
</operation>

<operation id="2910" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2576 %trunc_ln54_159 = trunc i128 %lshr_ln54_137

]]></Node>
<StgValue><ssdm name="trunc_ln54_159"/></StgValue>
</operation>

<operation id="2911" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2577 %bitcast_ln54_185 = bitcast i64 %trunc_ln54_159

]]></Node>
<StgValue><ssdm name="bitcast_ln54_185"/></StgValue>
</operation>

<operation id="2912" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2578 %llike_1_load_95 = load i12 %llike_1_addr_126

]]></Node>
<StgValue><ssdm name="llike_1_load_95"/></StgValue>
</operation>

<operation id="2913" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2579 %zext_ln54_213 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_213"/></StgValue>
</operation>

<operation id="2914" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2580 %lshr_ln54_138 = lshr i128 %llike_1_load_95, i128 %zext_ln54_213

]]></Node>
<StgValue><ssdm name="lshr_ln54_138"/></StgValue>
</operation>

<operation id="2915" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2581 %trunc_ln54_160 = trunc i128 %lshr_ln54_138

]]></Node>
<StgValue><ssdm name="trunc_ln54_160"/></StgValue>
</operation>

<operation id="2916" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2582 %bitcast_ln54_186 = bitcast i64 %trunc_ln54_160

]]></Node>
<StgValue><ssdm name="bitcast_ln54_186"/></StgValue>
</operation>

<operation id="2917" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2583 %tmp_529 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_185, i64 %bitcast_ln54_186, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2918" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2607 %llike_load_95 = load i12 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="2919" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2612 %llike_1_load_96 = load i12 %llike_1_addr_127

]]></Node>
<StgValue><ssdm name="llike_1_load_96"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2920" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2345 %bitcast_ln55_108 = bitcast i64 %p_116

]]></Node>
<StgValue><ssdm name="bitcast_ln55_108"/></StgValue>
</operation>

<operation id="2921" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2346 %tmp_515 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2922" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2347 %trunc_ln55_108 = trunc i64 %bitcast_ln55_108

]]></Node>
<StgValue><ssdm name="trunc_ln55_108"/></StgValue>
</operation>

<operation id="2923" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2348 %bitcast_ln55_109 = bitcast i64 %min_p_235

]]></Node>
<StgValue><ssdm name="bitcast_ln55_109"/></StgValue>
</operation>

<operation id="2924" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2349 %tmp_517 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="2925" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2350 %trunc_ln55_109 = trunc i64 %bitcast_ln55_109

]]></Node>
<StgValue><ssdm name="trunc_ln55_109"/></StgValue>
</operation>

<operation id="2926" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2351 %icmp_ln55_216 = icmp_ne  i11 %tmp_515, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_216"/></StgValue>
</operation>

<operation id="2927" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2352 %icmp_ln55_217 = icmp_eq  i52 %trunc_ln55_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_217"/></StgValue>
</operation>

<operation id="2928" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2353 %or_ln55_139 = or i1 %icmp_ln55_217, i1 %icmp_ln55_216

]]></Node>
<StgValue><ssdm name="or_ln55_139"/></StgValue>
</operation>

<operation id="2929" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2354 %icmp_ln55_218 = icmp_ne  i11 %tmp_517, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_218"/></StgValue>
</operation>

<operation id="2930" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2355 %icmp_ln55_219 = icmp_eq  i52 %trunc_ln55_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_219"/></StgValue>
</operation>

<operation id="2931" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2356 %or_ln55_140 = or i1 %icmp_ln55_219, i1 %icmp_ln55_218

]]></Node>
<StgValue><ssdm name="or_ln55_140"/></StgValue>
</operation>

<operation id="2932" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2357 %and_ln55_108 = and i1 %or_ln55_139, i1 %or_ln55_140

]]></Node>
<StgValue><ssdm name="and_ln55_108"/></StgValue>
</operation>

<operation id="2933" st_id="76" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2358 %tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2934" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2359 %and_ln55_109 = and i1 %and_ln55_108, i1 %tmp_518

]]></Node>
<StgValue><ssdm name="and_ln55_109"/></StgValue>
</operation>

<operation id="2935" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2360 %min_p_237 = select i1 %and_ln55_109, i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="min_p_237"/></StgValue>
</operation>

<operation id="2936" st_id="76" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2394 %tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2937" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2938" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2448 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_119, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2939" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2940" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2941" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2942" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2943" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2607 %llike_load_95 = load i12 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="2944" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2608 %zext_ln54_214 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_214"/></StgValue>
</operation>

<operation id="2945" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2609 %lshr_ln54_139 = lshr i128 %llike_load_95, i128 %zext_ln54_214

]]></Node>
<StgValue><ssdm name="lshr_ln54_139"/></StgValue>
</operation>

<operation id="2946" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2610 %trunc_ln54_161 = trunc i128 %lshr_ln54_139

]]></Node>
<StgValue><ssdm name="trunc_ln54_161"/></StgValue>
</operation>

<operation id="2947" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2611 %bitcast_ln54_187 = bitcast i64 %trunc_ln54_161

]]></Node>
<StgValue><ssdm name="bitcast_ln54_187"/></StgValue>
</operation>

<operation id="2948" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2612 %llike_1_load_96 = load i12 %llike_1_addr_127

]]></Node>
<StgValue><ssdm name="llike_1_load_96"/></StgValue>
</operation>

<operation id="2949" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2613 %zext_ln54_215 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_215"/></StgValue>
</operation>

<operation id="2950" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2614 %lshr_ln54_140 = lshr i128 %llike_1_load_96, i128 %zext_ln54_215

]]></Node>
<StgValue><ssdm name="lshr_ln54_140"/></StgValue>
</operation>

<operation id="2951" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2615 %trunc_ln54_162 = trunc i128 %lshr_ln54_140

]]></Node>
<StgValue><ssdm name="trunc_ln54_162"/></StgValue>
</operation>

<operation id="2952" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2616 %bitcast_ln54_188 = bitcast i64 %trunc_ln54_162

]]></Node>
<StgValue><ssdm name="bitcast_ln54_188"/></StgValue>
</operation>

<operation id="2953" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2617 %tmp_534 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_187, i64 %bitcast_ln54_188, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2954" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2381 %bitcast_ln55_110 = bitcast i64 %p_117

]]></Node>
<StgValue><ssdm name="bitcast_ln55_110"/></StgValue>
</operation>

<operation id="2955" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2382 %tmp_521 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="2956" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2383 %trunc_ln55_110 = trunc i64 %bitcast_ln55_110

]]></Node>
<StgValue><ssdm name="trunc_ln55_110"/></StgValue>
</operation>

<operation id="2957" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2384 %bitcast_ln55_111 = bitcast i64 %min_p_237

]]></Node>
<StgValue><ssdm name="bitcast_ln55_111"/></StgValue>
</operation>

<operation id="2958" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2385 %tmp_522 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="2959" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2386 %trunc_ln55_111 = trunc i64 %bitcast_ln55_111

]]></Node>
<StgValue><ssdm name="trunc_ln55_111"/></StgValue>
</operation>

<operation id="2960" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2387 %icmp_ln55_220 = icmp_ne  i11 %tmp_521, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_220"/></StgValue>
</operation>

<operation id="2961" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2388 %icmp_ln55_221 = icmp_eq  i52 %trunc_ln55_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_221"/></StgValue>
</operation>

<operation id="2962" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2389 %or_ln55_141 = or i1 %icmp_ln55_221, i1 %icmp_ln55_220

]]></Node>
<StgValue><ssdm name="or_ln55_141"/></StgValue>
</operation>

<operation id="2963" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2390 %icmp_ln55_222 = icmp_ne  i11 %tmp_522, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_222"/></StgValue>
</operation>

<operation id="2964" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2391 %icmp_ln55_223 = icmp_eq  i52 %trunc_ln55_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_223"/></StgValue>
</operation>

<operation id="2965" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2392 %or_ln55_142 = or i1 %icmp_ln55_223, i1 %icmp_ln55_222

]]></Node>
<StgValue><ssdm name="or_ln55_142"/></StgValue>
</operation>

<operation id="2966" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2393 %and_ln55_110 = and i1 %or_ln55_141, i1 %or_ln55_142

]]></Node>
<StgValue><ssdm name="and_ln55_110"/></StgValue>
</operation>

<operation id="2967" st_id="77" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2394 %tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2968" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2395 %and_ln55_111 = and i1 %and_ln55_110, i1 %tmp_523

]]></Node>
<StgValue><ssdm name="and_ln55_111"/></StgValue>
</operation>

<operation id="2969" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2396 %min_p_239 = select i1 %and_ln55_111, i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="min_p_239"/></StgValue>
</operation>

<operation id="2970" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2427 %tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2971" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2972" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2481 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_120, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2973" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2974" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2975" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2976" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2977" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2414 %bitcast_ln55_112 = bitcast i64 %p_118

]]></Node>
<StgValue><ssdm name="bitcast_ln55_112"/></StgValue>
</operation>

<operation id="2978" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2415 %tmp_525 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="2979" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2416 %trunc_ln55_112 = trunc i64 %bitcast_ln55_112

]]></Node>
<StgValue><ssdm name="trunc_ln55_112"/></StgValue>
</operation>

<operation id="2980" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2417 %bitcast_ln55_113 = bitcast i64 %min_p_239

]]></Node>
<StgValue><ssdm name="bitcast_ln55_113"/></StgValue>
</operation>

<operation id="2981" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2418 %tmp_527 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="2982" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2419 %trunc_ln55_113 = trunc i64 %bitcast_ln55_113

]]></Node>
<StgValue><ssdm name="trunc_ln55_113"/></StgValue>
</operation>

<operation id="2983" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2420 %icmp_ln55_224 = icmp_ne  i11 %tmp_525, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_224"/></StgValue>
</operation>

<operation id="2984" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2421 %icmp_ln55_225 = icmp_eq  i52 %trunc_ln55_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_225"/></StgValue>
</operation>

<operation id="2985" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2422 %or_ln55_143 = or i1 %icmp_ln55_225, i1 %icmp_ln55_224

]]></Node>
<StgValue><ssdm name="or_ln55_143"/></StgValue>
</operation>

<operation id="2986" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2423 %icmp_ln55_226 = icmp_ne  i11 %tmp_527, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_226"/></StgValue>
</operation>

<operation id="2987" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2424 %icmp_ln55_227 = icmp_eq  i52 %trunc_ln55_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_227"/></StgValue>
</operation>

<operation id="2988" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2425 %or_ln55_144 = or i1 %icmp_ln55_227, i1 %icmp_ln55_226

]]></Node>
<StgValue><ssdm name="or_ln55_144"/></StgValue>
</operation>

<operation id="2989" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2426 %and_ln55_112 = and i1 %or_ln55_143, i1 %or_ln55_144

]]></Node>
<StgValue><ssdm name="and_ln55_112"/></StgValue>
</operation>

<operation id="2990" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2427 %tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2991" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2428 %and_ln55_113 = and i1 %and_ln55_112, i1 %tmp_528

]]></Node>
<StgValue><ssdm name="and_ln55_113"/></StgValue>
</operation>

<operation id="2992" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2429 %min_p_241 = select i1 %and_ln55_113, i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="min_p_241"/></StgValue>
</operation>

<operation id="2993" st_id="78" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2463 %tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="2994" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2517 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_121, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2996" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2997" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2998" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2999" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2450 %bitcast_ln55_114 = bitcast i64 %p_119

]]></Node>
<StgValue><ssdm name="bitcast_ln55_114"/></StgValue>
</operation>

<operation id="3000" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2451 %tmp_530 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="3001" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2452 %trunc_ln55_114 = trunc i64 %bitcast_ln55_114

]]></Node>
<StgValue><ssdm name="trunc_ln55_114"/></StgValue>
</operation>

<operation id="3002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2453 %bitcast_ln55_115 = bitcast i64 %min_p_241

]]></Node>
<StgValue><ssdm name="bitcast_ln55_115"/></StgValue>
</operation>

<operation id="3003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2454 %tmp_532 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3004" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2455 %trunc_ln55_115 = trunc i64 %bitcast_ln55_115

]]></Node>
<StgValue><ssdm name="trunc_ln55_115"/></StgValue>
</operation>

<operation id="3005" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2456 %icmp_ln55_228 = icmp_ne  i11 %tmp_530, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_228"/></StgValue>
</operation>

<operation id="3006" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2457 %icmp_ln55_229 = icmp_eq  i52 %trunc_ln55_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_229"/></StgValue>
</operation>

<operation id="3007" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2458 %or_ln55_145 = or i1 %icmp_ln55_229, i1 %icmp_ln55_228

]]></Node>
<StgValue><ssdm name="or_ln55_145"/></StgValue>
</operation>

<operation id="3008" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2459 %icmp_ln55_230 = icmp_ne  i11 %tmp_532, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_230"/></StgValue>
</operation>

<operation id="3009" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2460 %icmp_ln55_231 = icmp_eq  i52 %trunc_ln55_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_231"/></StgValue>
</operation>

<operation id="3010" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2461 %or_ln55_146 = or i1 %icmp_ln55_231, i1 %icmp_ln55_230

]]></Node>
<StgValue><ssdm name="or_ln55_146"/></StgValue>
</operation>

<operation id="3011" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2462 %and_ln55_114 = and i1 %or_ln55_145, i1 %or_ln55_146

]]></Node>
<StgValue><ssdm name="and_ln55_114"/></StgValue>
</operation>

<operation id="3012" st_id="79" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2463 %tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="3013" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2464 %and_ln55_115 = and i1 %and_ln55_114, i1 %tmp_533

]]></Node>
<StgValue><ssdm name="and_ln55_115"/></StgValue>
</operation>

<operation id="3014" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2465 %min_p_243 = select i1 %and_ln55_115, i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="min_p_243"/></StgValue>
</operation>

<operation id="3015" st_id="79" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2496 %tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="3016" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="3017" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2551 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_122, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3018" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="3019" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="3020" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2483 %bitcast_ln55_116 = bitcast i64 %p_120

]]></Node>
<StgValue><ssdm name="bitcast_ln55_116"/></StgValue>
</operation>

<operation id="3021" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2484 %tmp_535 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3022" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2485 %trunc_ln55_116 = trunc i64 %bitcast_ln55_116

]]></Node>
<StgValue><ssdm name="trunc_ln55_116"/></StgValue>
</operation>

<operation id="3023" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2486 %bitcast_ln55_117 = bitcast i64 %min_p_243

]]></Node>
<StgValue><ssdm name="bitcast_ln55_117"/></StgValue>
</operation>

<operation id="3024" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2487 %tmp_537 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="3025" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2488 %trunc_ln55_117 = trunc i64 %bitcast_ln55_117

]]></Node>
<StgValue><ssdm name="trunc_ln55_117"/></StgValue>
</operation>

<operation id="3026" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2489 %icmp_ln55_232 = icmp_ne  i11 %tmp_535, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_232"/></StgValue>
</operation>

<operation id="3027" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2490 %icmp_ln55_233 = icmp_eq  i52 %trunc_ln55_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_233"/></StgValue>
</operation>

<operation id="3028" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2491 %or_ln55_147 = or i1 %icmp_ln55_233, i1 %icmp_ln55_232

]]></Node>
<StgValue><ssdm name="or_ln55_147"/></StgValue>
</operation>

<operation id="3029" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2492 %icmp_ln55_234 = icmp_ne  i11 %tmp_537, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_234"/></StgValue>
</operation>

<operation id="3030" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2493 %icmp_ln55_235 = icmp_eq  i52 %trunc_ln55_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_235"/></StgValue>
</operation>

<operation id="3031" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2494 %or_ln55_148 = or i1 %icmp_ln55_235, i1 %icmp_ln55_234

]]></Node>
<StgValue><ssdm name="or_ln55_148"/></StgValue>
</operation>

<operation id="3032" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2495 %and_ln55_116 = and i1 %or_ln55_147, i1 %or_ln55_148

]]></Node>
<StgValue><ssdm name="and_ln55_116"/></StgValue>
</operation>

<operation id="3033" st_id="80" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2496 %tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="3034" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2497 %and_ln55_117 = and i1 %and_ln55_116, i1 %tmp_538

]]></Node>
<StgValue><ssdm name="and_ln55_117"/></StgValue>
</operation>

<operation id="3035" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2498 %min_p_245 = select i1 %and_ln55_117, i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="min_p_245"/></StgValue>
</operation>

<operation id="3036" st_id="80" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2532 %tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3037" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="3038" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2588 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_123, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3039" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="3040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2519 %bitcast_ln55_118 = bitcast i64 %p_121

]]></Node>
<StgValue><ssdm name="bitcast_ln55_118"/></StgValue>
</operation>

<operation id="3041" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2520 %tmp_540 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="3042" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2521 %trunc_ln55_118 = trunc i64 %bitcast_ln55_118

]]></Node>
<StgValue><ssdm name="trunc_ln55_118"/></StgValue>
</operation>

<operation id="3043" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2522 %bitcast_ln55_119 = bitcast i64 %min_p_245

]]></Node>
<StgValue><ssdm name="bitcast_ln55_119"/></StgValue>
</operation>

<operation id="3044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2523 %tmp_541 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="3045" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2524 %trunc_ln55_119 = trunc i64 %bitcast_ln55_119

]]></Node>
<StgValue><ssdm name="trunc_ln55_119"/></StgValue>
</operation>

<operation id="3046" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2525 %icmp_ln55_236 = icmp_ne  i11 %tmp_540, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_236"/></StgValue>
</operation>

<operation id="3047" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2526 %icmp_ln55_237 = icmp_eq  i52 %trunc_ln55_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_237"/></StgValue>
</operation>

<operation id="3048" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2527 %or_ln55_149 = or i1 %icmp_ln55_237, i1 %icmp_ln55_236

]]></Node>
<StgValue><ssdm name="or_ln55_149"/></StgValue>
</operation>

<operation id="3049" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2528 %icmp_ln55_238 = icmp_ne  i11 %tmp_541, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_238"/></StgValue>
</operation>

<operation id="3050" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2529 %icmp_ln55_239 = icmp_eq  i52 %trunc_ln55_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_239"/></StgValue>
</operation>

<operation id="3051" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2530 %or_ln55_150 = or i1 %icmp_ln55_239, i1 %icmp_ln55_238

]]></Node>
<StgValue><ssdm name="or_ln55_150"/></StgValue>
</operation>

<operation id="3052" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2531 %and_ln55_118 = and i1 %or_ln55_149, i1 %or_ln55_150

]]></Node>
<StgValue><ssdm name="and_ln55_118"/></StgValue>
</operation>

<operation id="3053" st_id="81" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2532 %tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3054" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2533 %and_ln55_119 = and i1 %and_ln55_118, i1 %tmp_542

]]></Node>
<StgValue><ssdm name="and_ln55_119"/></StgValue>
</operation>

<operation id="3055" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2534 %min_p_247 = select i1 %and_ln55_119, i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="min_p_247"/></StgValue>
</operation>

<operation id="3056" st_id="81" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2566 %tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3057" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>

<operation id="3058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2622 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_124, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="3059" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2553 %bitcast_ln55_120 = bitcast i64 %p_122

]]></Node>
<StgValue><ssdm name="bitcast_ln55_120"/></StgValue>
</operation>

<operation id="3060" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2554 %tmp_543 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3061" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2555 %trunc_ln55_120 = trunc i64 %bitcast_ln55_120

]]></Node>
<StgValue><ssdm name="trunc_ln55_120"/></StgValue>
</operation>

<operation id="3062" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2556 %bitcast_ln55_121 = bitcast i64 %min_p_247

]]></Node>
<StgValue><ssdm name="bitcast_ln55_121"/></StgValue>
</operation>

<operation id="3063" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2557 %tmp_544 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="3064" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2558 %trunc_ln55_121 = trunc i64 %bitcast_ln55_121

]]></Node>
<StgValue><ssdm name="trunc_ln55_121"/></StgValue>
</operation>

<operation id="3065" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2559 %icmp_ln55_240 = icmp_ne  i11 %tmp_543, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_240"/></StgValue>
</operation>

<operation id="3066" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2560 %icmp_ln55_241 = icmp_eq  i52 %trunc_ln55_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_241"/></StgValue>
</operation>

<operation id="3067" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2561 %or_ln55_151 = or i1 %icmp_ln55_241, i1 %icmp_ln55_240

]]></Node>
<StgValue><ssdm name="or_ln55_151"/></StgValue>
</operation>

<operation id="3068" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2562 %icmp_ln55_242 = icmp_ne  i11 %tmp_544, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_242"/></StgValue>
</operation>

<operation id="3069" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2563 %icmp_ln55_243 = icmp_eq  i52 %trunc_ln55_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_243"/></StgValue>
</operation>

<operation id="3070" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2564 %or_ln55_152 = or i1 %icmp_ln55_243, i1 %icmp_ln55_242

]]></Node>
<StgValue><ssdm name="or_ln55_152"/></StgValue>
</operation>

<operation id="3071" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2565 %and_ln55_120 = and i1 %or_ln55_151, i1 %or_ln55_152

]]></Node>
<StgValue><ssdm name="and_ln55_120"/></StgValue>
</operation>

<operation id="3072" st_id="82" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2566 %tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3073" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2567 %and_ln55_121 = and i1 %and_ln55_120, i1 %tmp_545

]]></Node>
<StgValue><ssdm name="and_ln55_121"/></StgValue>
</operation>

<operation id="3074" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2568 %min_p_249 = select i1 %and_ln55_121, i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="min_p_249"/></StgValue>
</operation>

<operation id="3075" st_id="82" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2603 %tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="3076" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2590 %bitcast_ln55_122 = bitcast i64 %p_123

]]></Node>
<StgValue><ssdm name="bitcast_ln55_122"/></StgValue>
</operation>

<operation id="3077" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2591 %tmp_546 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="3078" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2592 %trunc_ln55_122 = trunc i64 %bitcast_ln55_122

]]></Node>
<StgValue><ssdm name="trunc_ln55_122"/></StgValue>
</operation>

<operation id="3079" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2593 %bitcast_ln55_123 = bitcast i64 %min_p_249

]]></Node>
<StgValue><ssdm name="bitcast_ln55_123"/></StgValue>
</operation>

<operation id="3080" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2594 %tmp_547 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="3081" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2595 %trunc_ln55_123 = trunc i64 %bitcast_ln55_123

]]></Node>
<StgValue><ssdm name="trunc_ln55_123"/></StgValue>
</operation>

<operation id="3082" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2596 %icmp_ln55_244 = icmp_ne  i11 %tmp_546, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_244"/></StgValue>
</operation>

<operation id="3083" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2597 %icmp_ln55_245 = icmp_eq  i52 %trunc_ln55_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_245"/></StgValue>
</operation>

<operation id="3084" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2598 %or_ln55_153 = or i1 %icmp_ln55_245, i1 %icmp_ln55_244

]]></Node>
<StgValue><ssdm name="or_ln55_153"/></StgValue>
</operation>

<operation id="3085" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2599 %icmp_ln55_246 = icmp_ne  i11 %tmp_547, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_246"/></StgValue>
</operation>

<operation id="3086" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2600 %icmp_ln55_247 = icmp_eq  i52 %trunc_ln55_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_247"/></StgValue>
</operation>

<operation id="3087" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2601 %or_ln55_154 = or i1 %icmp_ln55_247, i1 %icmp_ln55_246

]]></Node>
<StgValue><ssdm name="or_ln55_154"/></StgValue>
</operation>

<operation id="3088" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2602 %and_ln55_122 = and i1 %or_ln55_153, i1 %or_ln55_154

]]></Node>
<StgValue><ssdm name="and_ln55_122"/></StgValue>
</operation>

<operation id="3089" st_id="83" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2603 %tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="3090" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2604 %and_ln55_123 = and i1 %and_ln55_122, i1 %tmp_548

]]></Node>
<StgValue><ssdm name="and_ln55_123"/></StgValue>
</operation>

<operation id="3091" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2605 %min_p_251 = select i1 %and_ln55_123, i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="min_p_251"/></StgValue>
</operation>

<operation id="3092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2624 %bitcast_ln55_124 = bitcast i64 %p_124

]]></Node>
<StgValue><ssdm name="bitcast_ln55_124"/></StgValue>
</operation>

<operation id="3093" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2625 %tmp_549 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="3094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2626 %trunc_ln55_124 = trunc i64 %bitcast_ln55_124

]]></Node>
<StgValue><ssdm name="trunc_ln55_124"/></StgValue>
</operation>

<operation id="3095" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2627 %bitcast_ln55_125 = bitcast i64 %min_p_251

]]></Node>
<StgValue><ssdm name="bitcast_ln55_125"/></StgValue>
</operation>

<operation id="3096" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2628 %tmp_550 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="3097" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2629 %trunc_ln55_125 = trunc i64 %bitcast_ln55_125

]]></Node>
<StgValue><ssdm name="trunc_ln55_125"/></StgValue>
</operation>

<operation id="3098" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2630 %icmp_ln55_248 = icmp_ne  i11 %tmp_549, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_248"/></StgValue>
</operation>

<operation id="3099" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2631 %icmp_ln55_249 = icmp_eq  i52 %trunc_ln55_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_249"/></StgValue>
</operation>

<operation id="3100" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2633 %icmp_ln55_250 = icmp_ne  i11 %tmp_550, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_250"/></StgValue>
</operation>

<operation id="3101" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2634 %icmp_ln55_251 = icmp_eq  i52 %trunc_ln55_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_251"/></StgValue>
</operation>

<operation id="3102" st_id="83" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2637 %tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3103" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2292 %select_ln55_103 = select i1 %and_ln55_105, i6 53, i6 52

]]></Node>
<StgValue><ssdm name="select_ln55_103"/></StgValue>
</operation>

<operation id="3104" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2293 %or_ln55_25 = or i1 %and_ln55_105, i1 %and_ln55_103

]]></Node>
<StgValue><ssdm name="or_ln55_25"/></StgValue>
</operation>

<operation id="3105" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2294 %min_s_60 = select i1 %or_ln55_25, i6 %select_ln55_103, i6 %min_s_59

]]></Node>
<StgValue><ssdm name="min_s_60"/></StgValue>
</operation>

<operation id="3106" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2361 %select_ln55_107 = select i1 %and_ln55_109, i6 55, i6 54

]]></Node>
<StgValue><ssdm name="select_ln55_107"/></StgValue>
</operation>

<operation id="3107" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2362 %or_ln55_26 = or i1 %and_ln55_109, i1 %and_ln55_107

]]></Node>
<StgValue><ssdm name="or_ln55_26"/></StgValue>
</operation>

<operation id="3108" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2363 %min_s_61 = select i1 %or_ln55_26, i6 %select_ln55_107, i6 %min_s_60

]]></Node>
<StgValue><ssdm name="min_s_61"/></StgValue>
</operation>

<operation id="3109" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2430 %select_ln55_111 = select i1 %and_ln55_113, i6 57, i6 56

]]></Node>
<StgValue><ssdm name="select_ln55_111"/></StgValue>
</operation>

<operation id="3110" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2431 %or_ln55_27 = or i1 %and_ln55_113, i1 %and_ln55_111

]]></Node>
<StgValue><ssdm name="or_ln55_27"/></StgValue>
</operation>

<operation id="3111" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2432 %min_s_62 = select i1 %or_ln55_27, i6 %select_ln55_111, i6 %min_s_61

]]></Node>
<StgValue><ssdm name="min_s_62"/></StgValue>
</operation>

<operation id="3112" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2499 %select_ln55_115 = select i1 %and_ln55_117, i6 59, i6 58

]]></Node>
<StgValue><ssdm name="select_ln55_115"/></StgValue>
</operation>

<operation id="3113" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2500 %or_ln55_28 = or i1 %and_ln55_117, i1 %and_ln55_115

]]></Node>
<StgValue><ssdm name="or_ln55_28"/></StgValue>
</operation>

<operation id="3114" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2501 %min_s_63 = select i1 %or_ln55_28, i6 %select_ln55_115, i6 %min_s_62

]]></Node>
<StgValue><ssdm name="min_s_63"/></StgValue>
</operation>

<operation id="3115" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2569 %select_ln55_119 = select i1 %and_ln55_121, i6 61, i6 60

]]></Node>
<StgValue><ssdm name="select_ln55_119"/></StgValue>
</operation>

<operation id="3116" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2570 %or_ln55_29 = or i1 %and_ln55_121, i1 %and_ln55_119

]]></Node>
<StgValue><ssdm name="or_ln55_29"/></StgValue>
</operation>

<operation id="3117" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2571 %min_s_64 = select i1 %or_ln55_29, i6 %select_ln55_119, i6 %min_s_63

]]></Node>
<StgValue><ssdm name="min_s_64"/></StgValue>
</operation>

<operation id="3118" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2632 %or_ln55_155 = or i1 %icmp_ln55_249, i1 %icmp_ln55_248

]]></Node>
<StgValue><ssdm name="or_ln55_155"/></StgValue>
</operation>

<operation id="3119" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2635 %or_ln55_156 = or i1 %icmp_ln55_251, i1 %icmp_ln55_250

]]></Node>
<StgValue><ssdm name="or_ln55_156"/></StgValue>
</operation>

<operation id="3120" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2636 %and_ln55_124 = and i1 %or_ln55_155, i1 %or_ln55_156

]]></Node>
<StgValue><ssdm name="and_ln55_124"/></StgValue>
</operation>

<operation id="3121" st_id="84" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2637 %tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="3122" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2638 %and_ln55_125 = and i1 %and_ln55_124, i1 %tmp_551

]]></Node>
<StgValue><ssdm name="and_ln55_125"/></StgValue>
</operation>

<operation id="3123" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2639 %select_ln55_122 = select i1 %and_ln55_125, i6 63, i6 62

]]></Node>
<StgValue><ssdm name="select_ln55_122"/></StgValue>
</operation>

<operation id="3124" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2640 %or_ln55_30 = or i1 %and_ln55_125, i1 %and_ln55_123

]]></Node>
<StgValue><ssdm name="or_ln55_30"/></StgValue>
</operation>

<operation id="3125" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2641 %min_s_65 = select i1 %or_ln55_30, i6 %select_ln55_122, i6 %min_s_64

]]></Node>
<StgValue><ssdm name="min_s_65"/></StgValue>
</operation>

<operation id="3126" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:2643 %shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_30, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="3127" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:2646 %zext_ln60 = zext i4 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="3128" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2647 %shl_ln60 = shl i16 255, i16 %zext_ln60

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="3129" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2648 %xor_ln60 = xor i16 %shl_ln60, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="3130" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2649 %and_ln60 = and i16 %path_load_1, i16 %xor_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="3131" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2650 %zext_ln60_1 = zext i6 %min_s_65

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="3132" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2651 %shl_ln60_1 = shl i16 %zext_ln60_1, i16 %zext_ln60

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="3133" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2652 %or_ln60 = or i16 %and_ln60, i16 %shl_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3134" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="3135" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:3 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_128

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="3136" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:4 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3137" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:313 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="3138" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:314 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3139" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:334 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="3140" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:352 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3141" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:372 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="3142" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:389 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3143" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:409 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="3144" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:430 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3145" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:450 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="3146" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:467 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3147" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:487 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="3148" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:507 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3149" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:527 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="3150" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:544 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3151" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:564 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="3152" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:585 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3153" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:605 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="3154" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:622 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3155" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:642 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="3156" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:662 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3157" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:682 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="3158" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:699 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3159" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:719 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="3160" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:739 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3161" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:759 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="3162" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:776 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3163" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:802 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="3164" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:822 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3165" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:848 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="3166" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:865 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3167" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:891 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="3168" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:912 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3169" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:928 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="3170" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:945 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3171" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:961 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="3172" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:981 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3173" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:997 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="3174" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1014 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3175" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1030 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="3176" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1050 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3177" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1066 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="3178" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1083 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3179" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1099 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="3180" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1119 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3181" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1135 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="3182" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1152 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3183" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1168 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="3184" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1188 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3185" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1204 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="3186" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1221 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3187" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1237 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="3188" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1257 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3189" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1273 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="3190" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1290 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="3191" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1306 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="3192" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1326 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="3193" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1342 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="3194" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1359 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="3195" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1388 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="3196" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1408 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="3197" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1437 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="3198" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1454 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="3199" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1483 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="3200" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1504 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="3201" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1522 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="3202" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1539 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="3203" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1557 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="3204" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1577 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="3205" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1595 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="3206" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1612 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="3207" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1630 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="3208" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1650 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="3209" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1668 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="3210" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1685 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="3211" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1703 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="3212" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1723 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="3213" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1741 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="3214" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1758 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="3215" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1776 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="3216" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1796 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="3217" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1814 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="3218" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1831 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="3219" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1849 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="3220" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1869 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="3221" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1887 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="3222" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1904 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="3223" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1922 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="3224" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1942 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="3225" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1960 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="3226" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1977 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="3227" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1995 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="3228" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2015 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="3229" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2033 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="3230" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2050 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="3231" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2068 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="3232" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2088 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="3233" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2104 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="3234" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2121 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="3235" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2137 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="3236" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2157 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="3237" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2173 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="3238" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2190 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="3239" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2206 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="3240" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2226 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="3241" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2242 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="3242" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2259 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="3243" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2275 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="3244" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2295 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="3245" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2311 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="3246" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2328 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="3247" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2344 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="3248" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2364 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="3249" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2380 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="3250" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2397 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="3251" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2413 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="3252" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2433 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="3253" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2449 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="3254" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2466 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="3255" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2482 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="3256" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2502 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="3257" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2518 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="3258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2535 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="3259" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2552 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="3260" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2572 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="3261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2589 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="3262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2606 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="3263" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2623 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="3264" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2653 %store_ln60 = store i16 %or_ln60, i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="3265" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2654 %store_ln60 = store i16 %or_ln60, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="3266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2658 %br_ln50 = br void %for.body113

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="3443" name="llike" dir="0" iftype="1">
<core>RAM_1WnR_BRAM</core><StgValue><ssdm name="llike"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="3444" name="llike_1" dir="0" iftype="1">
<core>RAM_1WnR_BRAM</core><StgValue><ssdm name="llike_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="3445" name="path" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="path"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="3446" name="transition_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transition_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="3447" name="transition_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transition_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="3449" from="StgValue_3448" to="reuse_addr_reg" fromId="3448" toId="88">
</dataflow>
<dataflow id="3450" from="StgValue_3448" to="reuse_reg" fromId="3448" toId="89">
</dataflow>
<dataflow id="3451" from="StgValue_3448" to="t" fromId="3448" toId="90">
</dataflow>
<dataflow id="3453" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="3452" toId="91">
</dataflow>
<dataflow id="3454" from="llike" to="specbramwithbyteenable_ln0" fromId="3443" toId="91">
</dataflow>
<dataflow id="3455" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="3452" toId="92">
</dataflow>
<dataflow id="3456" from="llike_1" to="specbramwithbyteenable_ln0" fromId="3444" toId="92">
</dataflow>
<dataflow id="3458" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="3457" toId="93">
</dataflow>
<dataflow id="3459" from="llike" to="specmemcore_ln0" fromId="3443" toId="93">
</dataflow>
<dataflow id="3461" from="StgValue_3460" to="specmemcore_ln0" fromId="3460" toId="93">
</dataflow>
<dataflow id="3463" from="StgValue_3462" to="specmemcore_ln0" fromId="3462" toId="93">
</dataflow>
<dataflow id="3465" from="StgValue_3464" to="specmemcore_ln0" fromId="3464" toId="93">
</dataflow>
<dataflow id="3466" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="3457" toId="94">
</dataflow>
<dataflow id="3467" from="llike_1" to="specmemcore_ln0" fromId="3444" toId="94">
</dataflow>
<dataflow id="3468" from="StgValue_3460" to="specmemcore_ln0" fromId="3460" toId="94">
</dataflow>
<dataflow id="3469" from="StgValue_3462" to="specmemcore_ln0" fromId="3462" toId="94">
</dataflow>
<dataflow id="3470" from="StgValue_3464" to="specmemcore_ln0" fromId="3464" toId="94">
</dataflow>
<dataflow id="3472" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3471" toId="95">
</dataflow>
<dataflow id="3473" from="path" to="specinterface_ln0" fromId="3445" toId="95">
</dataflow>
<dataflow id="3475" from="empty_119" to="specinterface_ln0" fromId="3474" toId="95">
</dataflow>
<dataflow id="3477" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3478" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3480" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3482" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="95">
</dataflow>
<dataflow id="3483" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3484" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3485" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3486" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3487" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3488" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3489" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3490" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3491" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3492" from="empty_117" to="specinterface_ln0" fromId="3479" toId="95">
</dataflow>
<dataflow id="3493" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="95">
</dataflow>
<dataflow id="3494" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="95">
</dataflow>
<dataflow id="3495" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3471" toId="96">
</dataflow>
<dataflow id="3496" from="transition_1" to="specinterface_ln0" fromId="3447" toId="96">
</dataflow>
<dataflow id="3497" from="empty_119" to="specinterface_ln0" fromId="3474" toId="96">
</dataflow>
<dataflow id="3498" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3499" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3500" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3501" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="96">
</dataflow>
<dataflow id="3502" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3503" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3504" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3505" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3506" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3507" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3508" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3509" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3510" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3511" from="empty_117" to="specinterface_ln0" fromId="3479" toId="96">
</dataflow>
<dataflow id="3512" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="96">
</dataflow>
<dataflow id="3513" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="96">
</dataflow>
<dataflow id="3514" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3471" toId="97">
</dataflow>
<dataflow id="3515" from="transition_0" to="specinterface_ln0" fromId="3446" toId="97">
</dataflow>
<dataflow id="3516" from="empty_119" to="specinterface_ln0" fromId="3474" toId="97">
</dataflow>
<dataflow id="3517" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3518" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3519" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3520" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="97">
</dataflow>
<dataflow id="3521" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3522" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3523" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3524" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3525" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3526" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3527" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3528" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3529" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3530" from="empty_117" to="specinterface_ln0" fromId="3479" toId="97">
</dataflow>
<dataflow id="3531" from="StgValue_3481" to="specinterface_ln0" fromId="3481" toId="97">
</dataflow>
<dataflow id="3532" from="StgValue_3476" to="specinterface_ln0" fromId="3476" toId="97">
</dataflow>
<dataflow id="3534" from="StgValue_3533" to="store_ln0" fromId="3533" toId="98">
</dataflow>
<dataflow id="3535" from="t" to="store_ln0" fromId="90" toId="98">
</dataflow>
<dataflow id="3537" from="StgValue_3536" to="store_ln0" fromId="3536" toId="99">
</dataflow>
<dataflow id="3538" from="reuse_reg" to="store_ln0" fromId="89" toId="99">
</dataflow>
<dataflow id="3539" from="StgValue_3464" to="store_ln0" fromId="3464" toId="100">
</dataflow>
<dataflow id="3540" from="reuse_addr_reg" to="store_ln0" fromId="88" toId="100">
</dataflow>
<dataflow id="3541" from="t" to="t_1" fromId="90" toId="102">
</dataflow>
<dataflow id="3543" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="3542" toId="103">
</dataflow>
<dataflow id="3544" from="t_1" to="tmp" fromId="102" toId="103">
</dataflow>
<dataflow id="3546" from="StgValue_3545" to="tmp" fromId="3545" toId="103">
</dataflow>
<dataflow id="3548" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="3547" toId="104">
</dataflow>
<dataflow id="3549" from="StgValue_3462" to="empty" fromId="3462" toId="104">
</dataflow>
<dataflow id="3550" from="StgValue_3462" to="empty" fromId="3462" toId="104">
</dataflow>
<dataflow id="3551" from="StgValue_3462" to="empty" fromId="3462" toId="104">
</dataflow>
<dataflow id="3552" from="tmp" to="br_ln50" fromId="103" toId="105">
</dataflow>
<dataflow id="3553" from="t_1" to="trunc_ln50" fromId="102" toId="106">
</dataflow>
<dataflow id="3554" from="t_1" to="trunc_ln3" fromId="102" toId="107">
</dataflow>
<dataflow id="3555" from="t_1" to="icmp_ln52" fromId="102" toId="108">
</dataflow>
<dataflow id="3557" from="StgValue_3556" to="icmp_ln52" fromId="3556" toId="108">
</dataflow>
<dataflow id="3558" from="trunc_ln3" to="add_ln52_1" fromId="107" toId="109">
</dataflow>
<dataflow id="3560" from="StgValue_3559" to="add_ln52_1" fromId="3559" toId="109">
</dataflow>
<dataflow id="3561" from="icmp_ln52" to="select_ln52" fromId="108" toId="110">
</dataflow>
<dataflow id="3562" from="trunc_ln3" to="select_ln52" fromId="107" toId="110">
</dataflow>
<dataflow id="3563" from="add_ln52_1" to="select_ln52" fromId="109" toId="110">
</dataflow>
<dataflow id="3564" from="select_ln52" to="zext_ln52_2" fromId="110" toId="111">
</dataflow>
<dataflow id="3565" from="trunc_ln50" to="add_ln52" fromId="106" toId="112">
</dataflow>
<dataflow id="3567" from="StgValue_3566" to="add_ln52" fromId="3566" toId="112">
</dataflow>
<dataflow id="3568" from="add_ln52" to="zext_ln52_12" fromId="112" toId="113">
</dataflow>
<dataflow id="3569" from="zext_ln52_12" to="mul_ln52_2" fromId="113" toId="114">
</dataflow>
<dataflow id="3571" from="StgValue_3570" to="mul_ln52_2" fromId="3570" toId="114">
</dataflow>
<dataflow id="3572" from="add_ln52" to="urem_ln52_1" fromId="112" toId="115">
</dataflow>
<dataflow id="3574" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="115">
</dataflow>
<dataflow id="3575" from="path" to="path_addr_1" fromId="3445" toId="116">
</dataflow>
<dataflow id="3577" from="StgValue_3576" to="path_addr_1" fromId="3576" toId="116">
</dataflow>
<dataflow id="3578" from="zext_ln52_2" to="path_addr_1" fromId="111" toId="116">
</dataflow>
<dataflow id="3579" from="path_addr_1" to="path_load_1" fromId="116" toId="117">
</dataflow>
<dataflow id="3580" from="trunc_ln50" to="zext_ln52" fromId="106" toId="118">
</dataflow>
<dataflow id="3581" from="zext_ln52" to="mul_ln52" fromId="118" toId="119">
</dataflow>
<dataflow id="3582" from="StgValue_3570" to="mul_ln52" fromId="3570" toId="119">
</dataflow>
<dataflow id="3584" from="_ssdm_op_PartSelect.i2.i17.i32.i32" to="tmp_12" fromId="3583" toId="120">
</dataflow>
<dataflow id="3585" from="mul_ln52" to="tmp_12" fromId="119" toId="120">
</dataflow>
<dataflow id="3587" from="StgValue_3586" to="tmp_12" fromId="3586" toId="120">
</dataflow>
<dataflow id="3589" from="StgValue_3588" to="tmp_12" fromId="3588" toId="120">
</dataflow>
<dataflow id="3590" from="select_ln52" to="urem_ln52" fromId="110" toId="121">
</dataflow>
<dataflow id="3592" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="121">
</dataflow>
<dataflow id="3593" from="add_ln52" to="urem_ln52_1" fromId="112" toId="122">
</dataflow>
<dataflow id="3594" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="122">
</dataflow>
<dataflow id="3596" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_30" fromId="3595" toId="123">
</dataflow>
<dataflow id="3597" from="mul_ln52" to="tmp_30" fromId="119" toId="123">
</dataflow>
<dataflow id="3598" from="StgValue_3586" to="tmp_30" fromId="3586" toId="123">
</dataflow>
<dataflow id="3599" from="path_addr_1" to="path_load_1" fromId="116" toId="124">
</dataflow>
<dataflow id="3600" from="select_ln52" to="zext_ln52_3" fromId="110" toId="125">
</dataflow>
<dataflow id="3601" from="zext_ln52_3" to="mul_ln52_1" fromId="125" toId="126">
</dataflow>
<dataflow id="3603" from="StgValue_3602" to="mul_ln52_1" fromId="3602" toId="126">
</dataflow>
<dataflow id="3605" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp_13" fromId="3604" toId="127">
</dataflow>
<dataflow id="3606" from="mul_ln52_1" to="tmp_13" fromId="126" toId="127">
</dataflow>
<dataflow id="3608" from="StgValue_3607" to="tmp_13" fromId="3607" toId="127">
</dataflow>
<dataflow id="3609" from="select_ln52" to="urem_ln52" fromId="110" toId="128">
</dataflow>
<dataflow id="3610" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="128">
</dataflow>
<dataflow id="3611" from="add_ln52" to="urem_ln52_1" fromId="112" toId="129">
</dataflow>
<dataflow id="3612" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="129">
</dataflow>
<dataflow id="3613" from="select_ln52" to="urem_ln52" fromId="110" toId="130">
</dataflow>
<dataflow id="3614" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="130">
</dataflow>
<dataflow id="3615" from="add_ln52" to="urem_ln52_1" fromId="112" toId="131">
</dataflow>
<dataflow id="3616" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="131">
</dataflow>
<dataflow id="3617" from="select_ln52" to="urem_ln52" fromId="110" toId="132">
</dataflow>
<dataflow id="3618" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="132">
</dataflow>
<dataflow id="3619" from="add_ln52" to="urem_ln52_1" fromId="112" toId="133">
</dataflow>
<dataflow id="3620" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="133">
</dataflow>
<dataflow id="3621" from="select_ln52" to="urem_ln52" fromId="110" toId="134">
</dataflow>
<dataflow id="3622" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="134">
</dataflow>
<dataflow id="3623" from="add_ln52" to="urem_ln52_1" fromId="112" toId="135">
</dataflow>
<dataflow id="3624" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="135">
</dataflow>
<dataflow id="3625" from="select_ln52" to="urem_ln52" fromId="110" toId="136">
</dataflow>
<dataflow id="3626" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="136">
</dataflow>
<dataflow id="3627" from="add_ln52" to="urem_ln52_1" fromId="112" toId="137">
</dataflow>
<dataflow id="3628" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="137">
</dataflow>
<dataflow id="3629" from="select_ln52" to="urem_ln52" fromId="110" toId="138">
</dataflow>
<dataflow id="3630" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="138">
</dataflow>
<dataflow id="3631" from="add_ln52" to="urem_ln52_1" fromId="112" toId="139">
</dataflow>
<dataflow id="3632" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="139">
</dataflow>
<dataflow id="3633" from="select_ln52" to="urem_ln52" fromId="110" toId="140">
</dataflow>
<dataflow id="3634" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="140">
</dataflow>
<dataflow id="3635" from="add_ln52" to="urem_ln52_1" fromId="112" toId="141">
</dataflow>
<dataflow id="3636" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="141">
</dataflow>
<dataflow id="3637" from="select_ln52" to="urem_ln52" fromId="110" toId="142">
</dataflow>
<dataflow id="3638" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="142">
</dataflow>
<dataflow id="3639" from="add_ln52" to="urem_ln52_1" fromId="112" toId="143">
</dataflow>
<dataflow id="3640" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="143">
</dataflow>
<dataflow id="3641" from="select_ln52" to="urem_ln52" fromId="110" toId="144">
</dataflow>
<dataflow id="3642" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="144">
</dataflow>
<dataflow id="3643" from="add_ln52" to="urem_ln52_1" fromId="112" toId="145">
</dataflow>
<dataflow id="3644" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="145">
</dataflow>
<dataflow id="3645" from="select_ln52" to="urem_ln52" fromId="110" toId="146">
</dataflow>
<dataflow id="3646" from="StgValue_3591" to="urem_ln52" fromId="3591" toId="146">
</dataflow>
<dataflow id="3647" from="urem_ln52" to="trunc_ln52" fromId="146" toId="147">
</dataflow>
<dataflow id="3649" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_s" fromId="3648" toId="148">
</dataflow>
<dataflow id="3650" from="trunc_ln52" to="tmp_s" fromId="147" toId="148">
</dataflow>
<dataflow id="3652" from="StgValue_3651" to="tmp_s" fromId="3651" toId="148">
</dataflow>
<dataflow id="3653" from="tmp_s" to="zext_ln52_4" fromId="148" toId="149">
</dataflow>
<dataflow id="3654" from="llike" to="llike_addr" fromId="3443" toId="150">
</dataflow>
<dataflow id="3655" from="StgValue_3576" to="llike_addr" fromId="3576" toId="150">
</dataflow>
<dataflow id="3656" from="zext_ln52_4" to="llike_addr" fromId="149" toId="150">
</dataflow>
<dataflow id="3657" from="llike_1" to="llike_1_addr" fromId="3444" toId="151">
</dataflow>
<dataflow id="3658" from="StgValue_3576" to="llike_1_addr" fromId="3576" toId="151">
</dataflow>
<dataflow id="3659" from="zext_ln52_4" to="llike_1_addr" fromId="149" toId="151">
</dataflow>
<dataflow id="3660" from="llike_addr" to="llike_load_4" fromId="150" toId="152">
</dataflow>
<dataflow id="3661" from="llike_1_addr" to="llike_1_load_5" fromId="151" toId="153">
</dataflow>
<dataflow id="3662" from="add_ln52" to="urem_ln52_1" fromId="112" toId="154">
</dataflow>
<dataflow id="3663" from="StgValue_3573" to="urem_ln52_1" fromId="3573" toId="154">
</dataflow>
<dataflow id="3664" from="urem_ln52_1" to="zext_ln52_7" fromId="154" toId="155">
</dataflow>
<dataflow id="3665" from="path" to="path_addr" fromId="3445" toId="156">
</dataflow>
<dataflow id="3666" from="StgValue_3576" to="path_addr" fromId="3576" toId="156">
</dataflow>
<dataflow id="3667" from="zext_ln52_7" to="path_addr" fromId="155" toId="156">
</dataflow>
<dataflow id="3668" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="88" toId="157">
</dataflow>
<dataflow id="3669" from="path_addr" to="path_load" fromId="156" toId="158">
</dataflow>
<dataflow id="3670" from="reuse_addr_reg_load" to="addr_cmp" fromId="157" toId="159">
</dataflow>
<dataflow id="3671" from="zext_ln52_7" to="addr_cmp" fromId="155" toId="159">
</dataflow>
<dataflow id="3672" from="zext_ln52_2" to="store_ln52" fromId="111" toId="160">
</dataflow>
<dataflow id="3673" from="reuse_addr_reg" to="store_ln52" fromId="88" toId="160">
</dataflow>
<dataflow id="3675" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln1" fromId="3674" toId="161">
</dataflow>
<dataflow id="3676" from="tmp_13" to="shl_ln1" fromId="127" toId="161">
</dataflow>
<dataflow id="3677" from="StgValue_3651" to="shl_ln1" fromId="3651" toId="161">
</dataflow>
<dataflow id="3678" from="tmp_s" to="or_ln54" fromId="148" toId="162">
</dataflow>
<dataflow id="3680" from="StgValue_3679" to="or_ln54" fromId="3679" toId="162">
</dataflow>
<dataflow id="3681" from="or_ln54" to="zext_ln54_3" fromId="162" toId="163">
</dataflow>
<dataflow id="3682" from="llike" to="llike_addr_65" fromId="3443" toId="164">
</dataflow>
<dataflow id="3683" from="StgValue_3576" to="llike_addr_65" fromId="3576" toId="164">
</dataflow>
<dataflow id="3684" from="zext_ln54_3" to="llike_addr_65" fromId="163" toId="164">
</dataflow>
<dataflow id="3685" from="llike_1" to="llike_1_addr_65" fromId="3444" toId="165">
</dataflow>
<dataflow id="3686" from="StgValue_3576" to="llike_1_addr_65" fromId="3576" toId="165">
</dataflow>
<dataflow id="3687" from="zext_ln54_3" to="llike_1_addr_65" fromId="163" toId="165">
</dataflow>
<dataflow id="3688" from="llike_addr" to="llike_load_4" fromId="150" toId="166">
</dataflow>
<dataflow id="3689" from="shl_ln1" to="zext_ln52_5" fromId="161" toId="167">
</dataflow>
<dataflow id="3690" from="llike_load_4" to="lshr_ln52" fromId="166" toId="168">
</dataflow>
<dataflow id="3691" from="zext_ln52_5" to="lshr_ln52" fromId="167" toId="168">
</dataflow>
<dataflow id="3692" from="lshr_ln52" to="trunc_ln52_1" fromId="168" toId="169">
</dataflow>
<dataflow id="3693" from="trunc_ln52_1" to="bitcast_ln52" fromId="169" toId="170">
</dataflow>
<dataflow id="3694" from="llike_1_addr" to="llike_1_load_5" fromId="151" toId="171">
</dataflow>
<dataflow id="3695" from="shl_ln1" to="zext_ln52_6" fromId="161" toId="172">
</dataflow>
<dataflow id="3696" from="llike_1_load_5" to="lshr_ln52_1" fromId="171" toId="173">
</dataflow>
<dataflow id="3697" from="zext_ln52_6" to="lshr_ln52_1" fromId="172" toId="173">
</dataflow>
<dataflow id="3698" from="lshr_ln52_1" to="trunc_ln52_2" fromId="173" toId="174">
</dataflow>
<dataflow id="3699" from="trunc_ln52_2" to="bitcast_ln52_1" fromId="174" toId="175">
</dataflow>
<dataflow id="3701" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_33" fromId="3700" toId="176">
</dataflow>
<dataflow id="3702" from="bitcast_ln52" to="tmp_33" fromId="170" toId="176">
</dataflow>
<dataflow id="3703" from="bitcast_ln52_1" to="tmp_33" fromId="175" toId="176">
</dataflow>
<dataflow id="3704" from="tmp_12" to="tmp_33" fromId="120" toId="176">
</dataflow>
<dataflow id="3705" from="path_addr" to="path_load" fromId="156" toId="177">
</dataflow>
<dataflow id="3706" from="llike_addr_65" to="llike_load_5" fromId="164" toId="178">
</dataflow>
<dataflow id="3707" from="llike_1_addr_65" to="llike_1_load_6" fromId="165" toId="179">
</dataflow>
<dataflow id="3708" from="tmp_s" to="or_ln54_1" fromId="148" toId="180">
</dataflow>
<dataflow id="3710" from="StgValue_3709" to="or_ln54_1" fromId="3709" toId="180">
</dataflow>
<dataflow id="3711" from="or_ln54_1" to="zext_ln54_7" fromId="180" toId="181">
</dataflow>
<dataflow id="3712" from="llike" to="llike_addr_66" fromId="3443" toId="182">
</dataflow>
<dataflow id="3713" from="StgValue_3576" to="llike_addr_66" fromId="3576" toId="182">
</dataflow>
<dataflow id="3714" from="zext_ln54_7" to="llike_addr_66" fromId="181" toId="182">
</dataflow>
<dataflow id="3715" from="llike_1" to="llike_1_addr_66" fromId="3444" toId="183">
</dataflow>
<dataflow id="3716" from="StgValue_3576" to="llike_1_addr_66" fromId="3576" toId="183">
</dataflow>
<dataflow id="3717" from="zext_ln54_7" to="llike_1_addr_66" fromId="181" toId="183">
</dataflow>
<dataflow id="3718" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_14" fromId="3595" toId="184">
</dataflow>
<dataflow id="3719" from="mul_ln52_2" to="tmp_14" fromId="114" toId="184">
</dataflow>
<dataflow id="3720" from="StgValue_3586" to="tmp_14" fromId="3586" toId="184">
</dataflow>
<dataflow id="3722" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="shl_ln52_1" fromId="3721" toId="185">
</dataflow>
<dataflow id="3723" from="tmp_14" to="shl_ln52_1" fromId="184" toId="185">
</dataflow>
<dataflow id="3725" from="StgValue_3724" to="shl_ln52_1" fromId="3724" toId="185">
</dataflow>
<dataflow id="3726" from="reuse_reg" to="reuse_reg_load" fromId="89" toId="186">
</dataflow>
<dataflow id="3727" from="addr_cmp" to="reuse_select" fromId="159" toId="187">
</dataflow>
<dataflow id="3728" from="reuse_reg_load" to="reuse_select" fromId="186" toId="187">
</dataflow>
<dataflow id="3729" from="path_load" to="reuse_select" fromId="177" toId="187">
</dataflow>
<dataflow id="3730" from="shl_ln52_1" to="zext_ln52_13" fromId="185" toId="188">
</dataflow>
<dataflow id="3731" from="reuse_select" to="lshr_ln52_2" fromId="187" toId="189">
</dataflow>
<dataflow id="3732" from="zext_ln52_13" to="lshr_ln52_2" fromId="188" toId="189">
</dataflow>
<dataflow id="3733" from="lshr_ln52_2" to="trunc_ln52_3" fromId="189" toId="190">
</dataflow>
<dataflow id="3734" from="trunc_ln52_3" to="zext_ln52_14" fromId="190" toId="191">
</dataflow>
<dataflow id="3735" from="trunc_ln52_3" to="zext_ln52_1" fromId="190" toId="192">
</dataflow>
<dataflow id="3736" from="transition_0" to="transition_0_addr_3" fromId="3446" toId="193">
</dataflow>
<dataflow id="3737" from="StgValue_3576" to="transition_0_addr_3" fromId="3576" toId="193">
</dataflow>
<dataflow id="3738" from="zext_ln52_1" to="transition_0_addr_3" fromId="192" toId="193">
</dataflow>
<dataflow id="3739" from="transition_0_addr_3" to="transition_0_load_3" fromId="193" toId="194">
</dataflow>
<dataflow id="3740" from="llike_addr_65" to="llike_load_5" fromId="164" toId="195">
</dataflow>
<dataflow id="3741" from="shl_ln1" to="zext_ln54_72" fromId="161" toId="196">
</dataflow>
<dataflow id="3742" from="llike_load_5" to="lshr_ln54" fromId="195" toId="197">
</dataflow>
<dataflow id="3743" from="zext_ln54_72" to="lshr_ln54" fromId="196" toId="197">
</dataflow>
<dataflow id="3744" from="lshr_ln54" to="trunc_ln54" fromId="197" toId="198">
</dataflow>
<dataflow id="3745" from="trunc_ln54" to="bitcast_ln54" fromId="198" toId="199">
</dataflow>
<dataflow id="3746" from="llike_1_addr_65" to="llike_1_load_6" fromId="165" toId="200">
</dataflow>
<dataflow id="3747" from="shl_ln1" to="zext_ln54_73" fromId="161" toId="201">
</dataflow>
<dataflow id="3748" from="llike_1_load_6" to="lshr_ln54_4" fromId="200" toId="202">
</dataflow>
<dataflow id="3749" from="zext_ln54_73" to="lshr_ln54_4" fromId="201" toId="202">
</dataflow>
<dataflow id="3750" from="lshr_ln54_4" to="trunc_ln54_1" fromId="202" toId="203">
</dataflow>
<dataflow id="3751" from="trunc_ln54_1" to="bitcast_ln54_1" fromId="203" toId="204">
</dataflow>
<dataflow id="3752" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_39" fromId="3700" toId="205">
</dataflow>
<dataflow id="3753" from="bitcast_ln54" to="tmp_39" fromId="199" toId="205">
</dataflow>
<dataflow id="3754" from="bitcast_ln54_1" to="tmp_39" fromId="204" toId="205">
</dataflow>
<dataflow id="3755" from="tmp_12" to="tmp_39" fromId="120" toId="205">
</dataflow>
<dataflow id="3756" from="zext_ln52_14" to="add_ln54" fromId="191" toId="206">
</dataflow>
<dataflow id="3758" from="StgValue_3757" to="add_ln54" fromId="3757" toId="206">
</dataflow>
<dataflow id="3759" from="add_ln54" to="zext_ln54" fromId="206" toId="207">
</dataflow>
<dataflow id="3760" from="transition_0" to="transition_0_addr_4" fromId="3446" toId="208">
</dataflow>
<dataflow id="3761" from="StgValue_3576" to="transition_0_addr_4" fromId="3576" toId="208">
</dataflow>
<dataflow id="3762" from="zext_ln54" to="transition_0_addr_4" fromId="207" toId="208">
</dataflow>
<dataflow id="3763" from="transition_0_addr_4" to="transition_0_load_4" fromId="208" toId="209">
</dataflow>
<dataflow id="3764" from="llike_addr_66" to="llike_load_7" fromId="182" toId="210">
</dataflow>
<dataflow id="3765" from="llike_1_addr_66" to="llike_1_load_8" fromId="183" toId="211">
</dataflow>
<dataflow id="3766" from="zext_ln52_14" to="add_ln54_12" fromId="191" toId="212">
</dataflow>
<dataflow id="3768" from="StgValue_3767" to="add_ln54_12" fromId="3767" toId="212">
</dataflow>
<dataflow id="3769" from="add_ln54_12" to="sext_ln54_1" fromId="212" toId="213">
</dataflow>
<dataflow id="3770" from="sext_ln54_1" to="zext_ln54_101" fromId="213" toId="214">
</dataflow>
<dataflow id="3771" from="trunc_ln52_3" to="xor_ln54" fromId="190" toId="215">
</dataflow>
<dataflow id="3773" from="StgValue_3772" to="xor_ln54" fromId="3772" toId="215">
</dataflow>
<dataflow id="3774" from="xor_ln54" to="sext_ln54_2" fromId="215" toId="216">
</dataflow>
<dataflow id="3775" from="sext_ln54_2" to="zext_ln54_105" fromId="216" toId="217">
</dataflow>
<dataflow id="3776" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_22" fromId="3542" toId="218">
</dataflow>
<dataflow id="3777" from="add_ln54_12" to="tmp_22" fromId="212" toId="218">
</dataflow>
<dataflow id="3778" from="StgValue_3545" to="tmp_22" fromId="3545" toId="218">
</dataflow>
<dataflow id="3779" from="transition_1" to="transition_1_addr" fromId="3447" toId="219">
</dataflow>
<dataflow id="3780" from="StgValue_3576" to="transition_1_addr" fromId="3576" toId="219">
</dataflow>
<dataflow id="3781" from="zext_ln54_101" to="transition_1_addr" fromId="214" toId="219">
</dataflow>
<dataflow id="3782" from="transition_1_addr" to="transition_1_load" fromId="219" toId="220">
</dataflow>
<dataflow id="3784" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_24" fromId="3783" toId="221">
</dataflow>
<dataflow id="3785" from="xor_ln54" to="tmp_24" fromId="215" toId="221">
</dataflow>
<dataflow id="3787" from="StgValue_3786" to="tmp_24" fromId="3786" toId="221">
</dataflow>
<dataflow id="3788" from="transition_1" to="transition_1_addr_16" fromId="3447" toId="222">
</dataflow>
<dataflow id="3789" from="StgValue_3576" to="transition_1_addr_16" fromId="3576" toId="222">
</dataflow>
<dataflow id="3790" from="zext_ln54_105" to="transition_1_addr_16" fromId="217" toId="222">
</dataflow>
<dataflow id="3791" from="transition_1_addr_16" to="transition_1_load_16" fromId="222" toId="223">
</dataflow>
<dataflow id="3792" from="tmp_s" to="or_ln54_2" fromId="148" toId="224">
</dataflow>
<dataflow id="3794" from="StgValue_3793" to="or_ln54_2" fromId="3793" toId="224">
</dataflow>
<dataflow id="3795" from="or_ln54_2" to="zext_ln54_11" fromId="224" toId="225">
</dataflow>
<dataflow id="3796" from="llike" to="llike_addr_67" fromId="3443" toId="226">
</dataflow>
<dataflow id="3797" from="StgValue_3576" to="llike_addr_67" fromId="3576" toId="226">
</dataflow>
<dataflow id="3798" from="zext_ln54_11" to="llike_addr_67" fromId="225" toId="226">
</dataflow>
<dataflow id="3799" from="llike_1" to="llike_1_addr_67" fromId="3444" toId="227">
</dataflow>
<dataflow id="3800" from="StgValue_3576" to="llike_1_addr_67" fromId="3576" toId="227">
</dataflow>
<dataflow id="3801" from="zext_ln54_11" to="llike_1_addr_67" fromId="225" toId="227">
</dataflow>
<dataflow id="3802" from="transition_0_addr_3" to="transition_0_load_3" fromId="193" toId="228">
</dataflow>
<dataflow id="3803" from="transition_0_load_3" to="trunc_ln52_4" fromId="228" toId="229">
</dataflow>
<dataflow id="3804" from="transition_0_addr_4" to="transition_0_load_4" fromId="208" toId="230">
</dataflow>
<dataflow id="3805" from="transition_0_load_4" to="trunc_ln54_2" fromId="230" toId="231">
</dataflow>
<dataflow id="3806" from="llike_addr_66" to="llike_load_7" fromId="182" toId="232">
</dataflow>
<dataflow id="3807" from="shl_ln1" to="zext_ln54_74" fromId="161" toId="233">
</dataflow>
<dataflow id="3808" from="llike_load_7" to="lshr_ln54_5" fromId="232" toId="234">
</dataflow>
<dataflow id="3809" from="zext_ln54_74" to="lshr_ln54_5" fromId="233" toId="234">
</dataflow>
<dataflow id="3810" from="lshr_ln54_5" to="trunc_ln54_3" fromId="234" toId="235">
</dataflow>
<dataflow id="3811" from="trunc_ln54_3" to="bitcast_ln54_3" fromId="235" toId="236">
</dataflow>
<dataflow id="3812" from="llike_1_addr_66" to="llike_1_load_8" fromId="183" toId="237">
</dataflow>
<dataflow id="3813" from="shl_ln1" to="zext_ln54_75" fromId="161" toId="238">
</dataflow>
<dataflow id="3814" from="llike_1_load_8" to="lshr_ln54_6" fromId="237" toId="239">
</dataflow>
<dataflow id="3815" from="zext_ln54_75" to="lshr_ln54_6" fromId="238" toId="239">
</dataflow>
<dataflow id="3816" from="lshr_ln54_6" to="trunc_ln54_4" fromId="239" toId="240">
</dataflow>
<dataflow id="3817" from="trunc_ln54_4" to="bitcast_ln54_4" fromId="240" toId="241">
</dataflow>
<dataflow id="3818" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_50" fromId="3700" toId="242">
</dataflow>
<dataflow id="3819" from="bitcast_ln54_3" to="tmp_50" fromId="236" toId="242">
</dataflow>
<dataflow id="3820" from="bitcast_ln54_4" to="tmp_50" fromId="241" toId="242">
</dataflow>
<dataflow id="3821" from="tmp_12" to="tmp_50" fromId="120" toId="242">
</dataflow>
<dataflow id="3822" from="zext_ln52_14" to="add_ln54_1" fromId="191" toId="243">
</dataflow>
<dataflow id="3824" from="StgValue_3823" to="add_ln54_1" fromId="3823" toId="243">
</dataflow>
<dataflow id="3825" from="add_ln54_1" to="zext_ln54_1" fromId="243" toId="244">
</dataflow>
<dataflow id="3826" from="transition_0" to="transition_0_addr_6" fromId="3446" toId="245">
</dataflow>
<dataflow id="3827" from="StgValue_3576" to="transition_0_addr_6" fromId="3576" toId="245">
</dataflow>
<dataflow id="3828" from="zext_ln54_1" to="transition_0_addr_6" fromId="244" toId="245">
</dataflow>
<dataflow id="3829" from="transition_0_addr_6" to="transition_0_load_6" fromId="245" toId="246">
</dataflow>
<dataflow id="3830" from="llike_addr_67" to="llike_load_9" fromId="226" toId="247">
</dataflow>
<dataflow id="3831" from="llike_1_addr_67" to="llike_1_load_10" fromId="227" toId="248">
</dataflow>
<dataflow id="3832" from="zext_ln52_14" to="add_ln54_2" fromId="191" toId="249">
</dataflow>
<dataflow id="3834" from="StgValue_3833" to="add_ln54_2" fromId="3833" toId="249">
</dataflow>
<dataflow id="3835" from="add_ln54_2" to="zext_ln54_2" fromId="249" toId="250">
</dataflow>
<dataflow id="3836" from="transition_0" to="transition_0_addr_8" fromId="3446" toId="251">
</dataflow>
<dataflow id="3837" from="StgValue_3576" to="transition_0_addr_8" fromId="3576" toId="251">
</dataflow>
<dataflow id="3838" from="zext_ln54_2" to="transition_0_addr_8" fromId="250" toId="251">
</dataflow>
<dataflow id="3839" from="transition_0_addr_8" to="transition_0_load_8" fromId="251" toId="252">
</dataflow>
<dataflow id="3840" from="zext_ln52_14" to="add_ln54_13" fromId="191" toId="253">
</dataflow>
<dataflow id="3842" from="StgValue_3841" to="add_ln54_13" fromId="3841" toId="253">
</dataflow>
<dataflow id="3843" from="add_ln54_13" to="sext_ln54_3" fromId="253" toId="254">
</dataflow>
<dataflow id="3844" from="sext_ln54_3" to="zext_ln54_109" fromId="254" toId="255">
</dataflow>
<dataflow id="3846" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_348" fromId="3845" toId="256">
</dataflow>
<dataflow id="3847" from="transition_0_load_3" to="tmp_348" fromId="228" toId="256">
</dataflow>
<dataflow id="3849" from="StgValue_3848" to="tmp_348" fromId="3848" toId="256">
</dataflow>
<dataflow id="3851" from="StgValue_3850" to="tmp_348" fromId="3850" toId="256">
</dataflow>
<dataflow id="3852" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_353" fromId="3845" toId="257">
</dataflow>
<dataflow id="3853" from="transition_0_load_4" to="tmp_353" fromId="230" toId="257">
</dataflow>
<dataflow id="3854" from="StgValue_3848" to="tmp_353" fromId="3848" toId="257">
</dataflow>
<dataflow id="3855" from="StgValue_3850" to="tmp_353" fromId="3850" toId="257">
</dataflow>
<dataflow id="3856" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln54_6" fromId="3674" toId="258">
</dataflow>
<dataflow id="3857" from="tmp_22" to="shl_ln54_6" fromId="218" toId="258">
</dataflow>
<dataflow id="3858" from="StgValue_3651" to="shl_ln54_6" fromId="3651" toId="258">
</dataflow>
<dataflow id="3859" from="transition_1_addr" to="transition_1_load" fromId="219" toId="259">
</dataflow>
<dataflow id="3860" from="shl_ln54_6" to="zext_ln54_140" fromId="258" toId="260">
</dataflow>
<dataflow id="3861" from="transition_1_load" to="lshr_ln54_65" fromId="259" toId="261">
</dataflow>
<dataflow id="3862" from="zext_ln54_140" to="lshr_ln54_65" fromId="260" toId="261">
</dataflow>
<dataflow id="3863" from="lshr_ln54_65" to="trunc_ln54_74" fromId="261" toId="262">
</dataflow>
<dataflow id="3864" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln54_7" fromId="3674" toId="263">
</dataflow>
<dataflow id="3865" from="tmp_24" to="shl_ln54_7" fromId="221" toId="263">
</dataflow>
<dataflow id="3866" from="StgValue_3651" to="shl_ln54_7" fromId="3651" toId="263">
</dataflow>
<dataflow id="3867" from="transition_1_addr_16" to="transition_1_load_16" fromId="222" toId="264">
</dataflow>
<dataflow id="3868" from="shl_ln54_7" to="zext_ln54_144" fromId="263" toId="265">
</dataflow>
<dataflow id="3869" from="transition_1_load_16" to="lshr_ln54_69" fromId="264" toId="266">
</dataflow>
<dataflow id="3870" from="zext_ln54_144" to="lshr_ln54_69" fromId="265" toId="266">
</dataflow>
<dataflow id="3871" from="lshr_ln54_69" to="trunc_ln54_78" fromId="266" toId="267">
</dataflow>
<dataflow id="3872" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_26" fromId="3542" toId="268">
</dataflow>
<dataflow id="3873" from="add_ln54_13" to="tmp_26" fromId="253" toId="268">
</dataflow>
<dataflow id="3874" from="StgValue_3545" to="tmp_26" fromId="3545" toId="268">
</dataflow>
<dataflow id="3875" from="transition_1" to="transition_1_addr_17" fromId="3447" toId="269">
</dataflow>
<dataflow id="3876" from="StgValue_3576" to="transition_1_addr_17" fromId="3576" toId="269">
</dataflow>
<dataflow id="3877" from="zext_ln54_109" to="transition_1_addr_17" fromId="255" toId="269">
</dataflow>
<dataflow id="3878" from="transition_1_addr_17" to="transition_1_load_17" fromId="269" toId="270">
</dataflow>
<dataflow id="3879" from="transition_1" to="transition_1_addr_18" fromId="3447" toId="271">
</dataflow>
<dataflow id="3880" from="StgValue_3576" to="transition_1_addr_18" fromId="3576" toId="271">
</dataflow>
<dataflow id="3881" from="zext_ln52_1" to="transition_1_addr_18" fromId="192" toId="271">
</dataflow>
<dataflow id="3882" from="transition_1_addr_18" to="transition_1_load_18" fromId="271" toId="272">
</dataflow>
<dataflow id="3883" from="tmp_s" to="or_ln54_3" fromId="148" toId="273">
</dataflow>
<dataflow id="3885" from="StgValue_3884" to="or_ln54_3" fromId="3884" toId="273">
</dataflow>
<dataflow id="3886" from="or_ln54_3" to="zext_ln54_12" fromId="273" toId="274">
</dataflow>
<dataflow id="3887" from="llike" to="llike_addr_68" fromId="3443" toId="275">
</dataflow>
<dataflow id="3888" from="StgValue_3576" to="llike_addr_68" fromId="3576" toId="275">
</dataflow>
<dataflow id="3889" from="zext_ln54_12" to="llike_addr_68" fromId="274" toId="275">
</dataflow>
<dataflow id="3890" from="llike_1" to="llike_1_addr_68" fromId="3444" toId="276">
</dataflow>
<dataflow id="3891" from="StgValue_3576" to="llike_1_addr_68" fromId="3576" toId="276">
</dataflow>
<dataflow id="3892" from="zext_ln54_12" to="llike_1_addr_68" fromId="274" toId="276">
</dataflow>
<dataflow id="3893" from="trunc_ln52_3" to="zext_ln52_10" fromId="190" toId="277">
</dataflow>
<dataflow id="3894" from="trunc_ln52_3" to="zext_ln52_11" fromId="190" toId="278">
</dataflow>
<dataflow id="3895" from="trunc_ln52_4" to="bitcast_ln52_2" fromId="229" toId="279">
</dataflow>
<dataflow id="3896" from="tmp_33" to="min_p_8" fromId="176" toId="280">
</dataflow>
<dataflow id="3897" from="bitcast_ln52_2" to="min_p_8" fromId="279" toId="280">
</dataflow>
<dataflow id="3898" from="trunc_ln54_2" to="bitcast_ln54_2" fromId="231" toId="281">
</dataflow>
<dataflow id="3899" from="tmp_39" to="p" fromId="205" toId="282">
</dataflow>
<dataflow id="3900" from="bitcast_ln54_2" to="p" fromId="281" toId="282">
</dataflow>
<dataflow id="3901" from="transition_0_addr_6" to="transition_0_load_6" fromId="245" toId="283">
</dataflow>
<dataflow id="3902" from="transition_0_load_6" to="trunc_ln54_5" fromId="283" toId="284">
</dataflow>
<dataflow id="3903" from="llike_addr_67" to="llike_load_9" fromId="226" toId="285">
</dataflow>
<dataflow id="3904" from="shl_ln1" to="zext_ln54_76" fromId="161" toId="286">
</dataflow>
<dataflow id="3905" from="llike_load_9" to="lshr_ln54_7" fromId="285" toId="287">
</dataflow>
<dataflow id="3906" from="zext_ln54_76" to="lshr_ln54_7" fromId="286" toId="287">
</dataflow>
<dataflow id="3907" from="lshr_ln54_7" to="trunc_ln54_6" fromId="287" toId="288">
</dataflow>
<dataflow id="3908" from="trunc_ln54_6" to="bitcast_ln54_6" fromId="288" toId="289">
</dataflow>
<dataflow id="3909" from="llike_1_addr_67" to="llike_1_load_10" fromId="227" toId="290">
</dataflow>
<dataflow id="3910" from="shl_ln1" to="zext_ln54_77" fromId="161" toId="291">
</dataflow>
<dataflow id="3911" from="llike_1_load_10" to="lshr_ln54_8" fromId="290" toId="292">
</dataflow>
<dataflow id="3912" from="zext_ln54_77" to="lshr_ln54_8" fromId="291" toId="292">
</dataflow>
<dataflow id="3913" from="lshr_ln54_8" to="trunc_ln54_7" fromId="292" toId="293">
</dataflow>
<dataflow id="3914" from="trunc_ln54_7" to="bitcast_ln54_7" fromId="293" toId="294">
</dataflow>
<dataflow id="3915" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_61" fromId="3700" toId="295">
</dataflow>
<dataflow id="3916" from="bitcast_ln54_6" to="tmp_61" fromId="289" toId="295">
</dataflow>
<dataflow id="3917" from="bitcast_ln54_7" to="tmp_61" fromId="294" toId="295">
</dataflow>
<dataflow id="3918" from="tmp_12" to="tmp_61" fromId="120" toId="295">
</dataflow>
<dataflow id="3919" from="transition_0_addr_8" to="transition_0_load_8" fromId="251" toId="296">
</dataflow>
<dataflow id="3920" from="transition_0_load_8" to="trunc_ln54_8" fromId="296" toId="297">
</dataflow>
<dataflow id="3921" from="llike_addr_68" to="llike_load_11" fromId="275" toId="298">
</dataflow>
<dataflow id="3922" from="llike_1_addr_68" to="llike_1_load_12" fromId="276" toId="299">
</dataflow>
<dataflow id="3924" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="zext_ln54_3_cast" fromId="3923" toId="300">
</dataflow>
<dataflow id="3926" from="StgValue_3925" to="zext_ln54_3_cast" fromId="3925" toId="300">
</dataflow>
<dataflow id="3927" from="trunc_ln52_3" to="zext_ln54_3_cast" fromId="190" toId="300">
</dataflow>
<dataflow id="3928" from="zext_ln54_3_cast" to="zext_ln54_80" fromId="300" toId="301">
</dataflow>
<dataflow id="3929" from="transition_0" to="transition_0_addr_10" fromId="3446" toId="302">
</dataflow>
<dataflow id="3930" from="StgValue_3576" to="transition_0_addr_10" fromId="3576" toId="302">
</dataflow>
<dataflow id="3931" from="zext_ln54_80" to="transition_0_addr_10" fromId="301" toId="302">
</dataflow>
<dataflow id="3932" from="transition_0_addr_10" to="transition_0_load_10" fromId="302" toId="303">
</dataflow>
<dataflow id="3933" from="zext_ln52_11" to="add_ln54_3" fromId="278" toId="304">
</dataflow>
<dataflow id="3935" from="StgValue_3934" to="add_ln54_3" fromId="3934" toId="304">
</dataflow>
<dataflow id="3936" from="add_ln54_3" to="zext_ln54_4" fromId="304" toId="305">
</dataflow>
<dataflow id="3937" from="transition_0" to="transition_0_addr_12" fromId="3446" toId="306">
</dataflow>
<dataflow id="3938" from="StgValue_3576" to="transition_0_addr_12" fromId="3576" toId="306">
</dataflow>
<dataflow id="3939" from="zext_ln54_4" to="transition_0_addr_12" fromId="305" toId="306">
</dataflow>
<dataflow id="3940" from="transition_0_addr_12" to="transition_0_load_12" fromId="306" toId="307">
</dataflow>
<dataflow id="3941" from="zext_ln52_10" to="add_ln54_9" fromId="277" toId="308">
</dataflow>
<dataflow id="3943" from="StgValue_3942" to="add_ln54_9" fromId="3942" toId="308">
</dataflow>
<dataflow id="3945" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_15" fromId="3944" toId="309">
</dataflow>
<dataflow id="3946" from="add_ln54_9" to="tmp_15" fromId="308" toId="309">
</dataflow>
<dataflow id="3948" from="StgValue_3947" to="tmp_15" fromId="3947" toId="309">
</dataflow>
<dataflow id="3949" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln2" fromId="3674" toId="310">
</dataflow>
<dataflow id="3950" from="tmp_15" to="shl_ln2" fromId="309" toId="310">
</dataflow>
<dataflow id="3951" from="StgValue_3651" to="shl_ln2" fromId="3651" toId="310">
</dataflow>
<dataflow id="3952" from="zext_ln52_10" to="add_ln54_10" fromId="277" toId="311">
</dataflow>
<dataflow id="3954" from="StgValue_3953" to="add_ln54_10" fromId="3953" toId="311">
</dataflow>
<dataflow id="3955" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_16" fromId="3944" toId="312">
</dataflow>
<dataflow id="3956" from="add_ln54_10" to="tmp_16" fromId="311" toId="312">
</dataflow>
<dataflow id="3957" from="StgValue_3947" to="tmp_16" fromId="3947" toId="312">
</dataflow>
<dataflow id="3958" from="zext_ln52_10" to="add_ln54_11" fromId="277" toId="313">
</dataflow>
<dataflow id="3960" from="StgValue_3959" to="add_ln54_11" fromId="3959" toId="313">
</dataflow>
<dataflow id="3961" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_17" fromId="3944" toId="314">
</dataflow>
<dataflow id="3962" from="add_ln54_11" to="tmp_17" fromId="313" toId="314">
</dataflow>
<dataflow id="3963" from="StgValue_3947" to="tmp_17" fromId="3947" toId="314">
</dataflow>
<dataflow id="3964" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_357" fromId="3845" toId="315">
</dataflow>
<dataflow id="3965" from="transition_0_load_6" to="tmp_357" fromId="283" toId="315">
</dataflow>
<dataflow id="3966" from="StgValue_3848" to="tmp_357" fromId="3848" toId="315">
</dataflow>
<dataflow id="3967" from="StgValue_3850" to="tmp_357" fromId="3850" toId="315">
</dataflow>
<dataflow id="3968" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_363" fromId="3845" toId="316">
</dataflow>
<dataflow id="3969" from="transition_0_load_8" to="tmp_363" fromId="296" toId="316">
</dataflow>
<dataflow id="3970" from="StgValue_3848" to="tmp_363" fromId="3848" toId="316">
</dataflow>
<dataflow id="3971" from="StgValue_3850" to="tmp_363" fromId="3850" toId="316">
</dataflow>
<dataflow id="3972" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln54_8" fromId="3674" toId="317">
</dataflow>
<dataflow id="3973" from="tmp_26" to="shl_ln54_8" fromId="268" toId="317">
</dataflow>
<dataflow id="3974" from="StgValue_3651" to="shl_ln54_8" fromId="3651" toId="317">
</dataflow>
<dataflow id="3975" from="transition_1_addr_17" to="transition_1_load_17" fromId="269" toId="318">
</dataflow>
<dataflow id="3976" from="shl_ln54_8" to="zext_ln54_148" fromId="317" toId="319">
</dataflow>
<dataflow id="3977" from="transition_1_load_17" to="lshr_ln54_73" fromId="318" toId="320">
</dataflow>
<dataflow id="3978" from="zext_ln54_148" to="lshr_ln54_73" fromId="319" toId="320">
</dataflow>
<dataflow id="3979" from="lshr_ln54_73" to="trunc_ln54_82" fromId="320" toId="321">
</dataflow>
<dataflow id="3980" from="transition_1_addr_18" to="transition_1_load_18" fromId="271" toId="322">
</dataflow>
<dataflow id="3981" from="transition_1_load_18" to="trunc_ln54_85" fromId="322" toId="323">
</dataflow>
<dataflow id="3982" from="transition_1" to="transition_1_addr_19" fromId="3447" toId="324">
</dataflow>
<dataflow id="3983" from="StgValue_3576" to="transition_1_addr_19" fromId="3576" toId="324">
</dataflow>
<dataflow id="3984" from="zext_ln54" to="transition_1_addr_19" fromId="207" toId="324">
</dataflow>
<dataflow id="3985" from="transition_1_addr_19" to="transition_1_load_19" fromId="324" toId="325">
</dataflow>
<dataflow id="3986" from="transition_1" to="transition_1_addr_20" fromId="3447" toId="326">
</dataflow>
<dataflow id="3987" from="StgValue_3576" to="transition_1_addr_20" fromId="3576" toId="326">
</dataflow>
<dataflow id="3988" from="zext_ln54_1" to="transition_1_addr_20" fromId="244" toId="326">
</dataflow>
<dataflow id="3989" from="transition_1_addr_20" to="transition_1_load_20" fromId="326" toId="327">
</dataflow>
<dataflow id="3990" from="shl_ln2" to="zext_ln54_177" fromId="310" toId="328">
</dataflow>
<dataflow id="3991" from="transition_1_load" to="lshr_ln54_102" fromId="259" toId="329">
</dataflow>
<dataflow id="3992" from="zext_ln54_177" to="lshr_ln54_102" fromId="328" toId="329">
</dataflow>
<dataflow id="3993" from="lshr_ln54_102" to="trunc_ln54_124" fromId="329" toId="330">
</dataflow>
<dataflow id="3994" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_477" fromId="3845" toId="331">
</dataflow>
<dataflow id="3995" from="transition_1_load_18" to="tmp_477" fromId="322" toId="331">
</dataflow>
<dataflow id="3996" from="StgValue_3848" to="tmp_477" fromId="3848" toId="331">
</dataflow>
<dataflow id="3997" from="StgValue_3850" to="tmp_477" fromId="3850" toId="331">
</dataflow>
<dataflow id="3998" from="tmp_s" to="or_ln54_4" fromId="148" toId="332">
</dataflow>
<dataflow id="4000" from="StgValue_3999" to="or_ln54_4" fromId="3999" toId="332">
</dataflow>
<dataflow id="4001" from="or_ln54_4" to="zext_ln54_13" fromId="332" toId="333">
</dataflow>
<dataflow id="4002" from="llike" to="llike_addr_69" fromId="3443" toId="334">
</dataflow>
<dataflow id="4003" from="StgValue_3576" to="llike_addr_69" fromId="3576" toId="334">
</dataflow>
<dataflow id="4004" from="zext_ln54_13" to="llike_addr_69" fromId="333" toId="334">
</dataflow>
<dataflow id="4005" from="llike_1" to="llike_1_addr_69" fromId="3444" toId="335">
</dataflow>
<dataflow id="4006" from="StgValue_3576" to="llike_1_addr_69" fromId="3576" toId="335">
</dataflow>
<dataflow id="4007" from="zext_ln54_13" to="llike_1_addr_69" fromId="333" toId="335">
</dataflow>
<dataflow id="4008" from="tmp_33" to="min_p_8" fromId="176" toId="336">
</dataflow>
<dataflow id="4009" from="bitcast_ln52_2" to="min_p_8" fromId="279" toId="336">
</dataflow>
<dataflow id="4010" from="tmp_39" to="p" fromId="205" toId="337">
</dataflow>
<dataflow id="4011" from="bitcast_ln54_2" to="p" fromId="281" toId="337">
</dataflow>
<dataflow id="4012" from="trunc_ln54_5" to="bitcast_ln54_5" fromId="284" toId="338">
</dataflow>
<dataflow id="4013" from="tmp_50" to="p_63" fromId="242" toId="339">
</dataflow>
<dataflow id="4014" from="bitcast_ln54_5" to="p_63" fromId="338" toId="339">
</dataflow>
<dataflow id="4015" from="trunc_ln54_8" to="bitcast_ln54_8" fromId="297" toId="340">
</dataflow>
<dataflow id="4016" from="tmp_61" to="p_64" fromId="295" toId="341">
</dataflow>
<dataflow id="4017" from="bitcast_ln54_8" to="p_64" fromId="340" toId="341">
</dataflow>
<dataflow id="4018" from="llike_addr_68" to="llike_load_11" fromId="275" toId="342">
</dataflow>
<dataflow id="4019" from="shl_ln1" to="zext_ln54_78" fromId="161" toId="343">
</dataflow>
<dataflow id="4020" from="llike_load_11" to="lshr_ln54_9" fromId="342" toId="344">
</dataflow>
<dataflow id="4021" from="zext_ln54_78" to="lshr_ln54_9" fromId="343" toId="344">
</dataflow>
<dataflow id="4022" from="lshr_ln54_9" to="trunc_ln54_9" fromId="344" toId="345">
</dataflow>
<dataflow id="4023" from="trunc_ln54_9" to="bitcast_ln54_9" fromId="345" toId="346">
</dataflow>
<dataflow id="4024" from="llike_1_addr_68" to="llike_1_load_12" fromId="276" toId="347">
</dataflow>
<dataflow id="4025" from="shl_ln1" to="zext_ln54_79" fromId="161" toId="348">
</dataflow>
<dataflow id="4026" from="llike_1_load_12" to="lshr_ln54_10" fromId="347" toId="349">
</dataflow>
<dataflow id="4027" from="zext_ln54_79" to="lshr_ln54_10" fromId="348" toId="349">
</dataflow>
<dataflow id="4028" from="lshr_ln54_10" to="trunc_ln54_10" fromId="349" toId="350">
</dataflow>
<dataflow id="4029" from="trunc_ln54_10" to="bitcast_ln54_10" fromId="350" toId="351">
</dataflow>
<dataflow id="4030" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_72" fromId="3700" toId="352">
</dataflow>
<dataflow id="4031" from="bitcast_ln54_9" to="tmp_72" fromId="346" toId="352">
</dataflow>
<dataflow id="4032" from="bitcast_ln54_10" to="tmp_72" fromId="351" toId="352">
</dataflow>
<dataflow id="4033" from="tmp_12" to="tmp_72" fromId="120" toId="352">
</dataflow>
<dataflow id="4034" from="transition_0_addr_10" to="transition_0_load_10" fromId="302" toId="353">
</dataflow>
<dataflow id="4035" from="transition_0_load_10" to="trunc_ln54_11" fromId="353" toId="354">
</dataflow>
<dataflow id="4036" from="llike_addr_69" to="llike_load_13" fromId="334" toId="355">
</dataflow>
<dataflow id="4037" from="llike_1_addr_69" to="llike_1_load_14" fromId="335" toId="356">
</dataflow>
<dataflow id="4038" from="transition_0_addr_12" to="transition_0_load_12" fromId="306" toId="357">
</dataflow>
<dataflow id="4039" from="transition_0_load_12" to="trunc_ln54_14" fromId="357" toId="358">
</dataflow>
<dataflow id="4040" from="zext_ln52_11" to="add_ln54_4" fromId="278" toId="359">
</dataflow>
<dataflow id="4042" from="StgValue_4041" to="add_ln54_4" fromId="4041" toId="359">
</dataflow>
<dataflow id="4043" from="add_ln54_4" to="zext_ln54_5" fromId="359" toId="360">
</dataflow>
<dataflow id="4044" from="transition_0" to="transition_0_addr_14" fromId="3446" toId="361">
</dataflow>
<dataflow id="4045" from="StgValue_3576" to="transition_0_addr_14" fromId="3576" toId="361">
</dataflow>
<dataflow id="4046" from="zext_ln54_5" to="transition_0_addr_14" fromId="360" toId="361">
</dataflow>
<dataflow id="4047" from="transition_0_addr_14" to="transition_0_load_14" fromId="361" toId="362">
</dataflow>
<dataflow id="4048" from="zext_ln52_11" to="add_ln54_5" fromId="278" toId="363">
</dataflow>
<dataflow id="4050" from="StgValue_4049" to="add_ln54_5" fromId="4049" toId="363">
</dataflow>
<dataflow id="4051" from="add_ln54_5" to="zext_ln54_6" fromId="363" toId="364">
</dataflow>
<dataflow id="4052" from="transition_0" to="transition_0_addr" fromId="3446" toId="365">
</dataflow>
<dataflow id="4053" from="StgValue_3576" to="transition_0_addr" fromId="3576" toId="365">
</dataflow>
<dataflow id="4054" from="zext_ln54_6" to="transition_0_addr" fromId="364" toId="365">
</dataflow>
<dataflow id="4055" from="transition_0_addr" to="transition_0_load" fromId="365" toId="366">
</dataflow>
<dataflow id="4056" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln54_1" fromId="3674" toId="367">
</dataflow>
<dataflow id="4057" from="tmp_16" to="shl_ln54_1" fromId="312" toId="367">
</dataflow>
<dataflow id="4058" from="StgValue_3651" to="shl_ln54_1" fromId="3651" toId="367">
</dataflow>
<dataflow id="4059" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln54_2" fromId="3674" toId="368">
</dataflow>
<dataflow id="4060" from="tmp_17" to="shl_ln54_2" fromId="314" toId="368">
</dataflow>
<dataflow id="4061" from="StgValue_3651" to="shl_ln54_2" fromId="3651" toId="368">
</dataflow>
<dataflow id="4062" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_367" fromId="3845" toId="369">
</dataflow>
<dataflow id="4063" from="transition_0_load_10" to="tmp_367" fromId="353" toId="369">
</dataflow>
<dataflow id="4064" from="StgValue_3848" to="tmp_367" fromId="3848" toId="369">
</dataflow>
<dataflow id="4065" from="StgValue_3850" to="tmp_367" fromId="3850" toId="369">
</dataflow>
<dataflow id="4066" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_372" fromId="3845" toId="370">
</dataflow>
<dataflow id="4067" from="transition_0_load_12" to="tmp_372" fromId="357" toId="370">
</dataflow>
<dataflow id="4068" from="StgValue_3848" to="tmp_372" fromId="3848" toId="370">
</dataflow>
<dataflow id="4069" from="StgValue_3850" to="tmp_372" fromId="3850" toId="370">
</dataflow>
<dataflow id="4070" from="transition_1_addr_19" to="transition_1_load_19" fromId="324" toId="371">
</dataflow>
<dataflow id="4071" from="transition_1_load_19" to="trunc_ln54_88" fromId="371" toId="372">
</dataflow>
<dataflow id="4072" from="transition_1_addr_20" to="transition_1_load_20" fromId="326" toId="373">
</dataflow>
<dataflow id="4073" from="transition_1_load_20" to="trunc_ln54_91" fromId="373" toId="374">
</dataflow>
<dataflow id="4074" from="transition_1" to="transition_1_addr_21" fromId="3447" toId="375">
</dataflow>
<dataflow id="4075" from="StgValue_3576" to="transition_1_addr_21" fromId="3576" toId="375">
</dataflow>
<dataflow id="4076" from="zext_ln54_2" to="transition_1_addr_21" fromId="250" toId="375">
</dataflow>
<dataflow id="4077" from="transition_1_addr_21" to="transition_1_load_21" fromId="375" toId="376">
</dataflow>
<dataflow id="4078" from="transition_1" to="transition_1_addr_22" fromId="3447" toId="377">
</dataflow>
<dataflow id="4079" from="StgValue_3576" to="transition_1_addr_22" fromId="3576" toId="377">
</dataflow>
<dataflow id="4080" from="zext_ln54_80" to="transition_1_addr_22" fromId="301" toId="377">
</dataflow>
<dataflow id="4081" from="transition_1_addr_22" to="transition_1_load_22" fromId="377" toId="378">
</dataflow>
<dataflow id="4082" from="shl_ln54_1" to="zext_ln54_180" fromId="367" toId="379">
</dataflow>
<dataflow id="4083" from="transition_1_load_16" to="lshr_ln54_105" fromId="264" toId="380">
</dataflow>
<dataflow id="4084" from="zext_ln54_180" to="lshr_ln54_105" fromId="379" toId="380">
</dataflow>
<dataflow id="4085" from="lshr_ln54_105" to="trunc_ln54_127" fromId="380" toId="381">
</dataflow>
<dataflow id="4086" from="shl_ln54_2" to="zext_ln54_183" fromId="368" toId="382">
</dataflow>
<dataflow id="4087" from="transition_1_load_17" to="lshr_ln54_108" fromId="318" toId="383">
</dataflow>
<dataflow id="4088" from="zext_ln54_183" to="lshr_ln54_108" fromId="382" toId="383">
</dataflow>
<dataflow id="4089" from="lshr_ln54_108" to="trunc_ln54_130" fromId="383" toId="384">
</dataflow>
<dataflow id="4090" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_482" fromId="3845" toId="385">
</dataflow>
<dataflow id="4091" from="transition_1_load_19" to="tmp_482" fromId="371" toId="385">
</dataflow>
<dataflow id="4092" from="StgValue_3848" to="tmp_482" fromId="3848" toId="385">
</dataflow>
<dataflow id="4093" from="StgValue_3850" to="tmp_482" fromId="3850" toId="385">
</dataflow>
<dataflow id="4094" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_487" fromId="3845" toId="386">
</dataflow>
<dataflow id="4095" from="transition_1_load_20" to="tmp_487" fromId="373" toId="386">
</dataflow>
<dataflow id="4096" from="StgValue_3848" to="tmp_487" fromId="3848" toId="386">
</dataflow>
<dataflow id="4097" from="StgValue_3850" to="tmp_487" fromId="3850" toId="386">
</dataflow>
<dataflow id="4098" from="tmp_s" to="or_ln54_5" fromId="148" toId="387">
</dataflow>
<dataflow id="4100" from="StgValue_4099" to="or_ln54_5" fromId="4099" toId="387">
</dataflow>
<dataflow id="4101" from="or_ln54_5" to="zext_ln54_14" fromId="387" toId="388">
</dataflow>
<dataflow id="4102" from="llike" to="llike_addr_70" fromId="3443" toId="389">
</dataflow>
<dataflow id="4103" from="StgValue_3576" to="llike_addr_70" fromId="3576" toId="389">
</dataflow>
<dataflow id="4104" from="zext_ln54_14" to="llike_addr_70" fromId="388" toId="389">
</dataflow>
<dataflow id="4105" from="llike_1" to="llike_1_addr_70" fromId="3444" toId="390">
</dataflow>
<dataflow id="4106" from="StgValue_3576" to="llike_1_addr_70" fromId="3576" toId="390">
</dataflow>
<dataflow id="4107" from="zext_ln54_14" to="llike_1_addr_70" fromId="388" toId="390">
</dataflow>
<dataflow id="4108" from="tmp_33" to="min_p_8" fromId="176" toId="391">
</dataflow>
<dataflow id="4109" from="bitcast_ln52_2" to="min_p_8" fromId="279" toId="391">
</dataflow>
<dataflow id="4110" from="tmp_39" to="p" fromId="205" toId="392">
</dataflow>
<dataflow id="4111" from="bitcast_ln54_2" to="p" fromId="281" toId="392">
</dataflow>
<dataflow id="4112" from="tmp_50" to="p_63" fromId="242" toId="393">
</dataflow>
<dataflow id="4113" from="bitcast_ln54_5" to="p_63" fromId="338" toId="393">
</dataflow>
<dataflow id="4114" from="tmp_61" to="p_64" fromId="295" toId="394">
</dataflow>
<dataflow id="4115" from="bitcast_ln54_8" to="p_64" fromId="340" toId="394">
</dataflow>
<dataflow id="4116" from="trunc_ln54_11" to="bitcast_ln54_11" fromId="354" toId="395">
</dataflow>
<dataflow id="4117" from="tmp_72" to="p_65" fromId="352" toId="396">
</dataflow>
<dataflow id="4118" from="bitcast_ln54_11" to="p_65" fromId="395" toId="396">
</dataflow>
<dataflow id="4119" from="llike_addr_69" to="llike_load_13" fromId="334" toId="397">
</dataflow>
<dataflow id="4120" from="shl_ln1" to="zext_ln54_81" fromId="161" toId="398">
</dataflow>
<dataflow id="4121" from="llike_load_13" to="lshr_ln54_11" fromId="397" toId="399">
</dataflow>
<dataflow id="4122" from="zext_ln54_81" to="lshr_ln54_11" fromId="398" toId="399">
</dataflow>
<dataflow id="4123" from="lshr_ln54_11" to="trunc_ln54_12" fromId="399" toId="400">
</dataflow>
<dataflow id="4124" from="trunc_ln54_12" to="bitcast_ln54_12" fromId="400" toId="401">
</dataflow>
<dataflow id="4125" from="llike_1_addr_69" to="llike_1_load_14" fromId="335" toId="402">
</dataflow>
<dataflow id="4126" from="shl_ln1" to="zext_ln54_82" fromId="161" toId="403">
</dataflow>
<dataflow id="4127" from="llike_1_load_14" to="lshr_ln54_12" fromId="402" toId="404">
</dataflow>
<dataflow id="4128" from="zext_ln54_82" to="lshr_ln54_12" fromId="403" toId="404">
</dataflow>
<dataflow id="4129" from="lshr_ln54_12" to="trunc_ln54_13" fromId="404" toId="405">
</dataflow>
<dataflow id="4130" from="trunc_ln54_13" to="bitcast_ln54_13" fromId="405" toId="406">
</dataflow>
<dataflow id="4131" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_83" fromId="3700" toId="407">
</dataflow>
<dataflow id="4132" from="bitcast_ln54_12" to="tmp_83" fromId="401" toId="407">
</dataflow>
<dataflow id="4133" from="bitcast_ln54_13" to="tmp_83" fromId="406" toId="407">
</dataflow>
<dataflow id="4134" from="tmp_12" to="tmp_83" fromId="120" toId="407">
</dataflow>
<dataflow id="4135" from="llike_addr_70" to="llike_load_15" fromId="389" toId="408">
</dataflow>
<dataflow id="4136" from="llike_1_addr_70" to="llike_1_load_16" fromId="390" toId="409">
</dataflow>
<dataflow id="4137" from="transition_0_addr_14" to="transition_0_load_14" fromId="361" toId="410">
</dataflow>
<dataflow id="4138" from="transition_0_load_14" to="trunc_ln54_17" fromId="410" toId="411">
</dataflow>
<dataflow id="4139" from="transition_0_addr" to="transition_0_load" fromId="365" toId="412">
</dataflow>
<dataflow id="4140" from="transition_0_load" to="trunc_ln54_20" fromId="412" toId="413">
</dataflow>
<dataflow id="4142" from="_ssdm_op_BitConcatenate.i10.i2.i8" to="zext_ln54_7_cast" fromId="4141" toId="414">
</dataflow>
<dataflow id="4144" from="StgValue_4143" to="zext_ln54_7_cast" fromId="4143" toId="414">
</dataflow>
<dataflow id="4145" from="trunc_ln52_3" to="zext_ln54_7_cast" fromId="190" toId="414">
</dataflow>
<dataflow id="4146" from="zext_ln54_7_cast" to="zext_ln54_89" fromId="414" toId="415">
</dataflow>
<dataflow id="4147" from="transition_0" to="transition_0_addr_16" fromId="3446" toId="416">
</dataflow>
<dataflow id="4148" from="StgValue_3576" to="transition_0_addr_16" fromId="3576" toId="416">
</dataflow>
<dataflow id="4149" from="zext_ln54_89" to="transition_0_addr_16" fromId="415" toId="416">
</dataflow>
<dataflow id="4150" from="transition_0_addr_16" to="transition_0_load_16" fromId="416" toId="417">
</dataflow>
<dataflow id="4151" from="zext_ln52_11" to="add_ln54_6" fromId="278" toId="418">
</dataflow>
<dataflow id="4153" from="StgValue_4152" to="add_ln54_6" fromId="4152" toId="418">
</dataflow>
<dataflow id="4154" from="add_ln54_6" to="zext_ln54_8" fromId="418" toId="419">
</dataflow>
<dataflow id="4155" from="transition_0" to="transition_0_addr_17" fromId="3446" toId="420">
</dataflow>
<dataflow id="4156" from="StgValue_3576" to="transition_0_addr_17" fromId="3576" toId="420">
</dataflow>
<dataflow id="4157" from="zext_ln54_8" to="transition_0_addr_17" fromId="419" toId="420">
</dataflow>
<dataflow id="4158" from="transition_0_addr_17" to="transition_0_load_17" fromId="420" toId="421">
</dataflow>
<dataflow id="4159" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_377" fromId="3845" toId="422">
</dataflow>
<dataflow id="4160" from="transition_0_load_14" to="tmp_377" fromId="410" toId="422">
</dataflow>
<dataflow id="4161" from="StgValue_3848" to="tmp_377" fromId="3848" toId="422">
</dataflow>
<dataflow id="4162" from="StgValue_3850" to="tmp_377" fromId="3850" toId="422">
</dataflow>
<dataflow id="4163" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_381" fromId="3845" toId="423">
</dataflow>
<dataflow id="4164" from="transition_0_load" to="tmp_381" fromId="412" toId="423">
</dataflow>
<dataflow id="4165" from="StgValue_3848" to="tmp_381" fromId="3848" toId="423">
</dataflow>
<dataflow id="4166" from="StgValue_3850" to="tmp_381" fromId="3850" toId="423">
</dataflow>
<dataflow id="4167" from="transition_1_addr_21" to="transition_1_load_21" fromId="375" toId="424">
</dataflow>
<dataflow id="4168" from="transition_1_load_21" to="trunc_ln54_94" fromId="424" toId="425">
</dataflow>
<dataflow id="4169" from="transition_1_addr_22" to="transition_1_load_22" fromId="377" toId="426">
</dataflow>
<dataflow id="4170" from="transition_1_load_22" to="trunc_ln54_97" fromId="426" toId="427">
</dataflow>
<dataflow id="4171" from="transition_1" to="transition_1_addr_23" fromId="3447" toId="428">
</dataflow>
<dataflow id="4172" from="StgValue_3576" to="transition_1_addr_23" fromId="3576" toId="428">
</dataflow>
<dataflow id="4173" from="zext_ln54_4" to="transition_1_addr_23" fromId="305" toId="428">
</dataflow>
<dataflow id="4174" from="transition_1_addr_23" to="transition_1_load_23" fromId="428" toId="429">
</dataflow>
<dataflow id="4175" from="transition_1" to="transition_1_addr_24" fromId="3447" toId="430">
</dataflow>
<dataflow id="4176" from="StgValue_3576" to="transition_1_addr_24" fromId="3576" toId="430">
</dataflow>
<dataflow id="4177" from="zext_ln54_5" to="transition_1_addr_24" fromId="360" toId="430">
</dataflow>
<dataflow id="4178" from="transition_1_addr_24" to="transition_1_load_24" fromId="430" toId="431">
</dataflow>
<dataflow id="4179" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_493" fromId="3845" toId="432">
</dataflow>
<dataflow id="4180" from="transition_1_load_21" to="tmp_493" fromId="424" toId="432">
</dataflow>
<dataflow id="4181" from="StgValue_3848" to="tmp_493" fromId="3848" toId="432">
</dataflow>
<dataflow id="4182" from="StgValue_3850" to="tmp_493" fromId="3850" toId="432">
</dataflow>
<dataflow id="4183" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_498" fromId="3845" toId="433">
</dataflow>
<dataflow id="4184" from="transition_1_load_22" to="tmp_498" fromId="426" toId="433">
</dataflow>
<dataflow id="4185" from="StgValue_3848" to="tmp_498" fromId="3848" toId="433">
</dataflow>
<dataflow id="4186" from="StgValue_3850" to="tmp_498" fromId="3850" toId="433">
</dataflow>
<dataflow id="4187" from="tmp_s" to="or_ln54_6" fromId="148" toId="434">
</dataflow>
<dataflow id="4189" from="StgValue_4188" to="or_ln54_6" fromId="4188" toId="434">
</dataflow>
<dataflow id="4190" from="or_ln54_6" to="zext_ln54_15" fromId="434" toId="435">
</dataflow>
<dataflow id="4191" from="llike" to="llike_addr_71" fromId="3443" toId="436">
</dataflow>
<dataflow id="4192" from="StgValue_3576" to="llike_addr_71" fromId="3576" toId="436">
</dataflow>
<dataflow id="4193" from="zext_ln54_15" to="llike_addr_71" fromId="435" toId="436">
</dataflow>
<dataflow id="4194" from="llike_1" to="llike_1_addr_71" fromId="3444" toId="437">
</dataflow>
<dataflow id="4195" from="StgValue_3576" to="llike_1_addr_71" fromId="3576" toId="437">
</dataflow>
<dataflow id="4196" from="zext_ln54_15" to="llike_1_addr_71" fromId="435" toId="437">
</dataflow>
<dataflow id="4197" from="tmp_33" to="min_p_8" fromId="176" toId="438">
</dataflow>
<dataflow id="4198" from="bitcast_ln52_2" to="min_p_8" fromId="279" toId="438">
</dataflow>
<dataflow id="4199" from="tmp_39" to="p" fromId="205" toId="439">
</dataflow>
<dataflow id="4200" from="bitcast_ln54_2" to="p" fromId="281" toId="439">
</dataflow>
<dataflow id="4201" from="tmp_50" to="p_63" fromId="242" toId="440">
</dataflow>
<dataflow id="4202" from="bitcast_ln54_5" to="p_63" fromId="338" toId="440">
</dataflow>
<dataflow id="4203" from="tmp_61" to="p_64" fromId="295" toId="441">
</dataflow>
<dataflow id="4204" from="bitcast_ln54_8" to="p_64" fromId="340" toId="441">
</dataflow>
<dataflow id="4205" from="tmp_72" to="p_65" fromId="352" toId="442">
</dataflow>
<dataflow id="4206" from="bitcast_ln54_11" to="p_65" fromId="395" toId="442">
</dataflow>
<dataflow id="4207" from="trunc_ln54_14" to="bitcast_ln54_14" fromId="358" toId="443">
</dataflow>
<dataflow id="4208" from="tmp_83" to="p_66" fromId="407" toId="444">
</dataflow>
<dataflow id="4209" from="bitcast_ln54_14" to="p_66" fromId="443" toId="444">
</dataflow>
<dataflow id="4210" from="llike_addr_70" to="llike_load_15" fromId="389" toId="445">
</dataflow>
<dataflow id="4211" from="shl_ln1" to="zext_ln54_83" fromId="161" toId="446">
</dataflow>
<dataflow id="4212" from="llike_load_15" to="lshr_ln54_13" fromId="445" toId="447">
</dataflow>
<dataflow id="4213" from="zext_ln54_83" to="lshr_ln54_13" fromId="446" toId="447">
</dataflow>
<dataflow id="4214" from="lshr_ln54_13" to="trunc_ln54_15" fromId="447" toId="448">
</dataflow>
<dataflow id="4215" from="trunc_ln54_15" to="bitcast_ln54_15" fromId="448" toId="449">
</dataflow>
<dataflow id="4216" from="llike_1_addr_70" to="llike_1_load_16" fromId="390" toId="450">
</dataflow>
<dataflow id="4217" from="shl_ln1" to="zext_ln54_84" fromId="161" toId="451">
</dataflow>
<dataflow id="4218" from="llike_1_load_16" to="lshr_ln54_14" fromId="450" toId="452">
</dataflow>
<dataflow id="4219" from="zext_ln54_84" to="lshr_ln54_14" fromId="451" toId="452">
</dataflow>
<dataflow id="4220" from="lshr_ln54_14" to="trunc_ln54_16" fromId="452" toId="453">
</dataflow>
<dataflow id="4221" from="trunc_ln54_16" to="bitcast_ln54_16" fromId="453" toId="454">
</dataflow>
<dataflow id="4222" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_94" fromId="3700" toId="455">
</dataflow>
<dataflow id="4223" from="bitcast_ln54_15" to="tmp_94" fromId="449" toId="455">
</dataflow>
<dataflow id="4224" from="bitcast_ln54_16" to="tmp_94" fromId="454" toId="455">
</dataflow>
<dataflow id="4225" from="tmp_12" to="tmp_94" fromId="120" toId="455">
</dataflow>
<dataflow id="4226" from="llike_addr_71" to="llike_load_17" fromId="436" toId="456">
</dataflow>
<dataflow id="4227" from="llike_1_addr_71" to="llike_1_load_18" fromId="437" toId="457">
</dataflow>
<dataflow id="4228" from="transition_0_addr_16" to="transition_0_load_16" fromId="416" toId="458">
</dataflow>
<dataflow id="4229" from="transition_0_load_16" to="trunc_ln54_23" fromId="458" toId="459">
</dataflow>
<dataflow id="4230" from="transition_0_addr_17" to="transition_0_load_17" fromId="420" toId="460">
</dataflow>
<dataflow id="4231" from="transition_0_load_17" to="trunc_ln54_26" fromId="460" toId="461">
</dataflow>
<dataflow id="4232" from="zext_ln52_11" to="add_ln54_7" fromId="278" toId="462">
</dataflow>
<dataflow id="4234" from="StgValue_4233" to="add_ln54_7" fromId="4233" toId="462">
</dataflow>
<dataflow id="4235" from="add_ln54_7" to="zext_ln54_9" fromId="462" toId="463">
</dataflow>
<dataflow id="4236" from="transition_0" to="transition_0_addr_18" fromId="3446" toId="464">
</dataflow>
<dataflow id="4237" from="StgValue_3576" to="transition_0_addr_18" fromId="3576" toId="464">
</dataflow>
<dataflow id="4238" from="zext_ln54_9" to="transition_0_addr_18" fromId="463" toId="464">
</dataflow>
<dataflow id="4239" from="transition_0_addr_18" to="transition_0_load_18" fromId="464" toId="465">
</dataflow>
<dataflow id="4240" from="zext_ln52_11" to="add_ln54_8" fromId="278" toId="466">
</dataflow>
<dataflow id="4242" from="StgValue_4241" to="add_ln54_8" fromId="4241" toId="466">
</dataflow>
<dataflow id="4243" from="add_ln54_8" to="zext_ln54_10" fromId="466" toId="467">
</dataflow>
<dataflow id="4244" from="transition_0" to="transition_0_addr_19" fromId="3446" toId="468">
</dataflow>
<dataflow id="4245" from="StgValue_3576" to="transition_0_addr_19" fromId="3576" toId="468">
</dataflow>
<dataflow id="4246" from="zext_ln54_10" to="transition_0_addr_19" fromId="467" toId="468">
</dataflow>
<dataflow id="4247" from="transition_0_addr_19" to="transition_0_load_19" fromId="468" toId="469">
</dataflow>
<dataflow id="4248" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_386" fromId="3845" toId="470">
</dataflow>
<dataflow id="4249" from="transition_0_load_16" to="tmp_386" fromId="458" toId="470">
</dataflow>
<dataflow id="4250" from="StgValue_3848" to="tmp_386" fromId="3848" toId="470">
</dataflow>
<dataflow id="4251" from="StgValue_3850" to="tmp_386" fromId="3850" toId="470">
</dataflow>
<dataflow id="4252" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_18" fromId="3845" toId="471">
</dataflow>
<dataflow id="4253" from="transition_0_load_17" to="tmp_18" fromId="460" toId="471">
</dataflow>
<dataflow id="4254" from="StgValue_3848" to="tmp_18" fromId="3848" toId="471">
</dataflow>
<dataflow id="4255" from="StgValue_3850" to="tmp_18" fromId="3850" toId="471">
</dataflow>
<dataflow id="4256" from="transition_1_addr_23" to="transition_1_load_23" fromId="428" toId="472">
</dataflow>
<dataflow id="4257" from="transition_1_load_23" to="trunc_ln54_100" fromId="472" toId="473">
</dataflow>
<dataflow id="4258" from="transition_1_addr_24" to="transition_1_load_24" fromId="430" toId="474">
</dataflow>
<dataflow id="4259" from="transition_1_load_24" to="trunc_ln54_103" fromId="474" toId="475">
</dataflow>
<dataflow id="4260" from="transition_1" to="transition_1_addr_25" fromId="3447" toId="476">
</dataflow>
<dataflow id="4261" from="StgValue_3576" to="transition_1_addr_25" fromId="3576" toId="476">
</dataflow>
<dataflow id="4262" from="zext_ln54_6" to="transition_1_addr_25" fromId="364" toId="476">
</dataflow>
<dataflow id="4263" from="transition_1_addr_25" to="transition_1_load_25" fromId="476" toId="477">
</dataflow>
<dataflow id="4264" from="transition_1" to="transition_1_addr_26" fromId="3447" toId="478">
</dataflow>
<dataflow id="4265" from="StgValue_3576" to="transition_1_addr_26" fromId="3576" toId="478">
</dataflow>
<dataflow id="4266" from="zext_ln54_89" to="transition_1_addr_26" fromId="415" toId="478">
</dataflow>
<dataflow id="4267" from="transition_1_addr_26" to="transition_1_load_26" fromId="478" toId="479">
</dataflow>
<dataflow id="4268" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_503" fromId="3845" toId="480">
</dataflow>
<dataflow id="4269" from="transition_1_load_23" to="tmp_503" fromId="472" toId="480">
</dataflow>
<dataflow id="4270" from="StgValue_3848" to="tmp_503" fromId="3848" toId="480">
</dataflow>
<dataflow id="4271" from="StgValue_3850" to="tmp_503" fromId="3850" toId="480">
</dataflow>
<dataflow id="4272" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_509" fromId="3845" toId="481">
</dataflow>
<dataflow id="4273" from="transition_1_load_24" to="tmp_509" fromId="474" toId="481">
</dataflow>
<dataflow id="4274" from="StgValue_3848" to="tmp_509" fromId="3848" toId="481">
</dataflow>
<dataflow id="4275" from="StgValue_3850" to="tmp_509" fromId="3850" toId="481">
</dataflow>
<dataflow id="4276" from="tmp_s" to="or_ln54_7" fromId="148" toId="482">
</dataflow>
<dataflow id="4278" from="StgValue_4277" to="or_ln54_7" fromId="4277" toId="482">
</dataflow>
<dataflow id="4279" from="or_ln54_7" to="zext_ln54_16" fromId="482" toId="483">
</dataflow>
<dataflow id="4280" from="llike" to="llike_addr_72" fromId="3443" toId="484">
</dataflow>
<dataflow id="4281" from="StgValue_3576" to="llike_addr_72" fromId="3576" toId="484">
</dataflow>
<dataflow id="4282" from="zext_ln54_16" to="llike_addr_72" fromId="483" toId="484">
</dataflow>
<dataflow id="4283" from="llike_1" to="llike_1_addr_72" fromId="3444" toId="485">
</dataflow>
<dataflow id="4284" from="StgValue_3576" to="llike_1_addr_72" fromId="3576" toId="485">
</dataflow>
<dataflow id="4285" from="zext_ln54_16" to="llike_1_addr_72" fromId="483" toId="485">
</dataflow>
<dataflow id="4286" from="tmp_33" to="min_p_8" fromId="176" toId="486">
</dataflow>
<dataflow id="4287" from="bitcast_ln52_2" to="min_p_8" fromId="279" toId="486">
</dataflow>
<dataflow id="4289" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="487">
</dataflow>
<dataflow id="4290" from="min_p_8" to="specfucore_ln8" fromId="486" toId="487">
</dataflow>
<dataflow id="4292" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="487">
</dataflow>
<dataflow id="4294" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="487">
</dataflow>
<dataflow id="4295" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="487">
</dataflow>
<dataflow id="4296" from="tmp_39" to="p" fromId="205" toId="488">
</dataflow>
<dataflow id="4297" from="bitcast_ln54_2" to="p" fromId="281" toId="488">
</dataflow>
<dataflow id="4298" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="489">
</dataflow>
<dataflow id="4299" from="p" to="specfucore_ln8" fromId="488" toId="489">
</dataflow>
<dataflow id="4300" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="489">
</dataflow>
<dataflow id="4301" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="489">
</dataflow>
<dataflow id="4302" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="489">
</dataflow>
<dataflow id="4303" from="tmp_50" to="p_63" fromId="242" toId="490">
</dataflow>
<dataflow id="4304" from="bitcast_ln54_5" to="p_63" fromId="338" toId="490">
</dataflow>
<dataflow id="4305" from="tmp_61" to="p_64" fromId="295" toId="491">
</dataflow>
<dataflow id="4306" from="bitcast_ln54_8" to="p_64" fromId="340" toId="491">
</dataflow>
<dataflow id="4307" from="tmp_72" to="p_65" fromId="352" toId="492">
</dataflow>
<dataflow id="4308" from="bitcast_ln54_11" to="p_65" fromId="395" toId="492">
</dataflow>
<dataflow id="4309" from="tmp_83" to="p_66" fromId="407" toId="493">
</dataflow>
<dataflow id="4310" from="bitcast_ln54_14" to="p_66" fromId="443" toId="493">
</dataflow>
<dataflow id="4311" from="trunc_ln54_17" to="bitcast_ln54_17" fromId="411" toId="494">
</dataflow>
<dataflow id="4312" from="tmp_94" to="p_67" fromId="455" toId="495">
</dataflow>
<dataflow id="4313" from="bitcast_ln54_17" to="p_67" fromId="494" toId="495">
</dataflow>
<dataflow id="4314" from="llike_addr_71" to="llike_load_17" fromId="436" toId="496">
</dataflow>
<dataflow id="4315" from="shl_ln1" to="zext_ln54_85" fromId="161" toId="497">
</dataflow>
<dataflow id="4316" from="llike_load_17" to="lshr_ln54_15" fromId="496" toId="498">
</dataflow>
<dataflow id="4317" from="zext_ln54_85" to="lshr_ln54_15" fromId="497" toId="498">
</dataflow>
<dataflow id="4318" from="lshr_ln54_15" to="trunc_ln54_18" fromId="498" toId="499">
</dataflow>
<dataflow id="4319" from="trunc_ln54_18" to="bitcast_ln54_18" fromId="499" toId="500">
</dataflow>
<dataflow id="4320" from="llike_1_addr_71" to="llike_1_load_18" fromId="437" toId="501">
</dataflow>
<dataflow id="4321" from="shl_ln1" to="zext_ln54_86" fromId="161" toId="502">
</dataflow>
<dataflow id="4322" from="llike_1_load_18" to="lshr_ln54_16" fromId="501" toId="503">
</dataflow>
<dataflow id="4323" from="zext_ln54_86" to="lshr_ln54_16" fromId="502" toId="503">
</dataflow>
<dataflow id="4324" from="lshr_ln54_16" to="trunc_ln54_19" fromId="503" toId="504">
</dataflow>
<dataflow id="4325" from="trunc_ln54_19" to="bitcast_ln54_19" fromId="504" toId="505">
</dataflow>
<dataflow id="4326" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_105" fromId="3700" toId="506">
</dataflow>
<dataflow id="4327" from="bitcast_ln54_18" to="tmp_105" fromId="500" toId="506">
</dataflow>
<dataflow id="4328" from="bitcast_ln54_19" to="tmp_105" fromId="505" toId="506">
</dataflow>
<dataflow id="4329" from="tmp_12" to="tmp_105" fromId="120" toId="506">
</dataflow>
<dataflow id="4330" from="llike_addr_72" to="llike_load_19" fromId="484" toId="507">
</dataflow>
<dataflow id="4331" from="llike_1_addr_72" to="llike_1_load_20" fromId="485" toId="508">
</dataflow>
<dataflow id="4332" from="transition_0_addr_18" to="transition_0_load_18" fromId="464" toId="509">
</dataflow>
<dataflow id="4333" from="transition_0_load_18" to="trunc_ln54_29" fromId="509" toId="510">
</dataflow>
<dataflow id="4334" from="transition_0_addr_19" to="transition_0_load_19" fromId="468" toId="511">
</dataflow>
<dataflow id="4335" from="transition_0_load_19" to="trunc_ln54_32" fromId="511" toId="512">
</dataflow>
<dataflow id="4336" from="zext_ln54_3_cast" to="sext_ln54" fromId="300" toId="513">
</dataflow>
<dataflow id="4337" from="sext_ln54" to="zext_ln54_98" fromId="513" toId="514">
</dataflow>
<dataflow id="4338" from="transition_0" to="transition_0_addr_20" fromId="3446" toId="515">
</dataflow>
<dataflow id="4339" from="StgValue_3576" to="transition_0_addr_20" fromId="3576" toId="515">
</dataflow>
<dataflow id="4340" from="zext_ln54_98" to="transition_0_addr_20" fromId="514" toId="515">
</dataflow>
<dataflow id="4341" from="transition_0_addr_20" to="transition_0_load_20" fromId="515" toId="516">
</dataflow>
<dataflow id="4342" from="transition_0" to="transition_0_addr_21" fromId="3446" toId="517">
</dataflow>
<dataflow id="4343" from="StgValue_3576" to="transition_0_addr_21" fromId="3576" toId="517">
</dataflow>
<dataflow id="4344" from="zext_ln54_101" to="transition_0_addr_21" fromId="214" toId="517">
</dataflow>
<dataflow id="4345" from="transition_0_addr_21" to="transition_0_load_21" fromId="517" toId="518">
</dataflow>
<dataflow id="4346" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_19" fromId="3845" toId="519">
</dataflow>
<dataflow id="4347" from="transition_0_load_18" to="tmp_19" fromId="509" toId="519">
</dataflow>
<dataflow id="4348" from="StgValue_3848" to="tmp_19" fromId="3848" toId="519">
</dataflow>
<dataflow id="4349" from="StgValue_3850" to="tmp_19" fromId="3850" toId="519">
</dataflow>
<dataflow id="4350" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_20" fromId="3845" toId="520">
</dataflow>
<dataflow id="4351" from="transition_0_load_19" to="tmp_20" fromId="511" toId="520">
</dataflow>
<dataflow id="4352" from="StgValue_3848" to="tmp_20" fromId="3848" toId="520">
</dataflow>
<dataflow id="4353" from="StgValue_3850" to="tmp_20" fromId="3850" toId="520">
</dataflow>
<dataflow id="4354" from="transition_1_addr_25" to="transition_1_load_25" fromId="476" toId="521">
</dataflow>
<dataflow id="4355" from="transition_1_load_25" to="trunc_ln54_106" fromId="521" toId="522">
</dataflow>
<dataflow id="4356" from="transition_1_addr_26" to="transition_1_load_26" fromId="478" toId="523">
</dataflow>
<dataflow id="4357" from="transition_1_load_26" to="trunc_ln54_109" fromId="523" toId="524">
</dataflow>
<dataflow id="4358" from="transition_1" to="transition_1_addr_27" fromId="3447" toId="525">
</dataflow>
<dataflow id="4359" from="StgValue_3576" to="transition_1_addr_27" fromId="3576" toId="525">
</dataflow>
<dataflow id="4360" from="zext_ln54_8" to="transition_1_addr_27" fromId="419" toId="525">
</dataflow>
<dataflow id="4361" from="transition_1_addr_27" to="transition_1_load_27" fromId="525" toId="526">
</dataflow>
<dataflow id="4362" from="transition_1" to="transition_1_addr_28" fromId="3447" toId="527">
</dataflow>
<dataflow id="4363" from="StgValue_3576" to="transition_1_addr_28" fromId="3576" toId="527">
</dataflow>
<dataflow id="4364" from="zext_ln54_9" to="transition_1_addr_28" fromId="463" toId="527">
</dataflow>
<dataflow id="4365" from="transition_1_addr_28" to="transition_1_load_28" fromId="527" toId="528">
</dataflow>
<dataflow id="4366" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_514" fromId="3845" toId="529">
</dataflow>
<dataflow id="4367" from="transition_1_load_25" to="tmp_514" fromId="521" toId="529">
</dataflow>
<dataflow id="4368" from="StgValue_3848" to="tmp_514" fromId="3848" toId="529">
</dataflow>
<dataflow id="4369" from="StgValue_3850" to="tmp_514" fromId="3850" toId="529">
</dataflow>
<dataflow id="4370" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_519" fromId="3845" toId="530">
</dataflow>
<dataflow id="4371" from="transition_1_load_26" to="tmp_519" fromId="523" toId="530">
</dataflow>
<dataflow id="4372" from="StgValue_3848" to="tmp_519" fromId="3848" toId="530">
</dataflow>
<dataflow id="4373" from="StgValue_3850" to="tmp_519" fromId="3850" toId="530">
</dataflow>
<dataflow id="4374" from="tmp_s" to="or_ln54_8" fromId="148" toId="531">
</dataflow>
<dataflow id="4376" from="StgValue_4375" to="or_ln54_8" fromId="4375" toId="531">
</dataflow>
<dataflow id="4377" from="or_ln54_8" to="zext_ln54_17" fromId="531" toId="532">
</dataflow>
<dataflow id="4378" from="llike" to="llike_addr_73" fromId="3443" toId="533">
</dataflow>
<dataflow id="4379" from="StgValue_3576" to="llike_addr_73" fromId="3576" toId="533">
</dataflow>
<dataflow id="4380" from="zext_ln54_17" to="llike_addr_73" fromId="532" toId="533">
</dataflow>
<dataflow id="4381" from="llike_1" to="llike_1_addr_73" fromId="3444" toId="534">
</dataflow>
<dataflow id="4382" from="StgValue_3576" to="llike_1_addr_73" fromId="3576" toId="534">
</dataflow>
<dataflow id="4383" from="zext_ln54_17" to="llike_1_addr_73" fromId="532" toId="534">
</dataflow>
<dataflow id="4384" from="trunc_ln52_3" to="zext_ln52_8" fromId="190" toId="535">
</dataflow>
<dataflow id="4385" from="trunc_ln52_3" to="zext_ln52_9" fromId="190" toId="536">
</dataflow>
<dataflow id="4386" from="p" to="tmp_300" fromId="488" toId="537">
</dataflow>
<dataflow id="4387" from="min_p_8" to="tmp_300" fromId="486" toId="537">
</dataflow>
<dataflow id="4388" from="tmp_50" to="p_63" fromId="242" toId="538">
</dataflow>
<dataflow id="4389" from="bitcast_ln54_5" to="p_63" fromId="338" toId="538">
</dataflow>
<dataflow id="4390" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="539">
</dataflow>
<dataflow id="4391" from="p_63" to="specfucore_ln8" fromId="538" toId="539">
</dataflow>
<dataflow id="4392" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="539">
</dataflow>
<dataflow id="4393" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="539">
</dataflow>
<dataflow id="4394" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="539">
</dataflow>
<dataflow id="4395" from="tmp_61" to="p_64" fromId="295" toId="540">
</dataflow>
<dataflow id="4396" from="bitcast_ln54_8" to="p_64" fromId="340" toId="540">
</dataflow>
<dataflow id="4397" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="541">
</dataflow>
<dataflow id="4398" from="p_64" to="specfucore_ln8" fromId="540" toId="541">
</dataflow>
<dataflow id="4399" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="541">
</dataflow>
<dataflow id="4400" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="541">
</dataflow>
<dataflow id="4401" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="541">
</dataflow>
<dataflow id="4402" from="tmp_72" to="p_65" fromId="352" toId="542">
</dataflow>
<dataflow id="4403" from="bitcast_ln54_11" to="p_65" fromId="395" toId="542">
</dataflow>
<dataflow id="4404" from="tmp_83" to="p_66" fromId="407" toId="543">
</dataflow>
<dataflow id="4405" from="bitcast_ln54_14" to="p_66" fromId="443" toId="543">
</dataflow>
<dataflow id="4406" from="tmp_94" to="p_67" fromId="455" toId="544">
</dataflow>
<dataflow id="4407" from="bitcast_ln54_17" to="p_67" fromId="494" toId="544">
</dataflow>
<dataflow id="4408" from="trunc_ln54_20" to="bitcast_ln54_20" fromId="413" toId="545">
</dataflow>
<dataflow id="4409" from="tmp_105" to="p_68" fromId="506" toId="546">
</dataflow>
<dataflow id="4410" from="bitcast_ln54_20" to="p_68" fromId="545" toId="546">
</dataflow>
<dataflow id="4411" from="llike_addr_72" to="llike_load_19" fromId="484" toId="547">
</dataflow>
<dataflow id="4412" from="shl_ln1" to="zext_ln54_87" fromId="161" toId="548">
</dataflow>
<dataflow id="4413" from="llike_load_19" to="lshr_ln54_17" fromId="547" toId="549">
</dataflow>
<dataflow id="4414" from="zext_ln54_87" to="lshr_ln54_17" fromId="548" toId="549">
</dataflow>
<dataflow id="4415" from="lshr_ln54_17" to="trunc_ln54_21" fromId="549" toId="550">
</dataflow>
<dataflow id="4416" from="trunc_ln54_21" to="bitcast_ln54_21" fromId="550" toId="551">
</dataflow>
<dataflow id="4417" from="llike_1_addr_72" to="llike_1_load_20" fromId="485" toId="552">
</dataflow>
<dataflow id="4418" from="shl_ln1" to="zext_ln54_88" fromId="161" toId="553">
</dataflow>
<dataflow id="4419" from="llike_1_load_20" to="lshr_ln54_18" fromId="552" toId="554">
</dataflow>
<dataflow id="4420" from="zext_ln54_88" to="lshr_ln54_18" fromId="553" toId="554">
</dataflow>
<dataflow id="4421" from="lshr_ln54_18" to="trunc_ln54_22" fromId="554" toId="555">
</dataflow>
<dataflow id="4422" from="trunc_ln54_22" to="bitcast_ln54_22" fromId="555" toId="556">
</dataflow>
<dataflow id="4423" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_116" fromId="3700" toId="557">
</dataflow>
<dataflow id="4424" from="bitcast_ln54_21" to="tmp_116" fromId="551" toId="557">
</dataflow>
<dataflow id="4425" from="bitcast_ln54_22" to="tmp_116" fromId="556" toId="557">
</dataflow>
<dataflow id="4426" from="tmp_12" to="tmp_116" fromId="120" toId="557">
</dataflow>
<dataflow id="4427" from="llike_addr_73" to="llike_load_21" fromId="533" toId="558">
</dataflow>
<dataflow id="4428" from="llike_1_addr_73" to="llike_1_load_22" fromId="534" toId="559">
</dataflow>
<dataflow id="4429" from="transition_0_addr_20" to="transition_0_load_20" fromId="515" toId="560">
</dataflow>
<dataflow id="4430" from="transition_0_load_20" to="trunc_ln54_35" fromId="560" toId="561">
</dataflow>
<dataflow id="4431" from="transition_0_addr_21" to="transition_0_load_21" fromId="517" toId="562">
</dataflow>
<dataflow id="4432" from="shl_ln2" to="zext_ln54_102" fromId="310" toId="563">
</dataflow>
<dataflow id="4433" from="transition_0_load_21" to="lshr_ln54_29" fromId="562" toId="564">
</dataflow>
<dataflow id="4434" from="zext_ln54_102" to="lshr_ln54_29" fromId="563" toId="564">
</dataflow>
<dataflow id="4435" from="lshr_ln54_29" to="trunc_ln54_38" fromId="564" toId="565">
</dataflow>
<dataflow id="4436" from="transition_0" to="transition_0_addr_22" fromId="3446" toId="566">
</dataflow>
<dataflow id="4437" from="StgValue_3576" to="transition_0_addr_22" fromId="3576" toId="566">
</dataflow>
<dataflow id="4438" from="zext_ln54_105" to="transition_0_addr_22" fromId="217" toId="566">
</dataflow>
<dataflow id="4439" from="transition_0_addr_22" to="transition_0_load_22" fromId="566" toId="567">
</dataflow>
<dataflow id="4440" from="transition_0" to="transition_0_addr_23" fromId="3446" toId="568">
</dataflow>
<dataflow id="4441" from="StgValue_3576" to="transition_0_addr_23" fromId="3576" toId="568">
</dataflow>
<dataflow id="4442" from="zext_ln54_109" to="transition_0_addr_23" fromId="255" toId="568">
</dataflow>
<dataflow id="4443" from="transition_0_addr_23" to="transition_0_load_23" fromId="568" toId="569">
</dataflow>
<dataflow id="4444" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_400" fromId="3845" toId="570">
</dataflow>
<dataflow id="4445" from="transition_0_load_20" to="tmp_400" fromId="560" toId="570">
</dataflow>
<dataflow id="4446" from="StgValue_3848" to="tmp_400" fromId="3848" toId="570">
</dataflow>
<dataflow id="4447" from="StgValue_3850" to="tmp_400" fromId="3850" toId="570">
</dataflow>
<dataflow id="4448" from="zext_ln52_9" to="add_ln54_14" fromId="536" toId="571">
</dataflow>
<dataflow id="4450" from="StgValue_4449" to="add_ln54_14" fromId="4449" toId="571">
</dataflow>
<dataflow id="4452" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_21" fromId="4451" toId="572">
</dataflow>
<dataflow id="4453" from="add_ln54_14" to="tmp_21" fromId="571" toId="572">
</dataflow>
<dataflow id="4455" from="StgValue_4454" to="tmp_21" fromId="4454" toId="572">
</dataflow>
<dataflow id="4456" from="shl_ln54_6" to="zext_ln54_139" fromId="258" toId="573">
</dataflow>
<dataflow id="4457" from="transition_0_load_21" to="lshr_ln54_64" fromId="562" toId="574">
</dataflow>
<dataflow id="4458" from="zext_ln54_139" to="lshr_ln54_64" fromId="573" toId="574">
</dataflow>
<dataflow id="4459" from="lshr_ln54_64" to="trunc_ln54_73" fromId="574" toId="575">
</dataflow>
<dataflow id="4460" from="trunc_ln54_73" to="bitcast_ln54_86" fromId="575" toId="576">
</dataflow>
<dataflow id="4461" from="trunc_ln54_74" to="bitcast_ln54_87" fromId="262" toId="577">
</dataflow>
<dataflow id="4463" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_350" fromId="4462" toId="578">
</dataflow>
<dataflow id="4464" from="bitcast_ln54_86" to="tmp_350" fromId="576" toId="578">
</dataflow>
<dataflow id="4465" from="bitcast_ln54_87" to="tmp_350" fromId="577" toId="578">
</dataflow>
<dataflow id="4466" from="tmp_21" to="tmp_350" fromId="572" toId="578">
</dataflow>
<dataflow id="4467" from="zext_ln52_9" to="add_ln54_15" fromId="536" toId="579">
</dataflow>
<dataflow id="4469" from="StgValue_4468" to="add_ln54_15" fromId="4468" toId="579">
</dataflow>
<dataflow id="4470" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_23" fromId="4451" toId="580">
</dataflow>
<dataflow id="4471" from="add_ln54_15" to="tmp_23" fromId="579" toId="580">
</dataflow>
<dataflow id="4472" from="StgValue_4454" to="tmp_23" fromId="4454" toId="580">
</dataflow>
<dataflow id="4473" from="zext_ln52_9" to="add_ln54_16" fromId="536" toId="581">
</dataflow>
<dataflow id="4475" from="StgValue_4474" to="add_ln54_16" fromId="4474" toId="581">
</dataflow>
<dataflow id="4476" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_25" fromId="4451" toId="582">
</dataflow>
<dataflow id="4477" from="add_ln54_16" to="tmp_25" fromId="581" toId="582">
</dataflow>
<dataflow id="4478" from="StgValue_4454" to="tmp_25" fromId="4454" toId="582">
</dataflow>
<dataflow id="4479" from="transition_1_addr_27" to="transition_1_load_27" fromId="525" toId="583">
</dataflow>
<dataflow id="4480" from="transition_1_load_27" to="trunc_ln54_112" fromId="583" toId="584">
</dataflow>
<dataflow id="4481" from="transition_1_addr_28" to="transition_1_load_28" fromId="527" toId="585">
</dataflow>
<dataflow id="4482" from="transition_1_load_28" to="trunc_ln54_115" fromId="585" toId="586">
</dataflow>
<dataflow id="4483" from="transition_1" to="transition_1_addr_29" fromId="3447" toId="587">
</dataflow>
<dataflow id="4484" from="StgValue_3576" to="transition_1_addr_29" fromId="3576" toId="587">
</dataflow>
<dataflow id="4485" from="zext_ln54_10" to="transition_1_addr_29" fromId="467" toId="587">
</dataflow>
<dataflow id="4486" from="transition_1_addr_29" to="transition_1_load_29" fromId="587" toId="588">
</dataflow>
<dataflow id="4487" from="transition_1" to="transition_1_addr_30" fromId="3447" toId="589">
</dataflow>
<dataflow id="4488" from="StgValue_3576" to="transition_1_addr_30" fromId="3576" toId="589">
</dataflow>
<dataflow id="4489" from="zext_ln54_98" to="transition_1_addr_30" fromId="514" toId="589">
</dataflow>
<dataflow id="4490" from="transition_1_addr_30" to="transition_1_load_30" fromId="589" toId="590">
</dataflow>
<dataflow id="4491" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_27" fromId="3845" toId="591">
</dataflow>
<dataflow id="4492" from="transition_1_load_27" to="tmp_27" fromId="583" toId="591">
</dataflow>
<dataflow id="4493" from="StgValue_3848" to="tmp_27" fromId="3848" toId="591">
</dataflow>
<dataflow id="4494" from="StgValue_3850" to="tmp_27" fromId="3850" toId="591">
</dataflow>
<dataflow id="4495" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_28" fromId="3845" toId="592">
</dataflow>
<dataflow id="4496" from="transition_1_load_28" to="tmp_28" fromId="585" toId="592">
</dataflow>
<dataflow id="4497" from="StgValue_3848" to="tmp_28" fromId="3848" toId="592">
</dataflow>
<dataflow id="4498" from="StgValue_3850" to="tmp_28" fromId="3850" toId="592">
</dataflow>
<dataflow id="4499" from="zext_ln52_8" to="add_ln54_17" fromId="535" toId="593">
</dataflow>
<dataflow id="4501" from="StgValue_4500" to="add_ln54_17" fromId="4500" toId="593">
</dataflow>
<dataflow id="4503" from="_ssdm_op_PartSelect.i2.i13.i32.i32" to="lshr_ln54_1" fromId="4502" toId="594">
</dataflow>
<dataflow id="4504" from="add_ln54_17" to="lshr_ln54_1" fromId="593" toId="594">
</dataflow>
<dataflow id="4505" from="StgValue_4454" to="lshr_ln54_1" fromId="4454" toId="594">
</dataflow>
<dataflow id="4507" from="StgValue_4506" to="lshr_ln54_1" fromId="4506" toId="594">
</dataflow>
<dataflow id="4508" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_526" fromId="3700" toId="595">
</dataflow>
<dataflow id="4510" from="StgValue_4509" to="tmp_526" fromId="4509" toId="595">
</dataflow>
<dataflow id="4511" from="bitcast_ln54_87" to="tmp_526" fromId="577" toId="595">
</dataflow>
<dataflow id="4512" from="lshr_ln54_1" to="tmp_526" fromId="594" toId="595">
</dataflow>
<dataflow id="4513" from="zext_ln52_8" to="add_ln54_18" fromId="535" toId="596">
</dataflow>
<dataflow id="4515" from="StgValue_4514" to="add_ln54_18" fromId="4514" toId="596">
</dataflow>
<dataflow id="4516" from="_ssdm_op_PartSelect.i2.i13.i32.i32" to="lshr_ln54_2" fromId="4502" toId="597">
</dataflow>
<dataflow id="4517" from="add_ln54_18" to="lshr_ln54_2" fromId="596" toId="597">
</dataflow>
<dataflow id="4518" from="StgValue_4454" to="lshr_ln54_2" fromId="4454" toId="597">
</dataflow>
<dataflow id="4519" from="StgValue_4506" to="lshr_ln54_2" fromId="4506" toId="597">
</dataflow>
<dataflow id="4520" from="zext_ln52_8" to="add_ln54_19" fromId="535" toId="598">
</dataflow>
<dataflow id="4522" from="StgValue_4521" to="add_ln54_19" fromId="4521" toId="598">
</dataflow>
<dataflow id="4523" from="_ssdm_op_PartSelect.i2.i13.i32.i32" to="lshr_ln54_3" fromId="4502" toId="599">
</dataflow>
<dataflow id="4524" from="add_ln54_19" to="lshr_ln54_3" fromId="598" toId="599">
</dataflow>
<dataflow id="4525" from="StgValue_4454" to="lshr_ln54_3" fromId="4454" toId="599">
</dataflow>
<dataflow id="4526" from="StgValue_4506" to="lshr_ln54_3" fromId="4506" toId="599">
</dataflow>
<dataflow id="4527" from="tmp_s" to="or_ln54_9" fromId="148" toId="600">
</dataflow>
<dataflow id="4529" from="StgValue_4528" to="or_ln54_9" fromId="4528" toId="600">
</dataflow>
<dataflow id="4530" from="or_ln54_9" to="zext_ln54_18" fromId="600" toId="601">
</dataflow>
<dataflow id="4531" from="llike" to="llike_addr_74" fromId="3443" toId="602">
</dataflow>
<dataflow id="4532" from="StgValue_3576" to="llike_addr_74" fromId="3576" toId="602">
</dataflow>
<dataflow id="4533" from="zext_ln54_18" to="llike_addr_74" fromId="601" toId="602">
</dataflow>
<dataflow id="4534" from="llike_1" to="llike_1_addr_74" fromId="3444" toId="603">
</dataflow>
<dataflow id="4535" from="StgValue_3576" to="llike_1_addr_74" fromId="3576" toId="603">
</dataflow>
<dataflow id="4536" from="zext_ln54_18" to="llike_1_addr_74" fromId="601" toId="603">
</dataflow>
<dataflow id="4537" from="p" to="bitcast_ln55" fromId="488" toId="604">
</dataflow>
<dataflow id="4539" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_298" fromId="4538" toId="605">
</dataflow>
<dataflow id="4540" from="bitcast_ln55" to="tmp_298" fromId="604" toId="605">
</dataflow>
<dataflow id="4542" from="StgValue_4541" to="tmp_298" fromId="4541" toId="605">
</dataflow>
<dataflow id="4544" from="StgValue_4543" to="tmp_298" fromId="4543" toId="605">
</dataflow>
<dataflow id="4545" from="bitcast_ln55" to="trunc_ln55" fromId="604" toId="606">
</dataflow>
<dataflow id="4546" from="min_p_8" to="bitcast_ln55_1" fromId="486" toId="607">
</dataflow>
<dataflow id="4547" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_299" fromId="4538" toId="608">
</dataflow>
<dataflow id="4548" from="bitcast_ln55_1" to="tmp_299" fromId="607" toId="608">
</dataflow>
<dataflow id="4549" from="StgValue_4541" to="tmp_299" fromId="4541" toId="608">
</dataflow>
<dataflow id="4550" from="StgValue_4543" to="tmp_299" fromId="4543" toId="608">
</dataflow>
<dataflow id="4551" from="bitcast_ln55_1" to="trunc_ln55_1" fromId="607" toId="609">
</dataflow>
<dataflow id="4552" from="tmp_298" to="icmp_ln55" fromId="605" toId="610">
</dataflow>
<dataflow id="4554" from="StgValue_4553" to="icmp_ln55" fromId="4553" toId="610">
</dataflow>
<dataflow id="4555" from="trunc_ln55" to="icmp_ln55_1" fromId="606" toId="611">
</dataflow>
<dataflow id="4557" from="StgValue_4556" to="icmp_ln55_1" fromId="4556" toId="611">
</dataflow>
<dataflow id="4558" from="icmp_ln55_1" to="or_ln55_31" fromId="611" toId="612">
</dataflow>
<dataflow id="4559" from="icmp_ln55" to="or_ln55_31" fromId="610" toId="612">
</dataflow>
<dataflow id="4560" from="tmp_299" to="icmp_ln55_2" fromId="608" toId="613">
</dataflow>
<dataflow id="4561" from="StgValue_4553" to="icmp_ln55_2" fromId="4553" toId="613">
</dataflow>
<dataflow id="4562" from="trunc_ln55_1" to="icmp_ln55_3" fromId="609" toId="614">
</dataflow>
<dataflow id="4563" from="StgValue_4556" to="icmp_ln55_3" fromId="4556" toId="614">
</dataflow>
<dataflow id="4564" from="icmp_ln55_3" to="or_ln55_32" fromId="614" toId="615">
</dataflow>
<dataflow id="4565" from="icmp_ln55_2" to="or_ln55_32" fromId="613" toId="615">
</dataflow>
<dataflow id="4566" from="or_ln55_31" to="and_ln55" fromId="612" toId="616">
</dataflow>
<dataflow id="4567" from="or_ln55_32" to="and_ln55" fromId="615" toId="616">
</dataflow>
<dataflow id="4568" from="p" to="tmp_300" fromId="488" toId="617">
</dataflow>
<dataflow id="4569" from="min_p_8" to="tmp_300" fromId="486" toId="617">
</dataflow>
<dataflow id="4570" from="and_ln55" to="min_s" fromId="616" toId="618">
</dataflow>
<dataflow id="4571" from="tmp_300" to="min_s" fromId="617" toId="618">
</dataflow>
<dataflow id="4572" from="min_s" to="min_p_129" fromId="618" toId="619">
</dataflow>
<dataflow id="4573" from="p" to="min_p_129" fromId="488" toId="619">
</dataflow>
<dataflow id="4574" from="min_p_8" to="min_p_129" fromId="486" toId="619">
</dataflow>
<dataflow id="4575" from="p_63" to="tmp_304" fromId="538" toId="620">
</dataflow>
<dataflow id="4576" from="min_p_129" to="tmp_304" fromId="619" toId="620">
</dataflow>
<dataflow id="4577" from="tmp_72" to="p_65" fromId="352" toId="621">
</dataflow>
<dataflow id="4578" from="bitcast_ln54_11" to="p_65" fromId="395" toId="621">
</dataflow>
<dataflow id="4579" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="622">
</dataflow>
<dataflow id="4580" from="p_65" to="specfucore_ln8" fromId="621" toId="622">
</dataflow>
<dataflow id="4581" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="622">
</dataflow>
<dataflow id="4582" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="622">
</dataflow>
<dataflow id="4583" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="622">
</dataflow>
<dataflow id="4584" from="tmp_83" to="p_66" fromId="407" toId="623">
</dataflow>
<dataflow id="4585" from="bitcast_ln54_14" to="p_66" fromId="443" toId="623">
</dataflow>
<dataflow id="4586" from="tmp_94" to="p_67" fromId="455" toId="624">
</dataflow>
<dataflow id="4587" from="bitcast_ln54_17" to="p_67" fromId="494" toId="624">
</dataflow>
<dataflow id="4588" from="tmp_105" to="p_68" fromId="506" toId="625">
</dataflow>
<dataflow id="4589" from="bitcast_ln54_20" to="p_68" fromId="545" toId="625">
</dataflow>
<dataflow id="4590" from="trunc_ln54_23" to="bitcast_ln54_23" fromId="459" toId="626">
</dataflow>
<dataflow id="4591" from="tmp_116" to="p_69" fromId="557" toId="627">
</dataflow>
<dataflow id="4592" from="bitcast_ln54_23" to="p_69" fromId="626" toId="627">
</dataflow>
<dataflow id="4593" from="llike_addr_73" to="llike_load_21" fromId="533" toId="628">
</dataflow>
<dataflow id="4594" from="shl_ln1" to="zext_ln54_90" fromId="161" toId="629">
</dataflow>
<dataflow id="4595" from="llike_load_21" to="lshr_ln54_19" fromId="628" toId="630">
</dataflow>
<dataflow id="4596" from="zext_ln54_90" to="lshr_ln54_19" fromId="629" toId="630">
</dataflow>
<dataflow id="4597" from="lshr_ln54_19" to="trunc_ln54_24" fromId="630" toId="631">
</dataflow>
<dataflow id="4598" from="trunc_ln54_24" to="bitcast_ln54_24" fromId="631" toId="632">
</dataflow>
<dataflow id="4599" from="llike_1_addr_73" to="llike_1_load_22" fromId="534" toId="633">
</dataflow>
<dataflow id="4600" from="shl_ln1" to="zext_ln54_91" fromId="161" toId="634">
</dataflow>
<dataflow id="4601" from="llike_1_load_22" to="lshr_ln54_20" fromId="633" toId="635">
</dataflow>
<dataflow id="4602" from="zext_ln54_91" to="lshr_ln54_20" fromId="634" toId="635">
</dataflow>
<dataflow id="4603" from="lshr_ln54_20" to="trunc_ln54_25" fromId="635" toId="636">
</dataflow>
<dataflow id="4604" from="trunc_ln54_25" to="bitcast_ln54_25" fromId="636" toId="637">
</dataflow>
<dataflow id="4605" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_127" fromId="3700" toId="638">
</dataflow>
<dataflow id="4606" from="bitcast_ln54_24" to="tmp_127" fromId="632" toId="638">
</dataflow>
<dataflow id="4607" from="bitcast_ln54_25" to="tmp_127" fromId="637" toId="638">
</dataflow>
<dataflow id="4608" from="tmp_12" to="tmp_127" fromId="120" toId="638">
</dataflow>
<dataflow id="4609" from="llike_addr_74" to="llike_load_23" fromId="602" toId="639">
</dataflow>
<dataflow id="4610" from="llike_1_addr_74" to="llike_1_load_24" fromId="603" toId="640">
</dataflow>
<dataflow id="4611" from="transition_0_addr_22" to="transition_0_load_22" fromId="566" toId="641">
</dataflow>
<dataflow id="4612" from="shl_ln54_1" to="zext_ln54_106" fromId="367" toId="642">
</dataflow>
<dataflow id="4613" from="transition_0_load_22" to="lshr_ln54_32" fromId="641" toId="643">
</dataflow>
<dataflow id="4614" from="zext_ln54_106" to="lshr_ln54_32" fromId="642" toId="643">
</dataflow>
<dataflow id="4615" from="lshr_ln54_32" to="trunc_ln54_41" fromId="643" toId="644">
</dataflow>
<dataflow id="4616" from="transition_0_addr_23" to="transition_0_load_23" fromId="568" toId="645">
</dataflow>
<dataflow id="4617" from="shl_ln54_2" to="zext_ln54_110" fromId="368" toId="646">
</dataflow>
<dataflow id="4618" from="transition_0_load_23" to="lshr_ln54_35" fromId="645" toId="647">
</dataflow>
<dataflow id="4619" from="zext_ln54_110" to="lshr_ln54_35" fromId="646" toId="647">
</dataflow>
<dataflow id="4620" from="lshr_ln54_35" to="trunc_ln54_44" fromId="647" toId="648">
</dataflow>
<dataflow id="4621" from="transition_1_addr_29" to="transition_1_load_29" fromId="587" toId="649">
</dataflow>
<dataflow id="4622" from="transition_1_load_29" to="trunc_ln54_118" fromId="649" toId="650">
</dataflow>
<dataflow id="4623" from="transition_1_addr_30" to="transition_1_load_30" fromId="589" toId="651">
</dataflow>
<dataflow id="4624" from="transition_1_load_30" to="trunc_ln54_121" fromId="651" toId="652">
</dataflow>
<dataflow id="4625" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_29" fromId="3845" toId="653">
</dataflow>
<dataflow id="4626" from="transition_1_load_29" to="tmp_29" fromId="649" toId="653">
</dataflow>
<dataflow id="4627" from="StgValue_3848" to="tmp_29" fromId="3848" toId="653">
</dataflow>
<dataflow id="4628" from="StgValue_3850" to="tmp_29" fromId="3850" toId="653">
</dataflow>
<dataflow id="4629" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_539" fromId="3845" toId="654">
</dataflow>
<dataflow id="4630" from="transition_1_load_30" to="tmp_539" fromId="651" toId="654">
</dataflow>
<dataflow id="4631" from="StgValue_3848" to="tmp_539" fromId="3848" toId="654">
</dataflow>
<dataflow id="4632" from="StgValue_3850" to="tmp_539" fromId="3850" toId="654">
</dataflow>
<dataflow id="4633" from="tmp_s" to="or_ln54_10" fromId="148" toId="655">
</dataflow>
<dataflow id="4635" from="StgValue_4634" to="or_ln54_10" fromId="4634" toId="655">
</dataflow>
<dataflow id="4636" from="or_ln54_10" to="zext_ln54_19" fromId="655" toId="656">
</dataflow>
<dataflow id="4637" from="llike" to="llike_addr_75" fromId="3443" toId="657">
</dataflow>
<dataflow id="4638" from="StgValue_3576" to="llike_addr_75" fromId="3576" toId="657">
</dataflow>
<dataflow id="4639" from="zext_ln54_19" to="llike_addr_75" fromId="656" toId="657">
</dataflow>
<dataflow id="4640" from="llike_1" to="llike_1_addr_75" fromId="3444" toId="658">
</dataflow>
<dataflow id="4641" from="StgValue_3576" to="llike_1_addr_75" fromId="3576" toId="658">
</dataflow>
<dataflow id="4642" from="zext_ln54_19" to="llike_1_addr_75" fromId="656" toId="658">
</dataflow>
<dataflow id="4643" from="p_63" to="bitcast_ln55_2" fromId="538" toId="659">
</dataflow>
<dataflow id="4644" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_301" fromId="4538" toId="660">
</dataflow>
<dataflow id="4645" from="bitcast_ln55_2" to="tmp_301" fromId="659" toId="660">
</dataflow>
<dataflow id="4646" from="StgValue_4541" to="tmp_301" fromId="4541" toId="660">
</dataflow>
<dataflow id="4647" from="StgValue_4543" to="tmp_301" fromId="4543" toId="660">
</dataflow>
<dataflow id="4648" from="bitcast_ln55_2" to="trunc_ln55_2" fromId="659" toId="661">
</dataflow>
<dataflow id="4649" from="min_p_129" to="bitcast_ln55_3" fromId="619" toId="662">
</dataflow>
<dataflow id="4650" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_302" fromId="4538" toId="663">
</dataflow>
<dataflow id="4651" from="bitcast_ln55_3" to="tmp_302" fromId="662" toId="663">
</dataflow>
<dataflow id="4652" from="StgValue_4541" to="tmp_302" fromId="4541" toId="663">
</dataflow>
<dataflow id="4653" from="StgValue_4543" to="tmp_302" fromId="4543" toId="663">
</dataflow>
<dataflow id="4654" from="bitcast_ln55_3" to="trunc_ln55_3" fromId="662" toId="664">
</dataflow>
<dataflow id="4655" from="tmp_301" to="icmp_ln55_4" fromId="660" toId="665">
</dataflow>
<dataflow id="4656" from="StgValue_4553" to="icmp_ln55_4" fromId="4553" toId="665">
</dataflow>
<dataflow id="4657" from="trunc_ln55_2" to="icmp_ln55_5" fromId="661" toId="666">
</dataflow>
<dataflow id="4658" from="StgValue_4556" to="icmp_ln55_5" fromId="4556" toId="666">
</dataflow>
<dataflow id="4659" from="icmp_ln55_5" to="or_ln55_33" fromId="666" toId="667">
</dataflow>
<dataflow id="4660" from="icmp_ln55_4" to="or_ln55_33" fromId="665" toId="667">
</dataflow>
<dataflow id="4661" from="tmp_302" to="icmp_ln55_6" fromId="663" toId="668">
</dataflow>
<dataflow id="4662" from="StgValue_4553" to="icmp_ln55_6" fromId="4553" toId="668">
</dataflow>
<dataflow id="4663" from="trunc_ln55_3" to="icmp_ln55_7" fromId="664" toId="669">
</dataflow>
<dataflow id="4664" from="StgValue_4556" to="icmp_ln55_7" fromId="4556" toId="669">
</dataflow>
<dataflow id="4665" from="icmp_ln55_7" to="or_ln55_34" fromId="669" toId="670">
</dataflow>
<dataflow id="4666" from="icmp_ln55_6" to="or_ln55_34" fromId="668" toId="670">
</dataflow>
<dataflow id="4667" from="or_ln55_33" to="and_ln55_2" fromId="667" toId="671">
</dataflow>
<dataflow id="4668" from="or_ln55_34" to="and_ln55_2" fromId="670" toId="671">
</dataflow>
<dataflow id="4669" from="p_63" to="tmp_304" fromId="538" toId="672">
</dataflow>
<dataflow id="4670" from="min_p_129" to="tmp_304" fromId="619" toId="672">
</dataflow>
<dataflow id="4671" from="and_ln55_2" to="and_ln55_3" fromId="671" toId="673">
</dataflow>
<dataflow id="4672" from="tmp_304" to="and_ln55_3" fromId="672" toId="673">
</dataflow>
<dataflow id="4673" from="and_ln55_3" to="min_p_131" fromId="673" toId="674">
</dataflow>
<dataflow id="4674" from="p_63" to="min_p_131" fromId="538" toId="674">
</dataflow>
<dataflow id="4675" from="min_p_129" to="min_p_131" fromId="619" toId="674">
</dataflow>
<dataflow id="4676" from="p_64" to="tmp_307" fromId="540" toId="675">
</dataflow>
<dataflow id="4677" from="min_p_131" to="tmp_307" fromId="674" toId="675">
</dataflow>
<dataflow id="4678" from="tmp_83" to="p_66" fromId="407" toId="676">
</dataflow>
<dataflow id="4679" from="bitcast_ln54_14" to="p_66" fromId="443" toId="676">
</dataflow>
<dataflow id="4680" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="677">
</dataflow>
<dataflow id="4681" from="p_66" to="specfucore_ln8" fromId="676" toId="677">
</dataflow>
<dataflow id="4682" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="677">
</dataflow>
<dataflow id="4683" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="677">
</dataflow>
<dataflow id="4684" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="677">
</dataflow>
<dataflow id="4685" from="tmp_94" to="p_67" fromId="455" toId="678">
</dataflow>
<dataflow id="4686" from="bitcast_ln54_17" to="p_67" fromId="494" toId="678">
</dataflow>
<dataflow id="4687" from="tmp_105" to="p_68" fromId="506" toId="679">
</dataflow>
<dataflow id="4688" from="bitcast_ln54_20" to="p_68" fromId="545" toId="679">
</dataflow>
<dataflow id="4689" from="tmp_116" to="p_69" fromId="557" toId="680">
</dataflow>
<dataflow id="4690" from="bitcast_ln54_23" to="p_69" fromId="626" toId="680">
</dataflow>
<dataflow id="4691" from="trunc_ln54_26" to="bitcast_ln54_26" fromId="461" toId="681">
</dataflow>
<dataflow id="4692" from="tmp_127" to="p_70" fromId="638" toId="682">
</dataflow>
<dataflow id="4693" from="bitcast_ln54_26" to="p_70" fromId="681" toId="682">
</dataflow>
<dataflow id="4694" from="llike_addr_74" to="llike_load_23" fromId="602" toId="683">
</dataflow>
<dataflow id="4695" from="shl_ln1" to="zext_ln54_92" fromId="161" toId="684">
</dataflow>
<dataflow id="4696" from="llike_load_23" to="lshr_ln54_21" fromId="683" toId="685">
</dataflow>
<dataflow id="4697" from="zext_ln54_92" to="lshr_ln54_21" fromId="684" toId="685">
</dataflow>
<dataflow id="4698" from="lshr_ln54_21" to="trunc_ln54_27" fromId="685" toId="686">
</dataflow>
<dataflow id="4699" from="trunc_ln54_27" to="bitcast_ln54_27" fromId="686" toId="687">
</dataflow>
<dataflow id="4700" from="llike_1_addr_74" to="llike_1_load_24" fromId="603" toId="688">
</dataflow>
<dataflow id="4701" from="shl_ln1" to="zext_ln54_93" fromId="161" toId="689">
</dataflow>
<dataflow id="4702" from="llike_1_load_24" to="lshr_ln54_22" fromId="688" toId="690">
</dataflow>
<dataflow id="4703" from="zext_ln54_93" to="lshr_ln54_22" fromId="689" toId="690">
</dataflow>
<dataflow id="4704" from="lshr_ln54_22" to="trunc_ln54_28" fromId="690" toId="691">
</dataflow>
<dataflow id="4705" from="trunc_ln54_28" to="bitcast_ln54_28" fromId="691" toId="692">
</dataflow>
<dataflow id="4706" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_138" fromId="3700" toId="693">
</dataflow>
<dataflow id="4707" from="bitcast_ln54_27" to="tmp_138" fromId="687" toId="693">
</dataflow>
<dataflow id="4708" from="bitcast_ln54_28" to="tmp_138" fromId="692" toId="693">
</dataflow>
<dataflow id="4709" from="tmp_12" to="tmp_138" fromId="120" toId="693">
</dataflow>
<dataflow id="4710" from="llike_addr_75" to="llike_load_25" fromId="657" toId="694">
</dataflow>
<dataflow id="4711" from="llike_1_addr_75" to="llike_1_load_26" fromId="658" toId="695">
</dataflow>
<dataflow id="4712" from="shl_ln54_7" to="zext_ln54_143" fromId="263" toId="696">
</dataflow>
<dataflow id="4713" from="transition_0_load_22" to="lshr_ln54_68" fromId="641" toId="697">
</dataflow>
<dataflow id="4714" from="zext_ln54_143" to="lshr_ln54_68" fromId="696" toId="697">
</dataflow>
<dataflow id="4715" from="lshr_ln54_68" to="trunc_ln54_77" fromId="697" toId="698">
</dataflow>
<dataflow id="4716" from="trunc_ln54_77" to="bitcast_ln54_90" fromId="698" toId="699">
</dataflow>
<dataflow id="4717" from="trunc_ln54_78" to="bitcast_ln54_91" fromId="267" toId="700">
</dataflow>
<dataflow id="4718" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_362" fromId="4462" toId="701">
</dataflow>
<dataflow id="4719" from="bitcast_ln54_90" to="tmp_362" fromId="699" toId="701">
</dataflow>
<dataflow id="4720" from="bitcast_ln54_91" to="tmp_362" fromId="700" toId="701">
</dataflow>
<dataflow id="4721" from="tmp_23" to="tmp_362" fromId="580" toId="701">
</dataflow>
<dataflow id="4722" from="shl_ln54_8" to="zext_ln54_147" fromId="317" toId="702">
</dataflow>
<dataflow id="4723" from="transition_0_load_23" to="lshr_ln54_72" fromId="645" toId="703">
</dataflow>
<dataflow id="4724" from="zext_ln54_147" to="lshr_ln54_72" fromId="702" toId="703">
</dataflow>
<dataflow id="4725" from="lshr_ln54_72" to="trunc_ln54_81" fromId="703" toId="704">
</dataflow>
<dataflow id="4726" from="trunc_ln54_81" to="bitcast_ln54_94" fromId="704" toId="705">
</dataflow>
<dataflow id="4727" from="trunc_ln54_82" to="bitcast_ln54_95" fromId="321" toId="706">
</dataflow>
<dataflow id="4728" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_374" fromId="4462" toId="707">
</dataflow>
<dataflow id="4729" from="bitcast_ln54_94" to="tmp_374" fromId="705" toId="707">
</dataflow>
<dataflow id="4730" from="bitcast_ln54_95" to="tmp_374" fromId="706" toId="707">
</dataflow>
<dataflow id="4731" from="tmp_25" to="tmp_374" fromId="582" toId="707">
</dataflow>
<dataflow id="4732" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_531" fromId="3700" toId="708">
</dataflow>
<dataflow id="4733" from="StgValue_4509" to="tmp_531" fromId="4509" toId="708">
</dataflow>
<dataflow id="4734" from="bitcast_ln54_91" to="tmp_531" fromId="700" toId="708">
</dataflow>
<dataflow id="4735" from="lshr_ln54_2" to="tmp_531" fromId="597" toId="708">
</dataflow>
<dataflow id="4736" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_536" fromId="3700" toId="709">
</dataflow>
<dataflow id="4737" from="StgValue_4509" to="tmp_536" fromId="4509" toId="709">
</dataflow>
<dataflow id="4738" from="bitcast_ln54_95" to="tmp_536" fromId="706" toId="709">
</dataflow>
<dataflow id="4739" from="lshr_ln54_3" to="tmp_536" fromId="599" toId="709">
</dataflow>
<dataflow id="4740" from="tmp_s" to="or_ln54_11" fromId="148" toId="710">
</dataflow>
<dataflow id="4742" from="StgValue_4741" to="or_ln54_11" fromId="4741" toId="710">
</dataflow>
<dataflow id="4743" from="or_ln54_11" to="zext_ln54_20" fromId="710" toId="711">
</dataflow>
<dataflow id="4744" from="llike" to="llike_addr_76" fromId="3443" toId="712">
</dataflow>
<dataflow id="4745" from="StgValue_3576" to="llike_addr_76" fromId="3576" toId="712">
</dataflow>
<dataflow id="4746" from="zext_ln54_20" to="llike_addr_76" fromId="711" toId="712">
</dataflow>
<dataflow id="4747" from="llike_1" to="llike_1_addr_76" fromId="3444" toId="713">
</dataflow>
<dataflow id="4748" from="StgValue_3576" to="llike_1_addr_76" fromId="3576" toId="713">
</dataflow>
<dataflow id="4749" from="zext_ln54_20" to="llike_1_addr_76" fromId="711" toId="713">
</dataflow>
<dataflow id="4750" from="min_s" to="zext_ln9" fromId="618" toId="714">
</dataflow>
<dataflow id="4751" from="p_64" to="bitcast_ln55_4" fromId="540" toId="715">
</dataflow>
<dataflow id="4752" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_305" fromId="4538" toId="716">
</dataflow>
<dataflow id="4753" from="bitcast_ln55_4" to="tmp_305" fromId="715" toId="716">
</dataflow>
<dataflow id="4754" from="StgValue_4541" to="tmp_305" fromId="4541" toId="716">
</dataflow>
<dataflow id="4755" from="StgValue_4543" to="tmp_305" fromId="4543" toId="716">
</dataflow>
<dataflow id="4756" from="bitcast_ln55_4" to="trunc_ln55_4" fromId="715" toId="717">
</dataflow>
<dataflow id="4757" from="min_p_131" to="bitcast_ln55_5" fromId="674" toId="718">
</dataflow>
<dataflow id="4758" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_306" fromId="4538" toId="719">
</dataflow>
<dataflow id="4759" from="bitcast_ln55_5" to="tmp_306" fromId="718" toId="719">
</dataflow>
<dataflow id="4760" from="StgValue_4541" to="tmp_306" fromId="4541" toId="719">
</dataflow>
<dataflow id="4761" from="StgValue_4543" to="tmp_306" fromId="4543" toId="719">
</dataflow>
<dataflow id="4762" from="bitcast_ln55_5" to="trunc_ln55_5" fromId="718" toId="720">
</dataflow>
<dataflow id="4763" from="tmp_305" to="icmp_ln55_8" fromId="716" toId="721">
</dataflow>
<dataflow id="4764" from="StgValue_4553" to="icmp_ln55_8" fromId="4553" toId="721">
</dataflow>
<dataflow id="4765" from="trunc_ln55_4" to="icmp_ln55_9" fromId="717" toId="722">
</dataflow>
<dataflow id="4766" from="StgValue_4556" to="icmp_ln55_9" fromId="4556" toId="722">
</dataflow>
<dataflow id="4767" from="icmp_ln55_9" to="or_ln55_35" fromId="722" toId="723">
</dataflow>
<dataflow id="4768" from="icmp_ln55_8" to="or_ln55_35" fromId="721" toId="723">
</dataflow>
<dataflow id="4769" from="tmp_306" to="icmp_ln55_10" fromId="719" toId="724">
</dataflow>
<dataflow id="4770" from="StgValue_4553" to="icmp_ln55_10" fromId="4553" toId="724">
</dataflow>
<dataflow id="4771" from="trunc_ln55_5" to="icmp_ln55_11" fromId="720" toId="725">
</dataflow>
<dataflow id="4772" from="StgValue_4556" to="icmp_ln55_11" fromId="4556" toId="725">
</dataflow>
<dataflow id="4773" from="icmp_ln55_11" to="or_ln55_36" fromId="725" toId="726">
</dataflow>
<dataflow id="4774" from="icmp_ln55_10" to="or_ln55_36" fromId="724" toId="726">
</dataflow>
<dataflow id="4775" from="or_ln55_35" to="and_ln55_4" fromId="723" toId="727">
</dataflow>
<dataflow id="4776" from="or_ln55_36" to="and_ln55_4" fromId="726" toId="727">
</dataflow>
<dataflow id="4777" from="p_64" to="tmp_307" fromId="540" toId="728">
</dataflow>
<dataflow id="4778" from="min_p_131" to="tmp_307" fromId="674" toId="728">
</dataflow>
<dataflow id="4779" from="and_ln55_4" to="and_ln55_5" fromId="727" toId="729">
</dataflow>
<dataflow id="4780" from="tmp_307" to="and_ln55_5" fromId="728" toId="729">
</dataflow>
<dataflow id="4781" from="and_ln55_5" to="min_p_133" fromId="729" toId="730">
</dataflow>
<dataflow id="4782" from="p_64" to="min_p_133" fromId="540" toId="730">
</dataflow>
<dataflow id="4783" from="min_p_131" to="min_p_133" fromId="674" toId="730">
</dataflow>
<dataflow id="4784" from="and_ln55_5" to="select_ln55" fromId="729" toId="731">
</dataflow>
<dataflow id="4786" from="StgValue_4785" to="select_ln55" fromId="4785" toId="731">
</dataflow>
<dataflow id="4787" from="StgValue_4143" to="select_ln55" fromId="4143" toId="731">
</dataflow>
<dataflow id="4788" from="and_ln55_5" to="or_ln55" fromId="729" toId="732">
</dataflow>
<dataflow id="4789" from="and_ln55_3" to="or_ln55" fromId="673" toId="732">
</dataflow>
<dataflow id="4790" from="or_ln55" to="min_s_35" fromId="732" toId="733">
</dataflow>
<dataflow id="4791" from="select_ln55" to="min_s_35" fromId="731" toId="733">
</dataflow>
<dataflow id="4792" from="zext_ln9" to="min_s_35" fromId="714" toId="733">
</dataflow>
<dataflow id="4793" from="p_65" to="tmp_310" fromId="621" toId="734">
</dataflow>
<dataflow id="4794" from="min_p_133" to="tmp_310" fromId="730" toId="734">
</dataflow>
<dataflow id="4795" from="tmp_94" to="p_67" fromId="455" toId="735">
</dataflow>
<dataflow id="4796" from="bitcast_ln54_17" to="p_67" fromId="494" toId="735">
</dataflow>
<dataflow id="4797" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="736">
</dataflow>
<dataflow id="4798" from="p_67" to="specfucore_ln8" fromId="735" toId="736">
</dataflow>
<dataflow id="4799" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="736">
</dataflow>
<dataflow id="4800" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="736">
</dataflow>
<dataflow id="4801" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="736">
</dataflow>
<dataflow id="4802" from="tmp_105" to="p_68" fromId="506" toId="737">
</dataflow>
<dataflow id="4803" from="bitcast_ln54_20" to="p_68" fromId="545" toId="737">
</dataflow>
<dataflow id="4804" from="tmp_116" to="p_69" fromId="557" toId="738">
</dataflow>
<dataflow id="4805" from="bitcast_ln54_23" to="p_69" fromId="626" toId="738">
</dataflow>
<dataflow id="4806" from="tmp_127" to="p_70" fromId="638" toId="739">
</dataflow>
<dataflow id="4807" from="bitcast_ln54_26" to="p_70" fromId="681" toId="739">
</dataflow>
<dataflow id="4808" from="trunc_ln54_29" to="bitcast_ln54_29" fromId="510" toId="740">
</dataflow>
<dataflow id="4809" from="tmp_138" to="p_71" fromId="693" toId="741">
</dataflow>
<dataflow id="4810" from="bitcast_ln54_29" to="p_71" fromId="740" toId="741">
</dataflow>
<dataflow id="4811" from="llike_addr_75" to="llike_load_25" fromId="657" toId="742">
</dataflow>
<dataflow id="4812" from="shl_ln1" to="zext_ln54_94" fromId="161" toId="743">
</dataflow>
<dataflow id="4813" from="llike_load_25" to="lshr_ln54_23" fromId="742" toId="744">
</dataflow>
<dataflow id="4814" from="zext_ln54_94" to="lshr_ln54_23" fromId="743" toId="744">
</dataflow>
<dataflow id="4815" from="lshr_ln54_23" to="trunc_ln54_30" fromId="744" toId="745">
</dataflow>
<dataflow id="4816" from="trunc_ln54_30" to="bitcast_ln54_30" fromId="745" toId="746">
</dataflow>
<dataflow id="4817" from="llike_1_addr_75" to="llike_1_load_26" fromId="658" toId="747">
</dataflow>
<dataflow id="4818" from="shl_ln1" to="zext_ln54_95" fromId="161" toId="748">
</dataflow>
<dataflow id="4819" from="llike_1_load_26" to="lshr_ln54_24" fromId="747" toId="749">
</dataflow>
<dataflow id="4820" from="zext_ln54_95" to="lshr_ln54_24" fromId="748" toId="749">
</dataflow>
<dataflow id="4821" from="lshr_ln54_24" to="trunc_ln54_31" fromId="749" toId="750">
</dataflow>
<dataflow id="4822" from="trunc_ln54_31" to="bitcast_ln54_31" fromId="750" toId="751">
</dataflow>
<dataflow id="4823" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_149" fromId="3700" toId="752">
</dataflow>
<dataflow id="4824" from="bitcast_ln54_30" to="tmp_149" fromId="746" toId="752">
</dataflow>
<dataflow id="4825" from="bitcast_ln54_31" to="tmp_149" fromId="751" toId="752">
</dataflow>
<dataflow id="4826" from="tmp_12" to="tmp_149" fromId="120" toId="752">
</dataflow>
<dataflow id="4827" from="llike_addr_76" to="llike_load_27" fromId="712" toId="753">
</dataflow>
<dataflow id="4828" from="llike_1_addr_76" to="llike_1_load_28" fromId="713" toId="754">
</dataflow>
<dataflow id="4829" from="tmp_s" to="or_ln54_12" fromId="148" toId="755">
</dataflow>
<dataflow id="4831" from="StgValue_4830" to="or_ln54_12" fromId="4830" toId="755">
</dataflow>
<dataflow id="4832" from="or_ln54_12" to="zext_ln54_21" fromId="755" toId="756">
</dataflow>
<dataflow id="4833" from="llike" to="llike_addr_77" fromId="3443" toId="757">
</dataflow>
<dataflow id="4834" from="StgValue_3576" to="llike_addr_77" fromId="3576" toId="757">
</dataflow>
<dataflow id="4835" from="zext_ln54_21" to="llike_addr_77" fromId="756" toId="757">
</dataflow>
<dataflow id="4836" from="llike_1" to="llike_1_addr_77" fromId="3444" toId="758">
</dataflow>
<dataflow id="4837" from="StgValue_3576" to="llike_1_addr_77" fromId="3576" toId="758">
</dataflow>
<dataflow id="4838" from="zext_ln54_21" to="llike_1_addr_77" fromId="756" toId="758">
</dataflow>
<dataflow id="4839" from="p_65" to="bitcast_ln55_6" fromId="621" toId="759">
</dataflow>
<dataflow id="4840" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_308" fromId="4538" toId="760">
</dataflow>
<dataflow id="4841" from="bitcast_ln55_6" to="tmp_308" fromId="759" toId="760">
</dataflow>
<dataflow id="4842" from="StgValue_4541" to="tmp_308" fromId="4541" toId="760">
</dataflow>
<dataflow id="4843" from="StgValue_4543" to="tmp_308" fromId="4543" toId="760">
</dataflow>
<dataflow id="4844" from="bitcast_ln55_6" to="trunc_ln55_6" fromId="759" toId="761">
</dataflow>
<dataflow id="4845" from="min_p_133" to="bitcast_ln55_7" fromId="730" toId="762">
</dataflow>
<dataflow id="4846" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_309" fromId="4538" toId="763">
</dataflow>
<dataflow id="4847" from="bitcast_ln55_7" to="tmp_309" fromId="762" toId="763">
</dataflow>
<dataflow id="4848" from="StgValue_4541" to="tmp_309" fromId="4541" toId="763">
</dataflow>
<dataflow id="4849" from="StgValue_4543" to="tmp_309" fromId="4543" toId="763">
</dataflow>
<dataflow id="4850" from="bitcast_ln55_7" to="trunc_ln55_7" fromId="762" toId="764">
</dataflow>
<dataflow id="4851" from="tmp_308" to="icmp_ln55_12" fromId="760" toId="765">
</dataflow>
<dataflow id="4852" from="StgValue_4553" to="icmp_ln55_12" fromId="4553" toId="765">
</dataflow>
<dataflow id="4853" from="trunc_ln55_6" to="icmp_ln55_13" fromId="761" toId="766">
</dataflow>
<dataflow id="4854" from="StgValue_4556" to="icmp_ln55_13" fromId="4556" toId="766">
</dataflow>
<dataflow id="4855" from="icmp_ln55_13" to="or_ln55_37" fromId="766" toId="767">
</dataflow>
<dataflow id="4856" from="icmp_ln55_12" to="or_ln55_37" fromId="765" toId="767">
</dataflow>
<dataflow id="4857" from="tmp_309" to="icmp_ln55_14" fromId="763" toId="768">
</dataflow>
<dataflow id="4858" from="StgValue_4553" to="icmp_ln55_14" fromId="4553" toId="768">
</dataflow>
<dataflow id="4859" from="trunc_ln55_7" to="icmp_ln55_15" fromId="764" toId="769">
</dataflow>
<dataflow id="4860" from="StgValue_4556" to="icmp_ln55_15" fromId="4556" toId="769">
</dataflow>
<dataflow id="4861" from="icmp_ln55_15" to="or_ln55_38" fromId="769" toId="770">
</dataflow>
<dataflow id="4862" from="icmp_ln55_14" to="or_ln55_38" fromId="768" toId="770">
</dataflow>
<dataflow id="4863" from="or_ln55_37" to="and_ln55_6" fromId="767" toId="771">
</dataflow>
<dataflow id="4864" from="or_ln55_38" to="and_ln55_6" fromId="770" toId="771">
</dataflow>
<dataflow id="4865" from="p_65" to="tmp_310" fromId="621" toId="772">
</dataflow>
<dataflow id="4866" from="min_p_133" to="tmp_310" fromId="730" toId="772">
</dataflow>
<dataflow id="4867" from="and_ln55_6" to="and_ln55_7" fromId="771" toId="773">
</dataflow>
<dataflow id="4868" from="tmp_310" to="and_ln55_7" fromId="772" toId="773">
</dataflow>
<dataflow id="4869" from="and_ln55_7" to="min_p_135" fromId="773" toId="774">
</dataflow>
<dataflow id="4870" from="p_65" to="min_p_135" fromId="621" toId="774">
</dataflow>
<dataflow id="4871" from="min_p_133" to="min_p_135" fromId="730" toId="774">
</dataflow>
<dataflow id="4872" from="p_66" to="tmp_313" fromId="676" toId="775">
</dataflow>
<dataflow id="4873" from="min_p_135" to="tmp_313" fromId="774" toId="775">
</dataflow>
<dataflow id="4874" from="tmp_105" to="p_68" fromId="506" toId="776">
</dataflow>
<dataflow id="4875" from="bitcast_ln54_20" to="p_68" fromId="545" toId="776">
</dataflow>
<dataflow id="4876" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="777">
</dataflow>
<dataflow id="4877" from="p_68" to="specfucore_ln8" fromId="776" toId="777">
</dataflow>
<dataflow id="4878" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="777">
</dataflow>
<dataflow id="4879" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="777">
</dataflow>
<dataflow id="4880" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="777">
</dataflow>
<dataflow id="4881" from="tmp_116" to="p_69" fromId="557" toId="778">
</dataflow>
<dataflow id="4882" from="bitcast_ln54_23" to="p_69" fromId="626" toId="778">
</dataflow>
<dataflow id="4883" from="tmp_127" to="p_70" fromId="638" toId="779">
</dataflow>
<dataflow id="4884" from="bitcast_ln54_26" to="p_70" fromId="681" toId="779">
</dataflow>
<dataflow id="4885" from="tmp_138" to="p_71" fromId="693" toId="780">
</dataflow>
<dataflow id="4886" from="bitcast_ln54_29" to="p_71" fromId="740" toId="780">
</dataflow>
<dataflow id="4887" from="trunc_ln54_32" to="bitcast_ln54_32" fromId="512" toId="781">
</dataflow>
<dataflow id="4888" from="tmp_149" to="p_72" fromId="752" toId="782">
</dataflow>
<dataflow id="4889" from="bitcast_ln54_32" to="p_72" fromId="781" toId="782">
</dataflow>
<dataflow id="4890" from="llike_addr_76" to="llike_load_27" fromId="712" toId="783">
</dataflow>
<dataflow id="4891" from="shl_ln1" to="zext_ln54_96" fromId="161" toId="784">
</dataflow>
<dataflow id="4892" from="llike_load_27" to="lshr_ln54_25" fromId="783" toId="785">
</dataflow>
<dataflow id="4893" from="zext_ln54_96" to="lshr_ln54_25" fromId="784" toId="785">
</dataflow>
<dataflow id="4894" from="lshr_ln54_25" to="trunc_ln54_33" fromId="785" toId="786">
</dataflow>
<dataflow id="4895" from="trunc_ln54_33" to="bitcast_ln54_33" fromId="786" toId="787">
</dataflow>
<dataflow id="4896" from="llike_1_addr_76" to="llike_1_load_28" fromId="713" toId="788">
</dataflow>
<dataflow id="4897" from="shl_ln1" to="zext_ln54_97" fromId="161" toId="789">
</dataflow>
<dataflow id="4898" from="llike_1_load_28" to="lshr_ln54_26" fromId="788" toId="790">
</dataflow>
<dataflow id="4899" from="zext_ln54_97" to="lshr_ln54_26" fromId="789" toId="790">
</dataflow>
<dataflow id="4900" from="lshr_ln54_26" to="trunc_ln54_34" fromId="790" toId="791">
</dataflow>
<dataflow id="4901" from="trunc_ln54_34" to="bitcast_ln54_34" fromId="791" toId="792">
</dataflow>
<dataflow id="4902" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_160" fromId="3700" toId="793">
</dataflow>
<dataflow id="4903" from="bitcast_ln54_33" to="tmp_160" fromId="787" toId="793">
</dataflow>
<dataflow id="4904" from="bitcast_ln54_34" to="tmp_160" fromId="792" toId="793">
</dataflow>
<dataflow id="4905" from="tmp_12" to="tmp_160" fromId="120" toId="793">
</dataflow>
<dataflow id="4906" from="llike_addr_77" to="llike_load_29" fromId="757" toId="794">
</dataflow>
<dataflow id="4907" from="llike_1_addr_77" to="llike_1_load_30" fromId="758" toId="795">
</dataflow>
<dataflow id="4908" from="tmp_s" to="or_ln54_13" fromId="148" toId="796">
</dataflow>
<dataflow id="4910" from="StgValue_4909" to="or_ln54_13" fromId="4909" toId="796">
</dataflow>
<dataflow id="4911" from="or_ln54_13" to="zext_ln54_22" fromId="796" toId="797">
</dataflow>
<dataflow id="4912" from="llike" to="llike_addr_78" fromId="3443" toId="798">
</dataflow>
<dataflow id="4913" from="StgValue_3576" to="llike_addr_78" fromId="3576" toId="798">
</dataflow>
<dataflow id="4914" from="zext_ln54_22" to="llike_addr_78" fromId="797" toId="798">
</dataflow>
<dataflow id="4915" from="llike_1" to="llike_1_addr_78" fromId="3444" toId="799">
</dataflow>
<dataflow id="4916" from="StgValue_3576" to="llike_1_addr_78" fromId="3576" toId="799">
</dataflow>
<dataflow id="4917" from="zext_ln54_22" to="llike_1_addr_78" fromId="797" toId="799">
</dataflow>
<dataflow id="4918" from="min_s_35" to="zext_ln55" fromId="733" toId="800">
</dataflow>
<dataflow id="4919" from="p_66" to="bitcast_ln55_8" fromId="676" toId="801">
</dataflow>
<dataflow id="4920" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_311" fromId="4538" toId="802">
</dataflow>
<dataflow id="4921" from="bitcast_ln55_8" to="tmp_311" fromId="801" toId="802">
</dataflow>
<dataflow id="4922" from="StgValue_4541" to="tmp_311" fromId="4541" toId="802">
</dataflow>
<dataflow id="4923" from="StgValue_4543" to="tmp_311" fromId="4543" toId="802">
</dataflow>
<dataflow id="4924" from="bitcast_ln55_8" to="trunc_ln55_8" fromId="801" toId="803">
</dataflow>
<dataflow id="4925" from="min_p_135" to="bitcast_ln55_9" fromId="774" toId="804">
</dataflow>
<dataflow id="4926" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_312" fromId="4538" toId="805">
</dataflow>
<dataflow id="4927" from="bitcast_ln55_9" to="tmp_312" fromId="804" toId="805">
</dataflow>
<dataflow id="4928" from="StgValue_4541" to="tmp_312" fromId="4541" toId="805">
</dataflow>
<dataflow id="4929" from="StgValue_4543" to="tmp_312" fromId="4543" toId="805">
</dataflow>
<dataflow id="4930" from="bitcast_ln55_9" to="trunc_ln55_9" fromId="804" toId="806">
</dataflow>
<dataflow id="4931" from="tmp_311" to="icmp_ln55_16" fromId="802" toId="807">
</dataflow>
<dataflow id="4932" from="StgValue_4553" to="icmp_ln55_16" fromId="4553" toId="807">
</dataflow>
<dataflow id="4933" from="trunc_ln55_8" to="icmp_ln55_17" fromId="803" toId="808">
</dataflow>
<dataflow id="4934" from="StgValue_4556" to="icmp_ln55_17" fromId="4556" toId="808">
</dataflow>
<dataflow id="4935" from="icmp_ln55_17" to="or_ln55_39" fromId="808" toId="809">
</dataflow>
<dataflow id="4936" from="icmp_ln55_16" to="or_ln55_39" fromId="807" toId="809">
</dataflow>
<dataflow id="4937" from="tmp_312" to="icmp_ln55_18" fromId="805" toId="810">
</dataflow>
<dataflow id="4938" from="StgValue_4553" to="icmp_ln55_18" fromId="4553" toId="810">
</dataflow>
<dataflow id="4939" from="trunc_ln55_9" to="icmp_ln55_19" fromId="806" toId="811">
</dataflow>
<dataflow id="4940" from="StgValue_4556" to="icmp_ln55_19" fromId="4556" toId="811">
</dataflow>
<dataflow id="4941" from="icmp_ln55_19" to="or_ln55_40" fromId="811" toId="812">
</dataflow>
<dataflow id="4942" from="icmp_ln55_18" to="or_ln55_40" fromId="810" toId="812">
</dataflow>
<dataflow id="4943" from="or_ln55_39" to="and_ln55_8" fromId="809" toId="813">
</dataflow>
<dataflow id="4944" from="or_ln55_40" to="and_ln55_8" fromId="812" toId="813">
</dataflow>
<dataflow id="4945" from="p_66" to="tmp_313" fromId="676" toId="814">
</dataflow>
<dataflow id="4946" from="min_p_135" to="tmp_313" fromId="774" toId="814">
</dataflow>
<dataflow id="4947" from="and_ln55_8" to="and_ln55_9" fromId="813" toId="815">
</dataflow>
<dataflow id="4948" from="tmp_313" to="and_ln55_9" fromId="814" toId="815">
</dataflow>
<dataflow id="4949" from="and_ln55_9" to="min_p_137" fromId="815" toId="816">
</dataflow>
<dataflow id="4950" from="p_66" to="min_p_137" fromId="676" toId="816">
</dataflow>
<dataflow id="4951" from="min_p_135" to="min_p_137" fromId="774" toId="816">
</dataflow>
<dataflow id="4952" from="and_ln55_9" to="select_ln55_4" fromId="815" toId="817">
</dataflow>
<dataflow id="4954" from="StgValue_4953" to="select_ln55_4" fromId="4953" toId="817">
</dataflow>
<dataflow id="4956" from="StgValue_4955" to="select_ln55_4" fromId="4955" toId="817">
</dataflow>
<dataflow id="4957" from="and_ln55_9" to="or_ln55_1" fromId="815" toId="818">
</dataflow>
<dataflow id="4958" from="and_ln55_7" to="or_ln55_1" fromId="773" toId="818">
</dataflow>
<dataflow id="4959" from="or_ln55_1" to="min_s_36" fromId="818" toId="819">
</dataflow>
<dataflow id="4960" from="select_ln55_4" to="min_s_36" fromId="817" toId="819">
</dataflow>
<dataflow id="4961" from="zext_ln55" to="min_s_36" fromId="800" toId="819">
</dataflow>
<dataflow id="4962" from="p_67" to="tmp_317" fromId="735" toId="820">
</dataflow>
<dataflow id="4963" from="min_p_137" to="tmp_317" fromId="816" toId="820">
</dataflow>
<dataflow id="4964" from="tmp_116" to="p_69" fromId="557" toId="821">
</dataflow>
<dataflow id="4965" from="bitcast_ln54_23" to="p_69" fromId="626" toId="821">
</dataflow>
<dataflow id="4966" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="822">
</dataflow>
<dataflow id="4967" from="p_69" to="specfucore_ln8" fromId="821" toId="822">
</dataflow>
<dataflow id="4968" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="822">
</dataflow>
<dataflow id="4969" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="822">
</dataflow>
<dataflow id="4970" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="822">
</dataflow>
<dataflow id="4971" from="tmp_127" to="p_70" fromId="638" toId="823">
</dataflow>
<dataflow id="4972" from="bitcast_ln54_26" to="p_70" fromId="681" toId="823">
</dataflow>
<dataflow id="4973" from="tmp_138" to="p_71" fromId="693" toId="824">
</dataflow>
<dataflow id="4974" from="bitcast_ln54_29" to="p_71" fromId="740" toId="824">
</dataflow>
<dataflow id="4975" from="tmp_149" to="p_72" fromId="752" toId="825">
</dataflow>
<dataflow id="4976" from="bitcast_ln54_32" to="p_72" fromId="781" toId="825">
</dataflow>
<dataflow id="4977" from="trunc_ln54_35" to="bitcast_ln54_35" fromId="561" toId="826">
</dataflow>
<dataflow id="4978" from="tmp_160" to="p_73" fromId="793" toId="827">
</dataflow>
<dataflow id="4979" from="bitcast_ln54_35" to="p_73" fromId="826" toId="827">
</dataflow>
<dataflow id="4980" from="llike_addr_77" to="llike_load_29" fromId="757" toId="828">
</dataflow>
<dataflow id="4981" from="shl_ln1" to="zext_ln54_99" fromId="161" toId="829">
</dataflow>
<dataflow id="4982" from="llike_load_29" to="lshr_ln54_27" fromId="828" toId="830">
</dataflow>
<dataflow id="4983" from="zext_ln54_99" to="lshr_ln54_27" fromId="829" toId="830">
</dataflow>
<dataflow id="4984" from="lshr_ln54_27" to="trunc_ln54_36" fromId="830" toId="831">
</dataflow>
<dataflow id="4985" from="trunc_ln54_36" to="bitcast_ln54_36" fromId="831" toId="832">
</dataflow>
<dataflow id="4986" from="llike_1_addr_77" to="llike_1_load_30" fromId="758" toId="833">
</dataflow>
<dataflow id="4987" from="shl_ln1" to="zext_ln54_100" fromId="161" toId="834">
</dataflow>
<dataflow id="4988" from="llike_1_load_30" to="lshr_ln54_28" fromId="833" toId="835">
</dataflow>
<dataflow id="4989" from="zext_ln54_100" to="lshr_ln54_28" fromId="834" toId="835">
</dataflow>
<dataflow id="4990" from="lshr_ln54_28" to="trunc_ln54_37" fromId="835" toId="836">
</dataflow>
<dataflow id="4991" from="trunc_ln54_37" to="bitcast_ln54_37" fromId="836" toId="837">
</dataflow>
<dataflow id="4992" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_171" fromId="3700" toId="838">
</dataflow>
<dataflow id="4993" from="bitcast_ln54_36" to="tmp_171" fromId="832" toId="838">
</dataflow>
<dataflow id="4994" from="bitcast_ln54_37" to="tmp_171" fromId="837" toId="838">
</dataflow>
<dataflow id="4995" from="tmp_12" to="tmp_171" fromId="120" toId="838">
</dataflow>
<dataflow id="4996" from="llike_addr_78" to="llike_load_31" fromId="798" toId="839">
</dataflow>
<dataflow id="4997" from="llike_1_addr_78" to="llike_1_load_32" fromId="799" toId="840">
</dataflow>
<dataflow id="4998" from="tmp_s" to="or_ln54_14" fromId="148" toId="841">
</dataflow>
<dataflow id="5000" from="StgValue_4999" to="or_ln54_14" fromId="4999" toId="841">
</dataflow>
<dataflow id="5001" from="or_ln54_14" to="zext_ln54_23" fromId="841" toId="842">
</dataflow>
<dataflow id="5002" from="llike" to="llike_addr_79" fromId="3443" toId="843">
</dataflow>
<dataflow id="5003" from="StgValue_3576" to="llike_addr_79" fromId="3576" toId="843">
</dataflow>
<dataflow id="5004" from="zext_ln54_23" to="llike_addr_79" fromId="842" toId="843">
</dataflow>
<dataflow id="5005" from="llike_1" to="llike_1_addr_79" fromId="3444" toId="844">
</dataflow>
<dataflow id="5006" from="StgValue_3576" to="llike_1_addr_79" fromId="3576" toId="844">
</dataflow>
<dataflow id="5007" from="zext_ln54_23" to="llike_1_addr_79" fromId="842" toId="844">
</dataflow>
<dataflow id="5008" from="p_67" to="bitcast_ln55_10" fromId="735" toId="845">
</dataflow>
<dataflow id="5009" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_315" fromId="4538" toId="846">
</dataflow>
<dataflow id="5010" from="bitcast_ln55_10" to="tmp_315" fromId="845" toId="846">
</dataflow>
<dataflow id="5011" from="StgValue_4541" to="tmp_315" fromId="4541" toId="846">
</dataflow>
<dataflow id="5012" from="StgValue_4543" to="tmp_315" fromId="4543" toId="846">
</dataflow>
<dataflow id="5013" from="bitcast_ln55_10" to="trunc_ln55_10" fromId="845" toId="847">
</dataflow>
<dataflow id="5014" from="min_p_137" to="bitcast_ln55_11" fromId="816" toId="848">
</dataflow>
<dataflow id="5015" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_316" fromId="4538" toId="849">
</dataflow>
<dataflow id="5016" from="bitcast_ln55_11" to="tmp_316" fromId="848" toId="849">
</dataflow>
<dataflow id="5017" from="StgValue_4541" to="tmp_316" fromId="4541" toId="849">
</dataflow>
<dataflow id="5018" from="StgValue_4543" to="tmp_316" fromId="4543" toId="849">
</dataflow>
<dataflow id="5019" from="bitcast_ln55_11" to="trunc_ln55_11" fromId="848" toId="850">
</dataflow>
<dataflow id="5020" from="tmp_315" to="icmp_ln55_20" fromId="846" toId="851">
</dataflow>
<dataflow id="5021" from="StgValue_4553" to="icmp_ln55_20" fromId="4553" toId="851">
</dataflow>
<dataflow id="5022" from="trunc_ln55_10" to="icmp_ln55_21" fromId="847" toId="852">
</dataflow>
<dataflow id="5023" from="StgValue_4556" to="icmp_ln55_21" fromId="4556" toId="852">
</dataflow>
<dataflow id="5024" from="icmp_ln55_21" to="or_ln55_41" fromId="852" toId="853">
</dataflow>
<dataflow id="5025" from="icmp_ln55_20" to="or_ln55_41" fromId="851" toId="853">
</dataflow>
<dataflow id="5026" from="tmp_316" to="icmp_ln55_22" fromId="849" toId="854">
</dataflow>
<dataflow id="5027" from="StgValue_4553" to="icmp_ln55_22" fromId="4553" toId="854">
</dataflow>
<dataflow id="5028" from="trunc_ln55_11" to="icmp_ln55_23" fromId="850" toId="855">
</dataflow>
<dataflow id="5029" from="StgValue_4556" to="icmp_ln55_23" fromId="4556" toId="855">
</dataflow>
<dataflow id="5030" from="icmp_ln55_23" to="or_ln55_42" fromId="855" toId="856">
</dataflow>
<dataflow id="5031" from="icmp_ln55_22" to="or_ln55_42" fromId="854" toId="856">
</dataflow>
<dataflow id="5032" from="or_ln55_41" to="and_ln55_10" fromId="853" toId="857">
</dataflow>
<dataflow id="5033" from="or_ln55_42" to="and_ln55_10" fromId="856" toId="857">
</dataflow>
<dataflow id="5034" from="p_67" to="tmp_317" fromId="735" toId="858">
</dataflow>
<dataflow id="5035" from="min_p_137" to="tmp_317" fromId="816" toId="858">
</dataflow>
<dataflow id="5036" from="and_ln55_10" to="and_ln55_11" fromId="857" toId="859">
</dataflow>
<dataflow id="5037" from="tmp_317" to="and_ln55_11" fromId="858" toId="859">
</dataflow>
<dataflow id="5038" from="and_ln55_11" to="min_p_139" fromId="859" toId="860">
</dataflow>
<dataflow id="5039" from="p_67" to="min_p_139" fromId="735" toId="860">
</dataflow>
<dataflow id="5040" from="min_p_137" to="min_p_139" fromId="816" toId="860">
</dataflow>
<dataflow id="5041" from="p_68" to="tmp_320" fromId="776" toId="861">
</dataflow>
<dataflow id="5042" from="min_p_139" to="tmp_320" fromId="860" toId="861">
</dataflow>
<dataflow id="5043" from="tmp_127" to="p_70" fromId="638" toId="862">
</dataflow>
<dataflow id="5044" from="bitcast_ln54_26" to="p_70" fromId="681" toId="862">
</dataflow>
<dataflow id="5045" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="863">
</dataflow>
<dataflow id="5046" from="p_70" to="specfucore_ln8" fromId="862" toId="863">
</dataflow>
<dataflow id="5047" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="863">
</dataflow>
<dataflow id="5048" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="863">
</dataflow>
<dataflow id="5049" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="863">
</dataflow>
<dataflow id="5050" from="tmp_138" to="p_71" fromId="693" toId="864">
</dataflow>
<dataflow id="5051" from="bitcast_ln54_29" to="p_71" fromId="740" toId="864">
</dataflow>
<dataflow id="5052" from="tmp_149" to="p_72" fromId="752" toId="865">
</dataflow>
<dataflow id="5053" from="bitcast_ln54_32" to="p_72" fromId="781" toId="865">
</dataflow>
<dataflow id="5054" from="tmp_160" to="p_73" fromId="793" toId="866">
</dataflow>
<dataflow id="5055" from="bitcast_ln54_35" to="p_73" fromId="826" toId="866">
</dataflow>
<dataflow id="5056" from="trunc_ln54_38" to="bitcast_ln54_38" fromId="565" toId="867">
</dataflow>
<dataflow id="5057" from="tmp_171" to="p_74" fromId="838" toId="868">
</dataflow>
<dataflow id="5058" from="bitcast_ln54_38" to="p_74" fromId="867" toId="868">
</dataflow>
<dataflow id="5059" from="llike_addr_78" to="llike_load_31" fromId="798" toId="869">
</dataflow>
<dataflow id="5060" from="shl_ln1" to="zext_ln54_103" fromId="161" toId="870">
</dataflow>
<dataflow id="5061" from="llike_load_31" to="lshr_ln54_30" fromId="869" toId="871">
</dataflow>
<dataflow id="5062" from="zext_ln54_103" to="lshr_ln54_30" fromId="870" toId="871">
</dataflow>
<dataflow id="5063" from="lshr_ln54_30" to="trunc_ln54_39" fromId="871" toId="872">
</dataflow>
<dataflow id="5064" from="trunc_ln54_39" to="bitcast_ln54_39" fromId="872" toId="873">
</dataflow>
<dataflow id="5065" from="llike_1_addr_78" to="llike_1_load_32" fromId="799" toId="874">
</dataflow>
<dataflow id="5066" from="shl_ln1" to="zext_ln54_104" fromId="161" toId="875">
</dataflow>
<dataflow id="5067" from="llike_1_load_32" to="lshr_ln54_31" fromId="874" toId="876">
</dataflow>
<dataflow id="5068" from="zext_ln54_104" to="lshr_ln54_31" fromId="875" toId="876">
</dataflow>
<dataflow id="5069" from="lshr_ln54_31" to="trunc_ln54_40" fromId="876" toId="877">
</dataflow>
<dataflow id="5070" from="trunc_ln54_40" to="bitcast_ln54_40" fromId="877" toId="878">
</dataflow>
<dataflow id="5071" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_182" fromId="3700" toId="879">
</dataflow>
<dataflow id="5072" from="bitcast_ln54_39" to="tmp_182" fromId="873" toId="879">
</dataflow>
<dataflow id="5073" from="bitcast_ln54_40" to="tmp_182" fromId="878" toId="879">
</dataflow>
<dataflow id="5074" from="tmp_12" to="tmp_182" fromId="120" toId="879">
</dataflow>
<dataflow id="5075" from="llike_addr_79" to="llike_load_33" fromId="843" toId="880">
</dataflow>
<dataflow id="5076" from="llike_1_addr_79" to="llike_1_load_34" fromId="844" toId="881">
</dataflow>
<dataflow id="5077" from="tmp_s" to="or_ln54_15" fromId="148" toId="882">
</dataflow>
<dataflow id="5079" from="StgValue_5078" to="or_ln54_15" fromId="5078" toId="882">
</dataflow>
<dataflow id="5080" from="or_ln54_15" to="zext_ln54_24" fromId="882" toId="883">
</dataflow>
<dataflow id="5081" from="llike" to="llike_addr_80" fromId="3443" toId="884">
</dataflow>
<dataflow id="5082" from="StgValue_3576" to="llike_addr_80" fromId="3576" toId="884">
</dataflow>
<dataflow id="5083" from="zext_ln54_24" to="llike_addr_80" fromId="883" toId="884">
</dataflow>
<dataflow id="5084" from="llike_1" to="llike_1_addr_80" fromId="3444" toId="885">
</dataflow>
<dataflow id="5085" from="StgValue_3576" to="llike_1_addr_80" fromId="3576" toId="885">
</dataflow>
<dataflow id="5086" from="zext_ln54_24" to="llike_1_addr_80" fromId="883" toId="885">
</dataflow>
<dataflow id="5087" from="p_68" to="bitcast_ln55_12" fromId="776" toId="886">
</dataflow>
<dataflow id="5088" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_318" fromId="4538" toId="887">
</dataflow>
<dataflow id="5089" from="bitcast_ln55_12" to="tmp_318" fromId="886" toId="887">
</dataflow>
<dataflow id="5090" from="StgValue_4541" to="tmp_318" fromId="4541" toId="887">
</dataflow>
<dataflow id="5091" from="StgValue_4543" to="tmp_318" fromId="4543" toId="887">
</dataflow>
<dataflow id="5092" from="bitcast_ln55_12" to="trunc_ln55_12" fromId="886" toId="888">
</dataflow>
<dataflow id="5093" from="min_p_139" to="bitcast_ln55_13" fromId="860" toId="889">
</dataflow>
<dataflow id="5094" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_319" fromId="4538" toId="890">
</dataflow>
<dataflow id="5095" from="bitcast_ln55_13" to="tmp_319" fromId="889" toId="890">
</dataflow>
<dataflow id="5096" from="StgValue_4541" to="tmp_319" fromId="4541" toId="890">
</dataflow>
<dataflow id="5097" from="StgValue_4543" to="tmp_319" fromId="4543" toId="890">
</dataflow>
<dataflow id="5098" from="bitcast_ln55_13" to="trunc_ln55_13" fromId="889" toId="891">
</dataflow>
<dataflow id="5099" from="tmp_318" to="icmp_ln55_24" fromId="887" toId="892">
</dataflow>
<dataflow id="5100" from="StgValue_4553" to="icmp_ln55_24" fromId="4553" toId="892">
</dataflow>
<dataflow id="5101" from="trunc_ln55_12" to="icmp_ln55_25" fromId="888" toId="893">
</dataflow>
<dataflow id="5102" from="StgValue_4556" to="icmp_ln55_25" fromId="4556" toId="893">
</dataflow>
<dataflow id="5103" from="icmp_ln55_25" to="or_ln55_43" fromId="893" toId="894">
</dataflow>
<dataflow id="5104" from="icmp_ln55_24" to="or_ln55_43" fromId="892" toId="894">
</dataflow>
<dataflow id="5105" from="tmp_319" to="icmp_ln55_26" fromId="890" toId="895">
</dataflow>
<dataflow id="5106" from="StgValue_4553" to="icmp_ln55_26" fromId="4553" toId="895">
</dataflow>
<dataflow id="5107" from="trunc_ln55_13" to="icmp_ln55_27" fromId="891" toId="896">
</dataflow>
<dataflow id="5108" from="StgValue_4556" to="icmp_ln55_27" fromId="4556" toId="896">
</dataflow>
<dataflow id="5109" from="icmp_ln55_27" to="or_ln55_44" fromId="896" toId="897">
</dataflow>
<dataflow id="5110" from="icmp_ln55_26" to="or_ln55_44" fromId="895" toId="897">
</dataflow>
<dataflow id="5111" from="or_ln55_43" to="and_ln55_12" fromId="894" toId="898">
</dataflow>
<dataflow id="5112" from="or_ln55_44" to="and_ln55_12" fromId="897" toId="898">
</dataflow>
<dataflow id="5113" from="p_68" to="tmp_320" fromId="776" toId="899">
</dataflow>
<dataflow id="5114" from="min_p_139" to="tmp_320" fromId="860" toId="899">
</dataflow>
<dataflow id="5115" from="and_ln55_12" to="and_ln55_13" fromId="898" toId="900">
</dataflow>
<dataflow id="5116" from="tmp_320" to="and_ln55_13" fromId="899" toId="900">
</dataflow>
<dataflow id="5117" from="and_ln55_13" to="min_p_141" fromId="900" toId="901">
</dataflow>
<dataflow id="5118" from="p_68" to="min_p_141" fromId="776" toId="901">
</dataflow>
<dataflow id="5119" from="min_p_139" to="min_p_141" fromId="860" toId="901">
</dataflow>
<dataflow id="5120" from="and_ln55_13" to="select_ln55_11" fromId="900" toId="902">
</dataflow>
<dataflow id="5122" from="StgValue_5121" to="select_ln55_11" fromId="5121" toId="902">
</dataflow>
<dataflow id="5124" from="StgValue_5123" to="select_ln55_11" fromId="5123" toId="902">
</dataflow>
<dataflow id="5125" from="and_ln55_13" to="or_ln55_2" fromId="900" toId="903">
</dataflow>
<dataflow id="5126" from="and_ln55_11" to="or_ln55_2" fromId="859" toId="903">
</dataflow>
<dataflow id="5127" from="or_ln55_2" to="min_s_37" fromId="903" toId="904">
</dataflow>
<dataflow id="5128" from="select_ln55_11" to="min_s_37" fromId="902" toId="904">
</dataflow>
<dataflow id="5129" from="min_s_36" to="min_s_37" fromId="819" toId="904">
</dataflow>
<dataflow id="5130" from="p_69" to="tmp_323" fromId="821" toId="905">
</dataflow>
<dataflow id="5131" from="min_p_141" to="tmp_323" fromId="901" toId="905">
</dataflow>
<dataflow id="5132" from="tmp_138" to="p_71" fromId="693" toId="906">
</dataflow>
<dataflow id="5133" from="bitcast_ln54_29" to="p_71" fromId="740" toId="906">
</dataflow>
<dataflow id="5134" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="907">
</dataflow>
<dataflow id="5135" from="p_71" to="specfucore_ln8" fromId="906" toId="907">
</dataflow>
<dataflow id="5136" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="907">
</dataflow>
<dataflow id="5137" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="907">
</dataflow>
<dataflow id="5138" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="907">
</dataflow>
<dataflow id="5139" from="tmp_149" to="p_72" fromId="752" toId="908">
</dataflow>
<dataflow id="5140" from="bitcast_ln54_32" to="p_72" fromId="781" toId="908">
</dataflow>
<dataflow id="5141" from="tmp_160" to="p_73" fromId="793" toId="909">
</dataflow>
<dataflow id="5142" from="bitcast_ln54_35" to="p_73" fromId="826" toId="909">
</dataflow>
<dataflow id="5143" from="tmp_171" to="p_74" fromId="838" toId="910">
</dataflow>
<dataflow id="5144" from="bitcast_ln54_38" to="p_74" fromId="867" toId="910">
</dataflow>
<dataflow id="5145" from="trunc_ln54_41" to="bitcast_ln54_41" fromId="644" toId="911">
</dataflow>
<dataflow id="5146" from="tmp_182" to="p_75" fromId="879" toId="912">
</dataflow>
<dataflow id="5147" from="bitcast_ln54_41" to="p_75" fromId="911" toId="912">
</dataflow>
<dataflow id="5148" from="llike_addr_79" to="llike_load_33" fromId="843" toId="913">
</dataflow>
<dataflow id="5149" from="shl_ln1" to="zext_ln54_107" fromId="161" toId="914">
</dataflow>
<dataflow id="5150" from="llike_load_33" to="lshr_ln54_33" fromId="913" toId="915">
</dataflow>
<dataflow id="5151" from="zext_ln54_107" to="lshr_ln54_33" fromId="914" toId="915">
</dataflow>
<dataflow id="5152" from="lshr_ln54_33" to="trunc_ln54_42" fromId="915" toId="916">
</dataflow>
<dataflow id="5153" from="trunc_ln54_42" to="bitcast_ln54_42" fromId="916" toId="917">
</dataflow>
<dataflow id="5154" from="llike_1_addr_79" to="llike_1_load_34" fromId="844" toId="918">
</dataflow>
<dataflow id="5155" from="shl_ln1" to="zext_ln54_108" fromId="161" toId="919">
</dataflow>
<dataflow id="5156" from="llike_1_load_34" to="lshr_ln54_34" fromId="918" toId="920">
</dataflow>
<dataflow id="5157" from="zext_ln54_108" to="lshr_ln54_34" fromId="919" toId="920">
</dataflow>
<dataflow id="5158" from="lshr_ln54_34" to="trunc_ln54_43" fromId="920" toId="921">
</dataflow>
<dataflow id="5159" from="trunc_ln54_43" to="bitcast_ln54_43" fromId="921" toId="922">
</dataflow>
<dataflow id="5160" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_193" fromId="3700" toId="923">
</dataflow>
<dataflow id="5161" from="bitcast_ln54_42" to="tmp_193" fromId="917" toId="923">
</dataflow>
<dataflow id="5162" from="bitcast_ln54_43" to="tmp_193" fromId="922" toId="923">
</dataflow>
<dataflow id="5163" from="tmp_12" to="tmp_193" fromId="120" toId="923">
</dataflow>
<dataflow id="5164" from="llike_addr_80" to="llike_load_35" fromId="884" toId="924">
</dataflow>
<dataflow id="5165" from="llike_1_addr_80" to="llike_1_load_36" fromId="885" toId="925">
</dataflow>
<dataflow id="5166" from="tmp_s" to="or_ln54_16" fromId="148" toId="926">
</dataflow>
<dataflow id="5168" from="StgValue_5167" to="or_ln54_16" fromId="5167" toId="926">
</dataflow>
<dataflow id="5169" from="or_ln54_16" to="zext_ln54_25" fromId="926" toId="927">
</dataflow>
<dataflow id="5170" from="llike" to="llike_addr_81" fromId="3443" toId="928">
</dataflow>
<dataflow id="5171" from="StgValue_3576" to="llike_addr_81" fromId="3576" toId="928">
</dataflow>
<dataflow id="5172" from="zext_ln54_25" to="llike_addr_81" fromId="927" toId="928">
</dataflow>
<dataflow id="5173" from="llike_1" to="llike_1_addr_81" fromId="3444" toId="929">
</dataflow>
<dataflow id="5174" from="StgValue_3576" to="llike_1_addr_81" fromId="3576" toId="929">
</dataflow>
<dataflow id="5175" from="zext_ln54_25" to="llike_1_addr_81" fromId="927" toId="929">
</dataflow>
<dataflow id="5176" from="p_69" to="bitcast_ln55_14" fromId="821" toId="930">
</dataflow>
<dataflow id="5177" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_321" fromId="4538" toId="931">
</dataflow>
<dataflow id="5178" from="bitcast_ln55_14" to="tmp_321" fromId="930" toId="931">
</dataflow>
<dataflow id="5179" from="StgValue_4541" to="tmp_321" fromId="4541" toId="931">
</dataflow>
<dataflow id="5180" from="StgValue_4543" to="tmp_321" fromId="4543" toId="931">
</dataflow>
<dataflow id="5181" from="bitcast_ln55_14" to="trunc_ln55_14" fromId="930" toId="932">
</dataflow>
<dataflow id="5182" from="min_p_141" to="bitcast_ln55_15" fromId="901" toId="933">
</dataflow>
<dataflow id="5183" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_322" fromId="4538" toId="934">
</dataflow>
<dataflow id="5184" from="bitcast_ln55_15" to="tmp_322" fromId="933" toId="934">
</dataflow>
<dataflow id="5185" from="StgValue_4541" to="tmp_322" fromId="4541" toId="934">
</dataflow>
<dataflow id="5186" from="StgValue_4543" to="tmp_322" fromId="4543" toId="934">
</dataflow>
<dataflow id="5187" from="bitcast_ln55_15" to="trunc_ln55_15" fromId="933" toId="935">
</dataflow>
<dataflow id="5188" from="tmp_321" to="icmp_ln55_28" fromId="931" toId="936">
</dataflow>
<dataflow id="5189" from="StgValue_4553" to="icmp_ln55_28" fromId="4553" toId="936">
</dataflow>
<dataflow id="5190" from="trunc_ln55_14" to="icmp_ln55_29" fromId="932" toId="937">
</dataflow>
<dataflow id="5191" from="StgValue_4556" to="icmp_ln55_29" fromId="4556" toId="937">
</dataflow>
<dataflow id="5192" from="icmp_ln55_29" to="or_ln55_45" fromId="937" toId="938">
</dataflow>
<dataflow id="5193" from="icmp_ln55_28" to="or_ln55_45" fromId="936" toId="938">
</dataflow>
<dataflow id="5194" from="tmp_322" to="icmp_ln55_30" fromId="934" toId="939">
</dataflow>
<dataflow id="5195" from="StgValue_4553" to="icmp_ln55_30" fromId="4553" toId="939">
</dataflow>
<dataflow id="5196" from="trunc_ln55_15" to="icmp_ln55_31" fromId="935" toId="940">
</dataflow>
<dataflow id="5197" from="StgValue_4556" to="icmp_ln55_31" fromId="4556" toId="940">
</dataflow>
<dataflow id="5198" from="icmp_ln55_31" to="or_ln55_46" fromId="940" toId="941">
</dataflow>
<dataflow id="5199" from="icmp_ln55_30" to="or_ln55_46" fromId="939" toId="941">
</dataflow>
<dataflow id="5200" from="or_ln55_45" to="and_ln55_14" fromId="938" toId="942">
</dataflow>
<dataflow id="5201" from="or_ln55_46" to="and_ln55_14" fromId="941" toId="942">
</dataflow>
<dataflow id="5202" from="p_69" to="tmp_323" fromId="821" toId="943">
</dataflow>
<dataflow id="5203" from="min_p_141" to="tmp_323" fromId="901" toId="943">
</dataflow>
<dataflow id="5204" from="and_ln55_14" to="and_ln55_15" fromId="942" toId="944">
</dataflow>
<dataflow id="5205" from="tmp_323" to="and_ln55_15" fromId="943" toId="944">
</dataflow>
<dataflow id="5206" from="and_ln55_15" to="min_p_143" fromId="944" toId="945">
</dataflow>
<dataflow id="5207" from="p_69" to="min_p_143" fromId="821" toId="945">
</dataflow>
<dataflow id="5208" from="min_p_141" to="min_p_143" fromId="901" toId="945">
</dataflow>
<dataflow id="5209" from="p_70" to="tmp_327" fromId="862" toId="946">
</dataflow>
<dataflow id="5210" from="min_p_143" to="tmp_327" fromId="945" toId="946">
</dataflow>
<dataflow id="5211" from="tmp_149" to="p_72" fromId="752" toId="947">
</dataflow>
<dataflow id="5212" from="bitcast_ln54_32" to="p_72" fromId="781" toId="947">
</dataflow>
<dataflow id="5213" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="948">
</dataflow>
<dataflow id="5214" from="p_72" to="specfucore_ln8" fromId="947" toId="948">
</dataflow>
<dataflow id="5215" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="948">
</dataflow>
<dataflow id="5216" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="948">
</dataflow>
<dataflow id="5217" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="948">
</dataflow>
<dataflow id="5218" from="tmp_160" to="p_73" fromId="793" toId="949">
</dataflow>
<dataflow id="5219" from="bitcast_ln54_35" to="p_73" fromId="826" toId="949">
</dataflow>
<dataflow id="5220" from="tmp_171" to="p_74" fromId="838" toId="950">
</dataflow>
<dataflow id="5221" from="bitcast_ln54_38" to="p_74" fromId="867" toId="950">
</dataflow>
<dataflow id="5222" from="tmp_182" to="p_75" fromId="879" toId="951">
</dataflow>
<dataflow id="5223" from="bitcast_ln54_41" to="p_75" fromId="911" toId="951">
</dataflow>
<dataflow id="5224" from="trunc_ln54_44" to="bitcast_ln54_44" fromId="648" toId="952">
</dataflow>
<dataflow id="5225" from="tmp_193" to="p_76" fromId="923" toId="953">
</dataflow>
<dataflow id="5226" from="bitcast_ln54_44" to="p_76" fromId="952" toId="953">
</dataflow>
<dataflow id="5227" from="llike_addr_80" to="llike_load_35" fromId="884" toId="954">
</dataflow>
<dataflow id="5228" from="shl_ln1" to="zext_ln54_111" fromId="161" toId="955">
</dataflow>
<dataflow id="5229" from="llike_load_35" to="lshr_ln54_36" fromId="954" toId="956">
</dataflow>
<dataflow id="5230" from="zext_ln54_111" to="lshr_ln54_36" fromId="955" toId="956">
</dataflow>
<dataflow id="5231" from="lshr_ln54_36" to="trunc_ln54_45" fromId="956" toId="957">
</dataflow>
<dataflow id="5232" from="trunc_ln54_45" to="bitcast_ln54_45" fromId="957" toId="958">
</dataflow>
<dataflow id="5233" from="llike_1_addr_80" to="llike_1_load_36" fromId="885" toId="959">
</dataflow>
<dataflow id="5234" from="shl_ln1" to="zext_ln54_112" fromId="161" toId="960">
</dataflow>
<dataflow id="5235" from="llike_1_load_36" to="lshr_ln54_37" fromId="959" toId="961">
</dataflow>
<dataflow id="5236" from="zext_ln54_112" to="lshr_ln54_37" fromId="960" toId="961">
</dataflow>
<dataflow id="5237" from="lshr_ln54_37" to="trunc_ln54_46" fromId="961" toId="962">
</dataflow>
<dataflow id="5238" from="trunc_ln54_46" to="bitcast_ln54_46" fromId="962" toId="963">
</dataflow>
<dataflow id="5239" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_204" fromId="3700" toId="964">
</dataflow>
<dataflow id="5240" from="bitcast_ln54_45" to="tmp_204" fromId="958" toId="964">
</dataflow>
<dataflow id="5241" from="bitcast_ln54_46" to="tmp_204" fromId="963" toId="964">
</dataflow>
<dataflow id="5242" from="tmp_12" to="tmp_204" fromId="120" toId="964">
</dataflow>
<dataflow id="5243" from="llike_addr_81" to="llike_load_37" fromId="928" toId="965">
</dataflow>
<dataflow id="5244" from="llike_1_addr_81" to="llike_1_load_38" fromId="929" toId="966">
</dataflow>
<dataflow id="5245" from="tmp_s" to="or_ln54_17" fromId="148" toId="967">
</dataflow>
<dataflow id="5247" from="StgValue_5246" to="or_ln54_17" fromId="5246" toId="967">
</dataflow>
<dataflow id="5248" from="or_ln54_17" to="zext_ln54_26" fromId="967" toId="968">
</dataflow>
<dataflow id="5249" from="llike" to="llike_addr_82" fromId="3443" toId="969">
</dataflow>
<dataflow id="5250" from="StgValue_3576" to="llike_addr_82" fromId="3576" toId="969">
</dataflow>
<dataflow id="5251" from="zext_ln54_26" to="llike_addr_82" fromId="968" toId="969">
</dataflow>
<dataflow id="5252" from="llike_1" to="llike_1_addr_82" fromId="3444" toId="970">
</dataflow>
<dataflow id="5253" from="StgValue_3576" to="llike_1_addr_82" fromId="3576" toId="970">
</dataflow>
<dataflow id="5254" from="zext_ln54_26" to="llike_1_addr_82" fromId="968" toId="970">
</dataflow>
<dataflow id="5255" from="min_s_37" to="zext_ln55_1" fromId="904" toId="971">
</dataflow>
<dataflow id="5256" from="p_70" to="bitcast_ln55_16" fromId="862" toId="972">
</dataflow>
<dataflow id="5257" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_324" fromId="4538" toId="973">
</dataflow>
<dataflow id="5258" from="bitcast_ln55_16" to="tmp_324" fromId="972" toId="973">
</dataflow>
<dataflow id="5259" from="StgValue_4541" to="tmp_324" fromId="4541" toId="973">
</dataflow>
<dataflow id="5260" from="StgValue_4543" to="tmp_324" fromId="4543" toId="973">
</dataflow>
<dataflow id="5261" from="bitcast_ln55_16" to="trunc_ln55_16" fromId="972" toId="974">
</dataflow>
<dataflow id="5262" from="min_p_143" to="bitcast_ln55_17" fromId="945" toId="975">
</dataflow>
<dataflow id="5263" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_326" fromId="4538" toId="976">
</dataflow>
<dataflow id="5264" from="bitcast_ln55_17" to="tmp_326" fromId="975" toId="976">
</dataflow>
<dataflow id="5265" from="StgValue_4541" to="tmp_326" fromId="4541" toId="976">
</dataflow>
<dataflow id="5266" from="StgValue_4543" to="tmp_326" fromId="4543" toId="976">
</dataflow>
<dataflow id="5267" from="bitcast_ln55_17" to="trunc_ln55_17" fromId="975" toId="977">
</dataflow>
<dataflow id="5268" from="tmp_324" to="icmp_ln55_32" fromId="973" toId="978">
</dataflow>
<dataflow id="5269" from="StgValue_4553" to="icmp_ln55_32" fromId="4553" toId="978">
</dataflow>
<dataflow id="5270" from="trunc_ln55_16" to="icmp_ln55_33" fromId="974" toId="979">
</dataflow>
<dataflow id="5271" from="StgValue_4556" to="icmp_ln55_33" fromId="4556" toId="979">
</dataflow>
<dataflow id="5272" from="icmp_ln55_33" to="or_ln55_47" fromId="979" toId="980">
</dataflow>
<dataflow id="5273" from="icmp_ln55_32" to="or_ln55_47" fromId="978" toId="980">
</dataflow>
<dataflow id="5274" from="tmp_326" to="icmp_ln55_34" fromId="976" toId="981">
</dataflow>
<dataflow id="5275" from="StgValue_4553" to="icmp_ln55_34" fromId="4553" toId="981">
</dataflow>
<dataflow id="5276" from="trunc_ln55_17" to="icmp_ln55_35" fromId="977" toId="982">
</dataflow>
<dataflow id="5277" from="StgValue_4556" to="icmp_ln55_35" fromId="4556" toId="982">
</dataflow>
<dataflow id="5278" from="icmp_ln55_35" to="or_ln55_48" fromId="982" toId="983">
</dataflow>
<dataflow id="5279" from="icmp_ln55_34" to="or_ln55_48" fromId="981" toId="983">
</dataflow>
<dataflow id="5280" from="or_ln55_47" to="and_ln55_16" fromId="980" toId="984">
</dataflow>
<dataflow id="5281" from="or_ln55_48" to="and_ln55_16" fromId="983" toId="984">
</dataflow>
<dataflow id="5282" from="p_70" to="tmp_327" fromId="862" toId="985">
</dataflow>
<dataflow id="5283" from="min_p_143" to="tmp_327" fromId="945" toId="985">
</dataflow>
<dataflow id="5284" from="and_ln55_16" to="and_ln55_17" fromId="984" toId="986">
</dataflow>
<dataflow id="5285" from="tmp_327" to="and_ln55_17" fromId="985" toId="986">
</dataflow>
<dataflow id="5286" from="and_ln55_17" to="min_p_145" fromId="986" toId="987">
</dataflow>
<dataflow id="5287" from="p_70" to="min_p_145" fromId="862" toId="987">
</dataflow>
<dataflow id="5288" from="min_p_143" to="min_p_145" fromId="945" toId="987">
</dataflow>
<dataflow id="5289" from="and_ln55_17" to="select_ln55_12" fromId="986" toId="988">
</dataflow>
<dataflow id="5291" from="StgValue_5290" to="select_ln55_12" fromId="5290" toId="988">
</dataflow>
<dataflow id="5293" from="StgValue_5292" to="select_ln55_12" fromId="5292" toId="988">
</dataflow>
<dataflow id="5294" from="and_ln55_17" to="or_ln55_3" fromId="986" toId="989">
</dataflow>
<dataflow id="5295" from="and_ln55_15" to="or_ln55_3" fromId="944" toId="989">
</dataflow>
<dataflow id="5296" from="or_ln55_3" to="min_s_38" fromId="989" toId="990">
</dataflow>
<dataflow id="5297" from="select_ln55_12" to="min_s_38" fromId="988" toId="990">
</dataflow>
<dataflow id="5298" from="zext_ln55_1" to="min_s_38" fromId="971" toId="990">
</dataflow>
<dataflow id="5299" from="p_71" to="tmp_330" fromId="906" toId="991">
</dataflow>
<dataflow id="5300" from="min_p_145" to="tmp_330" fromId="987" toId="991">
</dataflow>
<dataflow id="5301" from="tmp_160" to="p_73" fromId="793" toId="992">
</dataflow>
<dataflow id="5302" from="bitcast_ln54_35" to="p_73" fromId="826" toId="992">
</dataflow>
<dataflow id="5303" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="993">
</dataflow>
<dataflow id="5304" from="p_73" to="specfucore_ln8" fromId="992" toId="993">
</dataflow>
<dataflow id="5305" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="993">
</dataflow>
<dataflow id="5306" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="993">
</dataflow>
<dataflow id="5307" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="993">
</dataflow>
<dataflow id="5308" from="tmp_171" to="p_74" fromId="838" toId="994">
</dataflow>
<dataflow id="5309" from="bitcast_ln54_38" to="p_74" fromId="867" toId="994">
</dataflow>
<dataflow id="5310" from="tmp_182" to="p_75" fromId="879" toId="995">
</dataflow>
<dataflow id="5311" from="bitcast_ln54_41" to="p_75" fromId="911" toId="995">
</dataflow>
<dataflow id="5312" from="tmp_193" to="p_76" fromId="923" toId="996">
</dataflow>
<dataflow id="5313" from="bitcast_ln54_44" to="p_76" fromId="952" toId="996">
</dataflow>
<dataflow id="5314" from="tmp_348" to="bitcast_ln54_47" fromId="256" toId="997">
</dataflow>
<dataflow id="5315" from="tmp_204" to="p_77" fromId="964" toId="998">
</dataflow>
<dataflow id="5316" from="bitcast_ln54_47" to="p_77" fromId="997" toId="998">
</dataflow>
<dataflow id="5317" from="llike_addr_81" to="llike_load_37" fromId="928" toId="999">
</dataflow>
<dataflow id="5318" from="shl_ln1" to="zext_ln54_113" fromId="161" toId="1000">
</dataflow>
<dataflow id="5319" from="llike_load_37" to="lshr_ln54_38" fromId="999" toId="1001">
</dataflow>
<dataflow id="5320" from="zext_ln54_113" to="lshr_ln54_38" fromId="1000" toId="1001">
</dataflow>
<dataflow id="5321" from="lshr_ln54_38" to="trunc_ln54_47" fromId="1001" toId="1002">
</dataflow>
<dataflow id="5322" from="trunc_ln54_47" to="bitcast_ln54_48" fromId="1002" toId="1003">
</dataflow>
<dataflow id="5323" from="llike_1_addr_81" to="llike_1_load_38" fromId="929" toId="1004">
</dataflow>
<dataflow id="5324" from="shl_ln1" to="zext_ln54_114" fromId="161" toId="1005">
</dataflow>
<dataflow id="5325" from="llike_1_load_38" to="lshr_ln54_39" fromId="1004" toId="1006">
</dataflow>
<dataflow id="5326" from="zext_ln54_114" to="lshr_ln54_39" fromId="1005" toId="1006">
</dataflow>
<dataflow id="5327" from="lshr_ln54_39" to="trunc_ln54_48" fromId="1006" toId="1007">
</dataflow>
<dataflow id="5328" from="trunc_ln54_48" to="bitcast_ln54_49" fromId="1007" toId="1008">
</dataflow>
<dataflow id="5329" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_215" fromId="3700" toId="1009">
</dataflow>
<dataflow id="5330" from="bitcast_ln54_48" to="tmp_215" fromId="1003" toId="1009">
</dataflow>
<dataflow id="5331" from="bitcast_ln54_49" to="tmp_215" fromId="1008" toId="1009">
</dataflow>
<dataflow id="5332" from="tmp_12" to="tmp_215" fromId="120" toId="1009">
</dataflow>
<dataflow id="5333" from="llike_addr_82" to="llike_load_39" fromId="969" toId="1010">
</dataflow>
<dataflow id="5334" from="llike_1_addr_82" to="llike_1_load_40" fromId="970" toId="1011">
</dataflow>
<dataflow id="5335" from="tmp_s" to="or_ln54_18" fromId="148" toId="1012">
</dataflow>
<dataflow id="5337" from="StgValue_5336" to="or_ln54_18" fromId="5336" toId="1012">
</dataflow>
<dataflow id="5338" from="or_ln54_18" to="zext_ln54_27" fromId="1012" toId="1013">
</dataflow>
<dataflow id="5339" from="llike" to="llike_addr_83" fromId="3443" toId="1014">
</dataflow>
<dataflow id="5340" from="StgValue_3576" to="llike_addr_83" fromId="3576" toId="1014">
</dataflow>
<dataflow id="5341" from="zext_ln54_27" to="llike_addr_83" fromId="1013" toId="1014">
</dataflow>
<dataflow id="5342" from="llike_1" to="llike_1_addr_83" fromId="3444" toId="1015">
</dataflow>
<dataflow id="5343" from="StgValue_3576" to="llike_1_addr_83" fromId="3576" toId="1015">
</dataflow>
<dataflow id="5344" from="zext_ln54_27" to="llike_1_addr_83" fromId="1013" toId="1015">
</dataflow>
<dataflow id="5345" from="p_71" to="bitcast_ln55_18" fromId="906" toId="1016">
</dataflow>
<dataflow id="5346" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_328" fromId="4538" toId="1017">
</dataflow>
<dataflow id="5347" from="bitcast_ln55_18" to="tmp_328" fromId="1016" toId="1017">
</dataflow>
<dataflow id="5348" from="StgValue_4541" to="tmp_328" fromId="4541" toId="1017">
</dataflow>
<dataflow id="5349" from="StgValue_4543" to="tmp_328" fromId="4543" toId="1017">
</dataflow>
<dataflow id="5350" from="bitcast_ln55_18" to="trunc_ln55_18" fromId="1016" toId="1018">
</dataflow>
<dataflow id="5351" from="min_p_145" to="bitcast_ln55_19" fromId="987" toId="1019">
</dataflow>
<dataflow id="5352" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_329" fromId="4538" toId="1020">
</dataflow>
<dataflow id="5353" from="bitcast_ln55_19" to="tmp_329" fromId="1019" toId="1020">
</dataflow>
<dataflow id="5354" from="StgValue_4541" to="tmp_329" fromId="4541" toId="1020">
</dataflow>
<dataflow id="5355" from="StgValue_4543" to="tmp_329" fromId="4543" toId="1020">
</dataflow>
<dataflow id="5356" from="bitcast_ln55_19" to="trunc_ln55_19" fromId="1019" toId="1021">
</dataflow>
<dataflow id="5357" from="tmp_328" to="icmp_ln55_36" fromId="1017" toId="1022">
</dataflow>
<dataflow id="5358" from="StgValue_4553" to="icmp_ln55_36" fromId="4553" toId="1022">
</dataflow>
<dataflow id="5359" from="trunc_ln55_18" to="icmp_ln55_37" fromId="1018" toId="1023">
</dataflow>
<dataflow id="5360" from="StgValue_4556" to="icmp_ln55_37" fromId="4556" toId="1023">
</dataflow>
<dataflow id="5361" from="icmp_ln55_37" to="or_ln55_49" fromId="1023" toId="1024">
</dataflow>
<dataflow id="5362" from="icmp_ln55_36" to="or_ln55_49" fromId="1022" toId="1024">
</dataflow>
<dataflow id="5363" from="tmp_329" to="icmp_ln55_38" fromId="1020" toId="1025">
</dataflow>
<dataflow id="5364" from="StgValue_4553" to="icmp_ln55_38" fromId="4553" toId="1025">
</dataflow>
<dataflow id="5365" from="trunc_ln55_19" to="icmp_ln55_39" fromId="1021" toId="1026">
</dataflow>
<dataflow id="5366" from="StgValue_4556" to="icmp_ln55_39" fromId="4556" toId="1026">
</dataflow>
<dataflow id="5367" from="icmp_ln55_39" to="or_ln55_50" fromId="1026" toId="1027">
</dataflow>
<dataflow id="5368" from="icmp_ln55_38" to="or_ln55_50" fromId="1025" toId="1027">
</dataflow>
<dataflow id="5369" from="or_ln55_49" to="and_ln55_18" fromId="1024" toId="1028">
</dataflow>
<dataflow id="5370" from="or_ln55_50" to="and_ln55_18" fromId="1027" toId="1028">
</dataflow>
<dataflow id="5371" from="p_71" to="tmp_330" fromId="906" toId="1029">
</dataflow>
<dataflow id="5372" from="min_p_145" to="tmp_330" fromId="987" toId="1029">
</dataflow>
<dataflow id="5373" from="and_ln55_18" to="and_ln55_19" fromId="1028" toId="1030">
</dataflow>
<dataflow id="5374" from="tmp_330" to="and_ln55_19" fromId="1029" toId="1030">
</dataflow>
<dataflow id="5375" from="and_ln55_19" to="min_p_147" fromId="1030" toId="1031">
</dataflow>
<dataflow id="5376" from="p_71" to="min_p_147" fromId="906" toId="1031">
</dataflow>
<dataflow id="5377" from="min_p_145" to="min_p_147" fromId="987" toId="1031">
</dataflow>
<dataflow id="5378" from="p_72" to="tmp_333" fromId="947" toId="1032">
</dataflow>
<dataflow id="5379" from="min_p_147" to="tmp_333" fromId="1031" toId="1032">
</dataflow>
<dataflow id="5380" from="tmp_171" to="p_74" fromId="838" toId="1033">
</dataflow>
<dataflow id="5381" from="bitcast_ln54_38" to="p_74" fromId="867" toId="1033">
</dataflow>
<dataflow id="5382" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1034">
</dataflow>
<dataflow id="5383" from="p_74" to="specfucore_ln8" fromId="1033" toId="1034">
</dataflow>
<dataflow id="5384" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1034">
</dataflow>
<dataflow id="5385" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1034">
</dataflow>
<dataflow id="5386" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1034">
</dataflow>
<dataflow id="5387" from="tmp_182" to="p_75" fromId="879" toId="1035">
</dataflow>
<dataflow id="5388" from="bitcast_ln54_41" to="p_75" fromId="911" toId="1035">
</dataflow>
<dataflow id="5389" from="tmp_193" to="p_76" fromId="923" toId="1036">
</dataflow>
<dataflow id="5390" from="bitcast_ln54_44" to="p_76" fromId="952" toId="1036">
</dataflow>
<dataflow id="5391" from="tmp_204" to="p_77" fromId="964" toId="1037">
</dataflow>
<dataflow id="5392" from="bitcast_ln54_47" to="p_77" fromId="997" toId="1037">
</dataflow>
<dataflow id="5393" from="tmp_353" to="bitcast_ln54_50" fromId="257" toId="1038">
</dataflow>
<dataflow id="5394" from="tmp_215" to="p_78" fromId="1009" toId="1039">
</dataflow>
<dataflow id="5395" from="bitcast_ln54_50" to="p_78" fromId="1038" toId="1039">
</dataflow>
<dataflow id="5396" from="llike_addr_82" to="llike_load_39" fromId="969" toId="1040">
</dataflow>
<dataflow id="5397" from="shl_ln1" to="zext_ln54_115" fromId="161" toId="1041">
</dataflow>
<dataflow id="5398" from="llike_load_39" to="lshr_ln54_40" fromId="1040" toId="1042">
</dataflow>
<dataflow id="5399" from="zext_ln54_115" to="lshr_ln54_40" fromId="1041" toId="1042">
</dataflow>
<dataflow id="5400" from="lshr_ln54_40" to="trunc_ln54_49" fromId="1042" toId="1043">
</dataflow>
<dataflow id="5401" from="trunc_ln54_49" to="bitcast_ln54_51" fromId="1043" toId="1044">
</dataflow>
<dataflow id="5402" from="llike_1_addr_82" to="llike_1_load_40" fromId="970" toId="1045">
</dataflow>
<dataflow id="5403" from="shl_ln1" to="zext_ln54_116" fromId="161" toId="1046">
</dataflow>
<dataflow id="5404" from="llike_1_load_40" to="lshr_ln54_41" fromId="1045" toId="1047">
</dataflow>
<dataflow id="5405" from="zext_ln54_116" to="lshr_ln54_41" fromId="1046" toId="1047">
</dataflow>
<dataflow id="5406" from="lshr_ln54_41" to="trunc_ln54_50" fromId="1047" toId="1048">
</dataflow>
<dataflow id="5407" from="trunc_ln54_50" to="bitcast_ln54_52" fromId="1048" toId="1049">
</dataflow>
<dataflow id="5408" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_226" fromId="3700" toId="1050">
</dataflow>
<dataflow id="5409" from="bitcast_ln54_51" to="tmp_226" fromId="1044" toId="1050">
</dataflow>
<dataflow id="5410" from="bitcast_ln54_52" to="tmp_226" fromId="1049" toId="1050">
</dataflow>
<dataflow id="5411" from="tmp_12" to="tmp_226" fromId="120" toId="1050">
</dataflow>
<dataflow id="5412" from="llike_addr_83" to="llike_load_41" fromId="1014" toId="1051">
</dataflow>
<dataflow id="5413" from="llike_1_addr_83" to="llike_1_load_42" fromId="1015" toId="1052">
</dataflow>
<dataflow id="5414" from="tmp_s" to="or_ln54_19" fromId="148" toId="1053">
</dataflow>
<dataflow id="5416" from="StgValue_5415" to="or_ln54_19" fromId="5415" toId="1053">
</dataflow>
<dataflow id="5417" from="or_ln54_19" to="zext_ln54_28" fromId="1053" toId="1054">
</dataflow>
<dataflow id="5418" from="llike" to="llike_addr_84" fromId="3443" toId="1055">
</dataflow>
<dataflow id="5419" from="StgValue_3576" to="llike_addr_84" fromId="3576" toId="1055">
</dataflow>
<dataflow id="5420" from="zext_ln54_28" to="llike_addr_84" fromId="1054" toId="1055">
</dataflow>
<dataflow id="5421" from="llike_1" to="llike_1_addr_84" fromId="3444" toId="1056">
</dataflow>
<dataflow id="5422" from="StgValue_3576" to="llike_1_addr_84" fromId="3576" toId="1056">
</dataflow>
<dataflow id="5423" from="zext_ln54_28" to="llike_1_addr_84" fromId="1054" toId="1056">
</dataflow>
<dataflow id="5424" from="p_72" to="bitcast_ln55_20" fromId="947" toId="1057">
</dataflow>
<dataflow id="5425" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_331" fromId="4538" toId="1058">
</dataflow>
<dataflow id="5426" from="bitcast_ln55_20" to="tmp_331" fromId="1057" toId="1058">
</dataflow>
<dataflow id="5427" from="StgValue_4541" to="tmp_331" fromId="4541" toId="1058">
</dataflow>
<dataflow id="5428" from="StgValue_4543" to="tmp_331" fromId="4543" toId="1058">
</dataflow>
<dataflow id="5429" from="bitcast_ln55_20" to="trunc_ln55_20" fromId="1057" toId="1059">
</dataflow>
<dataflow id="5430" from="min_p_147" to="bitcast_ln55_21" fromId="1031" toId="1060">
</dataflow>
<dataflow id="5431" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_332" fromId="4538" toId="1061">
</dataflow>
<dataflow id="5432" from="bitcast_ln55_21" to="tmp_332" fromId="1060" toId="1061">
</dataflow>
<dataflow id="5433" from="StgValue_4541" to="tmp_332" fromId="4541" toId="1061">
</dataflow>
<dataflow id="5434" from="StgValue_4543" to="tmp_332" fromId="4543" toId="1061">
</dataflow>
<dataflow id="5435" from="bitcast_ln55_21" to="trunc_ln55_21" fromId="1060" toId="1062">
</dataflow>
<dataflow id="5436" from="tmp_331" to="icmp_ln55_40" fromId="1058" toId="1063">
</dataflow>
<dataflow id="5437" from="StgValue_4553" to="icmp_ln55_40" fromId="4553" toId="1063">
</dataflow>
<dataflow id="5438" from="trunc_ln55_20" to="icmp_ln55_41" fromId="1059" toId="1064">
</dataflow>
<dataflow id="5439" from="StgValue_4556" to="icmp_ln55_41" fromId="4556" toId="1064">
</dataflow>
<dataflow id="5440" from="icmp_ln55_41" to="or_ln55_51" fromId="1064" toId="1065">
</dataflow>
<dataflow id="5441" from="icmp_ln55_40" to="or_ln55_51" fromId="1063" toId="1065">
</dataflow>
<dataflow id="5442" from="tmp_332" to="icmp_ln55_42" fromId="1061" toId="1066">
</dataflow>
<dataflow id="5443" from="StgValue_4553" to="icmp_ln55_42" fromId="4553" toId="1066">
</dataflow>
<dataflow id="5444" from="trunc_ln55_21" to="icmp_ln55_43" fromId="1062" toId="1067">
</dataflow>
<dataflow id="5445" from="StgValue_4556" to="icmp_ln55_43" fromId="4556" toId="1067">
</dataflow>
<dataflow id="5446" from="icmp_ln55_43" to="or_ln55_52" fromId="1067" toId="1068">
</dataflow>
<dataflow id="5447" from="icmp_ln55_42" to="or_ln55_52" fromId="1066" toId="1068">
</dataflow>
<dataflow id="5448" from="or_ln55_51" to="and_ln55_20" fromId="1065" toId="1069">
</dataflow>
<dataflow id="5449" from="or_ln55_52" to="and_ln55_20" fromId="1068" toId="1069">
</dataflow>
<dataflow id="5450" from="p_72" to="tmp_333" fromId="947" toId="1070">
</dataflow>
<dataflow id="5451" from="min_p_147" to="tmp_333" fromId="1031" toId="1070">
</dataflow>
<dataflow id="5452" from="and_ln55_20" to="and_ln55_21" fromId="1069" toId="1071">
</dataflow>
<dataflow id="5453" from="tmp_333" to="and_ln55_21" fromId="1070" toId="1071">
</dataflow>
<dataflow id="5454" from="and_ln55_21" to="min_p_149" fromId="1071" toId="1072">
</dataflow>
<dataflow id="5455" from="p_72" to="min_p_149" fromId="947" toId="1072">
</dataflow>
<dataflow id="5456" from="min_p_147" to="min_p_149" fromId="1031" toId="1072">
</dataflow>
<dataflow id="5457" from="and_ln55_21" to="select_ln55_16" fromId="1071" toId="1073">
</dataflow>
<dataflow id="5459" from="StgValue_5458" to="select_ln55_16" fromId="5458" toId="1073">
</dataflow>
<dataflow id="5461" from="StgValue_5460" to="select_ln55_16" fromId="5460" toId="1073">
</dataflow>
<dataflow id="5462" from="and_ln55_21" to="or_ln55_4" fromId="1071" toId="1074">
</dataflow>
<dataflow id="5463" from="and_ln55_19" to="or_ln55_4" fromId="1030" toId="1074">
</dataflow>
<dataflow id="5464" from="or_ln55_4" to="min_s_39" fromId="1074" toId="1075">
</dataflow>
<dataflow id="5465" from="select_ln55_16" to="min_s_39" fromId="1073" toId="1075">
</dataflow>
<dataflow id="5466" from="min_s_38" to="min_s_39" fromId="990" toId="1075">
</dataflow>
<dataflow id="5467" from="p_73" to="tmp_337" fromId="992" toId="1076">
</dataflow>
<dataflow id="5468" from="min_p_149" to="tmp_337" fromId="1072" toId="1076">
</dataflow>
<dataflow id="5469" from="tmp_182" to="p_75" fromId="879" toId="1077">
</dataflow>
<dataflow id="5470" from="bitcast_ln54_41" to="p_75" fromId="911" toId="1077">
</dataflow>
<dataflow id="5471" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1078">
</dataflow>
<dataflow id="5472" from="p_75" to="specfucore_ln8" fromId="1077" toId="1078">
</dataflow>
<dataflow id="5473" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1078">
</dataflow>
<dataflow id="5474" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1078">
</dataflow>
<dataflow id="5475" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1078">
</dataflow>
<dataflow id="5476" from="tmp_193" to="p_76" fromId="923" toId="1079">
</dataflow>
<dataflow id="5477" from="bitcast_ln54_44" to="p_76" fromId="952" toId="1079">
</dataflow>
<dataflow id="5478" from="tmp_204" to="p_77" fromId="964" toId="1080">
</dataflow>
<dataflow id="5479" from="bitcast_ln54_47" to="p_77" fromId="997" toId="1080">
</dataflow>
<dataflow id="5480" from="tmp_215" to="p_78" fromId="1009" toId="1081">
</dataflow>
<dataflow id="5481" from="bitcast_ln54_50" to="p_78" fromId="1038" toId="1081">
</dataflow>
<dataflow id="5482" from="tmp_357" to="bitcast_ln54_53" fromId="315" toId="1082">
</dataflow>
<dataflow id="5483" from="tmp_226" to="p_79" fromId="1050" toId="1083">
</dataflow>
<dataflow id="5484" from="bitcast_ln54_53" to="p_79" fromId="1082" toId="1083">
</dataflow>
<dataflow id="5485" from="llike_addr_83" to="llike_load_41" fromId="1014" toId="1084">
</dataflow>
<dataflow id="5486" from="shl_ln1" to="zext_ln54_117" fromId="161" toId="1085">
</dataflow>
<dataflow id="5487" from="llike_load_41" to="lshr_ln54_42" fromId="1084" toId="1086">
</dataflow>
<dataflow id="5488" from="zext_ln54_117" to="lshr_ln54_42" fromId="1085" toId="1086">
</dataflow>
<dataflow id="5489" from="lshr_ln54_42" to="trunc_ln54_51" fromId="1086" toId="1087">
</dataflow>
<dataflow id="5490" from="trunc_ln54_51" to="bitcast_ln54_54" fromId="1087" toId="1088">
</dataflow>
<dataflow id="5491" from="llike_1_addr_83" to="llike_1_load_42" fromId="1015" toId="1089">
</dataflow>
<dataflow id="5492" from="shl_ln1" to="zext_ln54_118" fromId="161" toId="1090">
</dataflow>
<dataflow id="5493" from="llike_1_load_42" to="lshr_ln54_43" fromId="1089" toId="1091">
</dataflow>
<dataflow id="5494" from="zext_ln54_118" to="lshr_ln54_43" fromId="1090" toId="1091">
</dataflow>
<dataflow id="5495" from="lshr_ln54_43" to="trunc_ln54_52" fromId="1091" toId="1092">
</dataflow>
<dataflow id="5496" from="trunc_ln54_52" to="bitcast_ln54_55" fromId="1092" toId="1093">
</dataflow>
<dataflow id="5497" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_237" fromId="3700" toId="1094">
</dataflow>
<dataflow id="5498" from="bitcast_ln54_54" to="tmp_237" fromId="1088" toId="1094">
</dataflow>
<dataflow id="5499" from="bitcast_ln54_55" to="tmp_237" fromId="1093" toId="1094">
</dataflow>
<dataflow id="5500" from="tmp_12" to="tmp_237" fromId="120" toId="1094">
</dataflow>
<dataflow id="5501" from="llike_addr_84" to="llike_load_43" fromId="1055" toId="1095">
</dataflow>
<dataflow id="5502" from="llike_1_addr_84" to="llike_1_load_44" fromId="1056" toId="1096">
</dataflow>
<dataflow id="5503" from="tmp_s" to="or_ln54_20" fromId="148" toId="1097">
</dataflow>
<dataflow id="5505" from="StgValue_5504" to="or_ln54_20" fromId="5504" toId="1097">
</dataflow>
<dataflow id="5506" from="or_ln54_20" to="zext_ln54_29" fromId="1097" toId="1098">
</dataflow>
<dataflow id="5507" from="llike" to="llike_addr_85" fromId="3443" toId="1099">
</dataflow>
<dataflow id="5508" from="StgValue_3576" to="llike_addr_85" fromId="3576" toId="1099">
</dataflow>
<dataflow id="5509" from="zext_ln54_29" to="llike_addr_85" fromId="1098" toId="1099">
</dataflow>
<dataflow id="5510" from="llike_1" to="llike_1_addr_85" fromId="3444" toId="1100">
</dataflow>
<dataflow id="5511" from="StgValue_3576" to="llike_1_addr_85" fromId="3576" toId="1100">
</dataflow>
<dataflow id="5512" from="zext_ln54_29" to="llike_1_addr_85" fromId="1098" toId="1100">
</dataflow>
<dataflow id="5513" from="p_73" to="bitcast_ln55_22" fromId="992" toId="1101">
</dataflow>
<dataflow id="5514" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_334" fromId="4538" toId="1102">
</dataflow>
<dataflow id="5515" from="bitcast_ln55_22" to="tmp_334" fromId="1101" toId="1102">
</dataflow>
<dataflow id="5516" from="StgValue_4541" to="tmp_334" fromId="4541" toId="1102">
</dataflow>
<dataflow id="5517" from="StgValue_4543" to="tmp_334" fromId="4543" toId="1102">
</dataflow>
<dataflow id="5518" from="bitcast_ln55_22" to="trunc_ln55_22" fromId="1101" toId="1103">
</dataflow>
<dataflow id="5519" from="min_p_149" to="bitcast_ln55_23" fromId="1072" toId="1104">
</dataflow>
<dataflow id="5520" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_335" fromId="4538" toId="1105">
</dataflow>
<dataflow id="5521" from="bitcast_ln55_23" to="tmp_335" fromId="1104" toId="1105">
</dataflow>
<dataflow id="5522" from="StgValue_4541" to="tmp_335" fromId="4541" toId="1105">
</dataflow>
<dataflow id="5523" from="StgValue_4543" to="tmp_335" fromId="4543" toId="1105">
</dataflow>
<dataflow id="5524" from="bitcast_ln55_23" to="trunc_ln55_23" fromId="1104" toId="1106">
</dataflow>
<dataflow id="5525" from="tmp_334" to="icmp_ln55_44" fromId="1102" toId="1107">
</dataflow>
<dataflow id="5526" from="StgValue_4553" to="icmp_ln55_44" fromId="4553" toId="1107">
</dataflow>
<dataflow id="5527" from="trunc_ln55_22" to="icmp_ln55_45" fromId="1103" toId="1108">
</dataflow>
<dataflow id="5528" from="StgValue_4556" to="icmp_ln55_45" fromId="4556" toId="1108">
</dataflow>
<dataflow id="5529" from="icmp_ln55_45" to="or_ln55_53" fromId="1108" toId="1109">
</dataflow>
<dataflow id="5530" from="icmp_ln55_44" to="or_ln55_53" fromId="1107" toId="1109">
</dataflow>
<dataflow id="5531" from="tmp_335" to="icmp_ln55_46" fromId="1105" toId="1110">
</dataflow>
<dataflow id="5532" from="StgValue_4553" to="icmp_ln55_46" fromId="4553" toId="1110">
</dataflow>
<dataflow id="5533" from="trunc_ln55_23" to="icmp_ln55_47" fromId="1106" toId="1111">
</dataflow>
<dataflow id="5534" from="StgValue_4556" to="icmp_ln55_47" fromId="4556" toId="1111">
</dataflow>
<dataflow id="5535" from="icmp_ln55_47" to="or_ln55_54" fromId="1111" toId="1112">
</dataflow>
<dataflow id="5536" from="icmp_ln55_46" to="or_ln55_54" fromId="1110" toId="1112">
</dataflow>
<dataflow id="5537" from="or_ln55_53" to="and_ln55_22" fromId="1109" toId="1113">
</dataflow>
<dataflow id="5538" from="or_ln55_54" to="and_ln55_22" fromId="1112" toId="1113">
</dataflow>
<dataflow id="5539" from="p_73" to="tmp_337" fromId="992" toId="1114">
</dataflow>
<dataflow id="5540" from="min_p_149" to="tmp_337" fromId="1072" toId="1114">
</dataflow>
<dataflow id="5541" from="and_ln55_22" to="and_ln55_23" fromId="1113" toId="1115">
</dataflow>
<dataflow id="5542" from="tmp_337" to="and_ln55_23" fromId="1114" toId="1115">
</dataflow>
<dataflow id="5543" from="and_ln55_23" to="min_p_151" fromId="1115" toId="1116">
</dataflow>
<dataflow id="5544" from="p_73" to="min_p_151" fromId="992" toId="1116">
</dataflow>
<dataflow id="5545" from="min_p_149" to="min_p_151" fromId="1072" toId="1116">
</dataflow>
<dataflow id="5546" from="p_74" to="tmp_340" fromId="1033" toId="1117">
</dataflow>
<dataflow id="5547" from="min_p_151" to="tmp_340" fromId="1116" toId="1117">
</dataflow>
<dataflow id="5548" from="tmp_193" to="p_76" fromId="923" toId="1118">
</dataflow>
<dataflow id="5549" from="bitcast_ln54_44" to="p_76" fromId="952" toId="1118">
</dataflow>
<dataflow id="5550" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1119">
</dataflow>
<dataflow id="5551" from="p_76" to="specfucore_ln8" fromId="1118" toId="1119">
</dataflow>
<dataflow id="5552" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1119">
</dataflow>
<dataflow id="5553" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1119">
</dataflow>
<dataflow id="5554" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1119">
</dataflow>
<dataflow id="5555" from="tmp_204" to="p_77" fromId="964" toId="1120">
</dataflow>
<dataflow id="5556" from="bitcast_ln54_47" to="p_77" fromId="997" toId="1120">
</dataflow>
<dataflow id="5557" from="tmp_215" to="p_78" fromId="1009" toId="1121">
</dataflow>
<dataflow id="5558" from="bitcast_ln54_50" to="p_78" fromId="1038" toId="1121">
</dataflow>
<dataflow id="5559" from="tmp_226" to="p_79" fromId="1050" toId="1122">
</dataflow>
<dataflow id="5560" from="bitcast_ln54_53" to="p_79" fromId="1082" toId="1122">
</dataflow>
<dataflow id="5561" from="tmp_363" to="bitcast_ln54_56" fromId="316" toId="1123">
</dataflow>
<dataflow id="5562" from="tmp_237" to="p_80" fromId="1094" toId="1124">
</dataflow>
<dataflow id="5563" from="bitcast_ln54_56" to="p_80" fromId="1123" toId="1124">
</dataflow>
<dataflow id="5564" from="llike_addr_84" to="llike_load_43" fromId="1055" toId="1125">
</dataflow>
<dataflow id="5565" from="shl_ln1" to="zext_ln54_119" fromId="161" toId="1126">
</dataflow>
<dataflow id="5566" from="llike_load_43" to="lshr_ln54_44" fromId="1125" toId="1127">
</dataflow>
<dataflow id="5567" from="zext_ln54_119" to="lshr_ln54_44" fromId="1126" toId="1127">
</dataflow>
<dataflow id="5568" from="lshr_ln54_44" to="trunc_ln54_53" fromId="1127" toId="1128">
</dataflow>
<dataflow id="5569" from="trunc_ln54_53" to="bitcast_ln54_57" fromId="1128" toId="1129">
</dataflow>
<dataflow id="5570" from="llike_1_addr_84" to="llike_1_load_44" fromId="1056" toId="1130">
</dataflow>
<dataflow id="5571" from="shl_ln1" to="zext_ln54_120" fromId="161" toId="1131">
</dataflow>
<dataflow id="5572" from="llike_1_load_44" to="lshr_ln54_45" fromId="1130" toId="1132">
</dataflow>
<dataflow id="5573" from="zext_ln54_120" to="lshr_ln54_45" fromId="1131" toId="1132">
</dataflow>
<dataflow id="5574" from="lshr_ln54_45" to="trunc_ln54_54" fromId="1132" toId="1133">
</dataflow>
<dataflow id="5575" from="trunc_ln54_54" to="bitcast_ln54_58" fromId="1133" toId="1134">
</dataflow>
<dataflow id="5576" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_248" fromId="3700" toId="1135">
</dataflow>
<dataflow id="5577" from="bitcast_ln54_57" to="tmp_248" fromId="1129" toId="1135">
</dataflow>
<dataflow id="5578" from="bitcast_ln54_58" to="tmp_248" fromId="1134" toId="1135">
</dataflow>
<dataflow id="5579" from="tmp_12" to="tmp_248" fromId="120" toId="1135">
</dataflow>
<dataflow id="5580" from="llike_addr_85" to="llike_load_45" fromId="1099" toId="1136">
</dataflow>
<dataflow id="5581" from="llike_1_addr_85" to="llike_1_load_46" fromId="1100" toId="1137">
</dataflow>
<dataflow id="5582" from="tmp_s" to="or_ln54_21" fromId="148" toId="1138">
</dataflow>
<dataflow id="5584" from="StgValue_5583" to="or_ln54_21" fromId="5583" toId="1138">
</dataflow>
<dataflow id="5585" from="or_ln54_21" to="zext_ln54_30" fromId="1138" toId="1139">
</dataflow>
<dataflow id="5586" from="llike" to="llike_addr_86" fromId="3443" toId="1140">
</dataflow>
<dataflow id="5587" from="StgValue_3576" to="llike_addr_86" fromId="3576" toId="1140">
</dataflow>
<dataflow id="5588" from="zext_ln54_30" to="llike_addr_86" fromId="1139" toId="1140">
</dataflow>
<dataflow id="5589" from="llike_1" to="llike_1_addr_86" fromId="3444" toId="1141">
</dataflow>
<dataflow id="5590" from="StgValue_3576" to="llike_1_addr_86" fromId="3576" toId="1141">
</dataflow>
<dataflow id="5591" from="zext_ln54_30" to="llike_1_addr_86" fromId="1139" toId="1141">
</dataflow>
<dataflow id="5592" from="p_74" to="bitcast_ln55_24" fromId="1033" toId="1142">
</dataflow>
<dataflow id="5593" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_338" fromId="4538" toId="1143">
</dataflow>
<dataflow id="5594" from="bitcast_ln55_24" to="tmp_338" fromId="1142" toId="1143">
</dataflow>
<dataflow id="5595" from="StgValue_4541" to="tmp_338" fromId="4541" toId="1143">
</dataflow>
<dataflow id="5596" from="StgValue_4543" to="tmp_338" fromId="4543" toId="1143">
</dataflow>
<dataflow id="5597" from="bitcast_ln55_24" to="trunc_ln55_24" fromId="1142" toId="1144">
</dataflow>
<dataflow id="5598" from="min_p_151" to="bitcast_ln55_25" fromId="1116" toId="1145">
</dataflow>
<dataflow id="5599" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_339" fromId="4538" toId="1146">
</dataflow>
<dataflow id="5600" from="bitcast_ln55_25" to="tmp_339" fromId="1145" toId="1146">
</dataflow>
<dataflow id="5601" from="StgValue_4541" to="tmp_339" fromId="4541" toId="1146">
</dataflow>
<dataflow id="5602" from="StgValue_4543" to="tmp_339" fromId="4543" toId="1146">
</dataflow>
<dataflow id="5603" from="bitcast_ln55_25" to="trunc_ln55_25" fromId="1145" toId="1147">
</dataflow>
<dataflow id="5604" from="tmp_338" to="icmp_ln55_48" fromId="1143" toId="1148">
</dataflow>
<dataflow id="5605" from="StgValue_4553" to="icmp_ln55_48" fromId="4553" toId="1148">
</dataflow>
<dataflow id="5606" from="trunc_ln55_24" to="icmp_ln55_49" fromId="1144" toId="1149">
</dataflow>
<dataflow id="5607" from="StgValue_4556" to="icmp_ln55_49" fromId="4556" toId="1149">
</dataflow>
<dataflow id="5608" from="icmp_ln55_49" to="or_ln55_55" fromId="1149" toId="1150">
</dataflow>
<dataflow id="5609" from="icmp_ln55_48" to="or_ln55_55" fromId="1148" toId="1150">
</dataflow>
<dataflow id="5610" from="tmp_339" to="icmp_ln55_50" fromId="1146" toId="1151">
</dataflow>
<dataflow id="5611" from="StgValue_4553" to="icmp_ln55_50" fromId="4553" toId="1151">
</dataflow>
<dataflow id="5612" from="trunc_ln55_25" to="icmp_ln55_51" fromId="1147" toId="1152">
</dataflow>
<dataflow id="5613" from="StgValue_4556" to="icmp_ln55_51" fromId="4556" toId="1152">
</dataflow>
<dataflow id="5614" from="icmp_ln55_51" to="or_ln55_56" fromId="1152" toId="1153">
</dataflow>
<dataflow id="5615" from="icmp_ln55_50" to="or_ln55_56" fromId="1151" toId="1153">
</dataflow>
<dataflow id="5616" from="or_ln55_55" to="and_ln55_24" fromId="1150" toId="1154">
</dataflow>
<dataflow id="5617" from="or_ln55_56" to="and_ln55_24" fromId="1153" toId="1154">
</dataflow>
<dataflow id="5618" from="p_74" to="tmp_340" fromId="1033" toId="1155">
</dataflow>
<dataflow id="5619" from="min_p_151" to="tmp_340" fromId="1116" toId="1155">
</dataflow>
<dataflow id="5620" from="and_ln55_24" to="and_ln55_25" fromId="1154" toId="1156">
</dataflow>
<dataflow id="5621" from="tmp_340" to="and_ln55_25" fromId="1155" toId="1156">
</dataflow>
<dataflow id="5622" from="and_ln55_25" to="min_p_153" fromId="1156" toId="1157">
</dataflow>
<dataflow id="5623" from="p_74" to="min_p_153" fromId="1033" toId="1157">
</dataflow>
<dataflow id="5624" from="min_p_151" to="min_p_153" fromId="1116" toId="1157">
</dataflow>
<dataflow id="5625" from="and_ln55_25" to="select_ln55_23" fromId="1156" toId="1158">
</dataflow>
<dataflow id="5627" from="StgValue_5626" to="select_ln55_23" fromId="5626" toId="1158">
</dataflow>
<dataflow id="5629" from="StgValue_5628" to="select_ln55_23" fromId="5628" toId="1158">
</dataflow>
<dataflow id="5630" from="and_ln55_25" to="or_ln55_5" fromId="1156" toId="1159">
</dataflow>
<dataflow id="5631" from="and_ln55_23" to="or_ln55_5" fromId="1115" toId="1159">
</dataflow>
<dataflow id="5632" from="or_ln55_5" to="min_s_40" fromId="1159" toId="1160">
</dataflow>
<dataflow id="5633" from="select_ln55_23" to="min_s_40" fromId="1158" toId="1160">
</dataflow>
<dataflow id="5634" from="min_s_39" to="min_s_40" fromId="1075" toId="1160">
</dataflow>
<dataflow id="5635" from="p_75" to="tmp_343" fromId="1077" toId="1161">
</dataflow>
<dataflow id="5636" from="min_p_153" to="tmp_343" fromId="1157" toId="1161">
</dataflow>
<dataflow id="5637" from="tmp_204" to="p_77" fromId="964" toId="1162">
</dataflow>
<dataflow id="5638" from="bitcast_ln54_47" to="p_77" fromId="997" toId="1162">
</dataflow>
<dataflow id="5639" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1163">
</dataflow>
<dataflow id="5640" from="p_77" to="specfucore_ln8" fromId="1162" toId="1163">
</dataflow>
<dataflow id="5641" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1163">
</dataflow>
<dataflow id="5642" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1163">
</dataflow>
<dataflow id="5643" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1163">
</dataflow>
<dataflow id="5644" from="tmp_215" to="p_78" fromId="1009" toId="1164">
</dataflow>
<dataflow id="5645" from="bitcast_ln54_50" to="p_78" fromId="1038" toId="1164">
</dataflow>
<dataflow id="5646" from="tmp_226" to="p_79" fromId="1050" toId="1165">
</dataflow>
<dataflow id="5647" from="bitcast_ln54_53" to="p_79" fromId="1082" toId="1165">
</dataflow>
<dataflow id="5648" from="tmp_237" to="p_80" fromId="1094" toId="1166">
</dataflow>
<dataflow id="5649" from="bitcast_ln54_56" to="p_80" fromId="1123" toId="1166">
</dataflow>
<dataflow id="5650" from="tmp_367" to="bitcast_ln54_59" fromId="369" toId="1167">
</dataflow>
<dataflow id="5651" from="tmp_248" to="p_81" fromId="1135" toId="1168">
</dataflow>
<dataflow id="5652" from="bitcast_ln54_59" to="p_81" fromId="1167" toId="1168">
</dataflow>
<dataflow id="5653" from="llike_addr_85" to="llike_load_45" fromId="1099" toId="1169">
</dataflow>
<dataflow id="5654" from="shl_ln1" to="zext_ln54_121" fromId="161" toId="1170">
</dataflow>
<dataflow id="5655" from="llike_load_45" to="lshr_ln54_46" fromId="1169" toId="1171">
</dataflow>
<dataflow id="5656" from="zext_ln54_121" to="lshr_ln54_46" fromId="1170" toId="1171">
</dataflow>
<dataflow id="5657" from="lshr_ln54_46" to="trunc_ln54_55" fromId="1171" toId="1172">
</dataflow>
<dataflow id="5658" from="trunc_ln54_55" to="bitcast_ln54_60" fromId="1172" toId="1173">
</dataflow>
<dataflow id="5659" from="llike_1_addr_85" to="llike_1_load_46" fromId="1100" toId="1174">
</dataflow>
<dataflow id="5660" from="shl_ln1" to="zext_ln54_122" fromId="161" toId="1175">
</dataflow>
<dataflow id="5661" from="llike_1_load_46" to="lshr_ln54_47" fromId="1174" toId="1176">
</dataflow>
<dataflow id="5662" from="zext_ln54_122" to="lshr_ln54_47" fromId="1175" toId="1176">
</dataflow>
<dataflow id="5663" from="lshr_ln54_47" to="trunc_ln54_56" fromId="1176" toId="1177">
</dataflow>
<dataflow id="5664" from="trunc_ln54_56" to="bitcast_ln54_61" fromId="1177" toId="1178">
</dataflow>
<dataflow id="5665" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_259" fromId="3700" toId="1179">
</dataflow>
<dataflow id="5666" from="bitcast_ln54_60" to="tmp_259" fromId="1173" toId="1179">
</dataflow>
<dataflow id="5667" from="bitcast_ln54_61" to="tmp_259" fromId="1178" toId="1179">
</dataflow>
<dataflow id="5668" from="tmp_12" to="tmp_259" fromId="120" toId="1179">
</dataflow>
<dataflow id="5669" from="llike_addr_86" to="llike_load_47" fromId="1140" toId="1180">
</dataflow>
<dataflow id="5670" from="llike_1_addr_86" to="llike_1_load_48" fromId="1141" toId="1181">
</dataflow>
<dataflow id="5671" from="tmp_s" to="or_ln54_22" fromId="148" toId="1182">
</dataflow>
<dataflow id="5673" from="StgValue_5672" to="or_ln54_22" fromId="5672" toId="1182">
</dataflow>
<dataflow id="5674" from="or_ln54_22" to="zext_ln54_31" fromId="1182" toId="1183">
</dataflow>
<dataflow id="5675" from="llike" to="llike_addr_87" fromId="3443" toId="1184">
</dataflow>
<dataflow id="5676" from="StgValue_3576" to="llike_addr_87" fromId="3576" toId="1184">
</dataflow>
<dataflow id="5677" from="zext_ln54_31" to="llike_addr_87" fromId="1183" toId="1184">
</dataflow>
<dataflow id="5678" from="llike_1" to="llike_1_addr_87" fromId="3444" toId="1185">
</dataflow>
<dataflow id="5679" from="StgValue_3576" to="llike_1_addr_87" fromId="3576" toId="1185">
</dataflow>
<dataflow id="5680" from="zext_ln54_31" to="llike_1_addr_87" fromId="1183" toId="1185">
</dataflow>
<dataflow id="5681" from="p_75" to="bitcast_ln55_26" fromId="1077" toId="1186">
</dataflow>
<dataflow id="5682" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_341" fromId="4538" toId="1187">
</dataflow>
<dataflow id="5683" from="bitcast_ln55_26" to="tmp_341" fromId="1186" toId="1187">
</dataflow>
<dataflow id="5684" from="StgValue_4541" to="tmp_341" fromId="4541" toId="1187">
</dataflow>
<dataflow id="5685" from="StgValue_4543" to="tmp_341" fromId="4543" toId="1187">
</dataflow>
<dataflow id="5686" from="bitcast_ln55_26" to="trunc_ln55_26" fromId="1186" toId="1188">
</dataflow>
<dataflow id="5687" from="min_p_153" to="bitcast_ln55_27" fromId="1157" toId="1189">
</dataflow>
<dataflow id="5688" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_342" fromId="4538" toId="1190">
</dataflow>
<dataflow id="5689" from="bitcast_ln55_27" to="tmp_342" fromId="1189" toId="1190">
</dataflow>
<dataflow id="5690" from="StgValue_4541" to="tmp_342" fromId="4541" toId="1190">
</dataflow>
<dataflow id="5691" from="StgValue_4543" to="tmp_342" fromId="4543" toId="1190">
</dataflow>
<dataflow id="5692" from="bitcast_ln55_27" to="trunc_ln55_27" fromId="1189" toId="1191">
</dataflow>
<dataflow id="5693" from="tmp_341" to="icmp_ln55_52" fromId="1187" toId="1192">
</dataflow>
<dataflow id="5694" from="StgValue_4553" to="icmp_ln55_52" fromId="4553" toId="1192">
</dataflow>
<dataflow id="5695" from="trunc_ln55_26" to="icmp_ln55_53" fromId="1188" toId="1193">
</dataflow>
<dataflow id="5696" from="StgValue_4556" to="icmp_ln55_53" fromId="4556" toId="1193">
</dataflow>
<dataflow id="5697" from="icmp_ln55_53" to="or_ln55_57" fromId="1193" toId="1194">
</dataflow>
<dataflow id="5698" from="icmp_ln55_52" to="or_ln55_57" fromId="1192" toId="1194">
</dataflow>
<dataflow id="5699" from="tmp_342" to="icmp_ln55_54" fromId="1190" toId="1195">
</dataflow>
<dataflow id="5700" from="StgValue_4553" to="icmp_ln55_54" fromId="4553" toId="1195">
</dataflow>
<dataflow id="5701" from="trunc_ln55_27" to="icmp_ln55_55" fromId="1191" toId="1196">
</dataflow>
<dataflow id="5702" from="StgValue_4556" to="icmp_ln55_55" fromId="4556" toId="1196">
</dataflow>
<dataflow id="5703" from="icmp_ln55_55" to="or_ln55_58" fromId="1196" toId="1197">
</dataflow>
<dataflow id="5704" from="icmp_ln55_54" to="or_ln55_58" fromId="1195" toId="1197">
</dataflow>
<dataflow id="5705" from="or_ln55_57" to="and_ln55_26" fromId="1194" toId="1198">
</dataflow>
<dataflow id="5706" from="or_ln55_58" to="and_ln55_26" fromId="1197" toId="1198">
</dataflow>
<dataflow id="5707" from="p_75" to="tmp_343" fromId="1077" toId="1199">
</dataflow>
<dataflow id="5708" from="min_p_153" to="tmp_343" fromId="1157" toId="1199">
</dataflow>
<dataflow id="5709" from="and_ln55_26" to="and_ln55_27" fromId="1198" toId="1200">
</dataflow>
<dataflow id="5710" from="tmp_343" to="and_ln55_27" fromId="1199" toId="1200">
</dataflow>
<dataflow id="5711" from="and_ln55_27" to="min_p_155" fromId="1200" toId="1201">
</dataflow>
<dataflow id="5712" from="p_75" to="min_p_155" fromId="1077" toId="1201">
</dataflow>
<dataflow id="5713" from="min_p_153" to="min_p_155" fromId="1157" toId="1201">
</dataflow>
<dataflow id="5714" from="p_76" to="tmp_346" fromId="1118" toId="1202">
</dataflow>
<dataflow id="5715" from="min_p_155" to="tmp_346" fromId="1201" toId="1202">
</dataflow>
<dataflow id="5716" from="tmp_215" to="p_78" fromId="1009" toId="1203">
</dataflow>
<dataflow id="5717" from="bitcast_ln54_50" to="p_78" fromId="1038" toId="1203">
</dataflow>
<dataflow id="5718" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1204">
</dataflow>
<dataflow id="5719" from="p_78" to="specfucore_ln8" fromId="1203" toId="1204">
</dataflow>
<dataflow id="5720" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1204">
</dataflow>
<dataflow id="5721" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1204">
</dataflow>
<dataflow id="5722" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1204">
</dataflow>
<dataflow id="5723" from="tmp_226" to="p_79" fromId="1050" toId="1205">
</dataflow>
<dataflow id="5724" from="bitcast_ln54_53" to="p_79" fromId="1082" toId="1205">
</dataflow>
<dataflow id="5725" from="tmp_237" to="p_80" fromId="1094" toId="1206">
</dataflow>
<dataflow id="5726" from="bitcast_ln54_56" to="p_80" fromId="1123" toId="1206">
</dataflow>
<dataflow id="5727" from="tmp_248" to="p_81" fromId="1135" toId="1207">
</dataflow>
<dataflow id="5728" from="bitcast_ln54_59" to="p_81" fromId="1167" toId="1207">
</dataflow>
<dataflow id="5729" from="tmp_372" to="bitcast_ln54_62" fromId="370" toId="1208">
</dataflow>
<dataflow id="5730" from="tmp_259" to="p_82" fromId="1179" toId="1209">
</dataflow>
<dataflow id="5731" from="bitcast_ln54_62" to="p_82" fromId="1208" toId="1209">
</dataflow>
<dataflow id="5732" from="llike_addr_86" to="llike_load_47" fromId="1140" toId="1210">
</dataflow>
<dataflow id="5733" from="shl_ln1" to="zext_ln54_123" fromId="161" toId="1211">
</dataflow>
<dataflow id="5734" from="llike_load_47" to="lshr_ln54_48" fromId="1210" toId="1212">
</dataflow>
<dataflow id="5735" from="zext_ln54_123" to="lshr_ln54_48" fromId="1211" toId="1212">
</dataflow>
<dataflow id="5736" from="lshr_ln54_48" to="trunc_ln54_57" fromId="1212" toId="1213">
</dataflow>
<dataflow id="5737" from="trunc_ln54_57" to="bitcast_ln54_63" fromId="1213" toId="1214">
</dataflow>
<dataflow id="5738" from="llike_1_addr_86" to="llike_1_load_48" fromId="1141" toId="1215">
</dataflow>
<dataflow id="5739" from="shl_ln1" to="zext_ln54_124" fromId="161" toId="1216">
</dataflow>
<dataflow id="5740" from="llike_1_load_48" to="lshr_ln54_49" fromId="1215" toId="1217">
</dataflow>
<dataflow id="5741" from="zext_ln54_124" to="lshr_ln54_49" fromId="1216" toId="1217">
</dataflow>
<dataflow id="5742" from="lshr_ln54_49" to="trunc_ln54_58" fromId="1217" toId="1218">
</dataflow>
<dataflow id="5743" from="trunc_ln54_58" to="bitcast_ln54_64" fromId="1218" toId="1219">
</dataflow>
<dataflow id="5744" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_270" fromId="3700" toId="1220">
</dataflow>
<dataflow id="5745" from="bitcast_ln54_63" to="tmp_270" fromId="1214" toId="1220">
</dataflow>
<dataflow id="5746" from="bitcast_ln54_64" to="tmp_270" fromId="1219" toId="1220">
</dataflow>
<dataflow id="5747" from="tmp_12" to="tmp_270" fromId="120" toId="1220">
</dataflow>
<dataflow id="5748" from="llike_addr_87" to="llike_load_49" fromId="1184" toId="1221">
</dataflow>
<dataflow id="5749" from="llike_1_addr_87" to="llike_1_load_50" fromId="1185" toId="1222">
</dataflow>
<dataflow id="5750" from="tmp_s" to="or_ln54_23" fromId="148" toId="1223">
</dataflow>
<dataflow id="5752" from="StgValue_5751" to="or_ln54_23" fromId="5751" toId="1223">
</dataflow>
<dataflow id="5753" from="or_ln54_23" to="zext_ln54_32" fromId="1223" toId="1224">
</dataflow>
<dataflow id="5754" from="llike" to="llike_addr_88" fromId="3443" toId="1225">
</dataflow>
<dataflow id="5755" from="StgValue_3576" to="llike_addr_88" fromId="3576" toId="1225">
</dataflow>
<dataflow id="5756" from="zext_ln54_32" to="llike_addr_88" fromId="1224" toId="1225">
</dataflow>
<dataflow id="5757" from="llike_1" to="llike_1_addr_88" fromId="3444" toId="1226">
</dataflow>
<dataflow id="5758" from="StgValue_3576" to="llike_1_addr_88" fromId="3576" toId="1226">
</dataflow>
<dataflow id="5759" from="zext_ln54_32" to="llike_1_addr_88" fromId="1224" toId="1226">
</dataflow>
<dataflow id="5760" from="p_76" to="bitcast_ln55_28" fromId="1118" toId="1227">
</dataflow>
<dataflow id="5761" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_344" fromId="4538" toId="1228">
</dataflow>
<dataflow id="5762" from="bitcast_ln55_28" to="tmp_344" fromId="1227" toId="1228">
</dataflow>
<dataflow id="5763" from="StgValue_4541" to="tmp_344" fromId="4541" toId="1228">
</dataflow>
<dataflow id="5764" from="StgValue_4543" to="tmp_344" fromId="4543" toId="1228">
</dataflow>
<dataflow id="5765" from="bitcast_ln55_28" to="trunc_ln55_28" fromId="1227" toId="1229">
</dataflow>
<dataflow id="5766" from="min_p_155" to="bitcast_ln55_29" fromId="1201" toId="1230">
</dataflow>
<dataflow id="5767" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_345" fromId="4538" toId="1231">
</dataflow>
<dataflow id="5768" from="bitcast_ln55_29" to="tmp_345" fromId="1230" toId="1231">
</dataflow>
<dataflow id="5769" from="StgValue_4541" to="tmp_345" fromId="4541" toId="1231">
</dataflow>
<dataflow id="5770" from="StgValue_4543" to="tmp_345" fromId="4543" toId="1231">
</dataflow>
<dataflow id="5771" from="bitcast_ln55_29" to="trunc_ln55_29" fromId="1230" toId="1232">
</dataflow>
<dataflow id="5772" from="tmp_344" to="icmp_ln55_56" fromId="1228" toId="1233">
</dataflow>
<dataflow id="5773" from="StgValue_4553" to="icmp_ln55_56" fromId="4553" toId="1233">
</dataflow>
<dataflow id="5774" from="trunc_ln55_28" to="icmp_ln55_57" fromId="1229" toId="1234">
</dataflow>
<dataflow id="5775" from="StgValue_4556" to="icmp_ln55_57" fromId="4556" toId="1234">
</dataflow>
<dataflow id="5776" from="icmp_ln55_57" to="or_ln55_59" fromId="1234" toId="1235">
</dataflow>
<dataflow id="5777" from="icmp_ln55_56" to="or_ln55_59" fromId="1233" toId="1235">
</dataflow>
<dataflow id="5778" from="tmp_345" to="icmp_ln55_58" fromId="1231" toId="1236">
</dataflow>
<dataflow id="5779" from="StgValue_4553" to="icmp_ln55_58" fromId="4553" toId="1236">
</dataflow>
<dataflow id="5780" from="trunc_ln55_29" to="icmp_ln55_59" fromId="1232" toId="1237">
</dataflow>
<dataflow id="5781" from="StgValue_4556" to="icmp_ln55_59" fromId="4556" toId="1237">
</dataflow>
<dataflow id="5782" from="icmp_ln55_59" to="or_ln55_60" fromId="1237" toId="1238">
</dataflow>
<dataflow id="5783" from="icmp_ln55_58" to="or_ln55_60" fromId="1236" toId="1238">
</dataflow>
<dataflow id="5784" from="or_ln55_59" to="and_ln55_28" fromId="1235" toId="1239">
</dataflow>
<dataflow id="5785" from="or_ln55_60" to="and_ln55_28" fromId="1238" toId="1239">
</dataflow>
<dataflow id="5786" from="p_76" to="tmp_346" fromId="1118" toId="1240">
</dataflow>
<dataflow id="5787" from="min_p_155" to="tmp_346" fromId="1201" toId="1240">
</dataflow>
<dataflow id="5788" from="and_ln55_28" to="and_ln55_29" fromId="1239" toId="1241">
</dataflow>
<dataflow id="5789" from="tmp_346" to="and_ln55_29" fromId="1240" toId="1241">
</dataflow>
<dataflow id="5790" from="and_ln55_29" to="min_p_157" fromId="1241" toId="1242">
</dataflow>
<dataflow id="5791" from="p_76" to="min_p_157" fromId="1118" toId="1242">
</dataflow>
<dataflow id="5792" from="min_p_155" to="min_p_157" fromId="1201" toId="1242">
</dataflow>
<dataflow id="5793" from="and_ln55_29" to="select_ln55_27" fromId="1241" toId="1243">
</dataflow>
<dataflow id="5795" from="StgValue_5794" to="select_ln55_27" fromId="5794" toId="1243">
</dataflow>
<dataflow id="5797" from="StgValue_5796" to="select_ln55_27" fromId="5796" toId="1243">
</dataflow>
<dataflow id="5798" from="and_ln55_29" to="or_ln55_6" fromId="1241" toId="1244">
</dataflow>
<dataflow id="5799" from="and_ln55_27" to="or_ln55_6" fromId="1200" toId="1244">
</dataflow>
<dataflow id="5800" from="or_ln55_6" to="min_s_41" fromId="1244" toId="1245">
</dataflow>
<dataflow id="5801" from="select_ln55_27" to="min_s_41" fromId="1243" toId="1245">
</dataflow>
<dataflow id="5802" from="min_s_40" to="min_s_41" fromId="1160" toId="1245">
</dataflow>
<dataflow id="5803" from="p_77" to="tmp_352" fromId="1162" toId="1246">
</dataflow>
<dataflow id="5804" from="min_p_157" to="tmp_352" fromId="1242" toId="1246">
</dataflow>
<dataflow id="5805" from="tmp_226" to="p_79" fromId="1050" toId="1247">
</dataflow>
<dataflow id="5806" from="bitcast_ln54_53" to="p_79" fromId="1082" toId="1247">
</dataflow>
<dataflow id="5807" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1248">
</dataflow>
<dataflow id="5808" from="p_79" to="specfucore_ln8" fromId="1247" toId="1248">
</dataflow>
<dataflow id="5809" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1248">
</dataflow>
<dataflow id="5810" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1248">
</dataflow>
<dataflow id="5811" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1248">
</dataflow>
<dataflow id="5812" from="tmp_237" to="p_80" fromId="1094" toId="1249">
</dataflow>
<dataflow id="5813" from="bitcast_ln54_56" to="p_80" fromId="1123" toId="1249">
</dataflow>
<dataflow id="5814" from="tmp_248" to="p_81" fromId="1135" toId="1250">
</dataflow>
<dataflow id="5815" from="bitcast_ln54_59" to="p_81" fromId="1167" toId="1250">
</dataflow>
<dataflow id="5816" from="tmp_259" to="p_82" fromId="1179" toId="1251">
</dataflow>
<dataflow id="5817" from="bitcast_ln54_62" to="p_82" fromId="1208" toId="1251">
</dataflow>
<dataflow id="5818" from="tmp_377" to="bitcast_ln54_65" fromId="422" toId="1252">
</dataflow>
<dataflow id="5819" from="tmp_270" to="p_83" fromId="1220" toId="1253">
</dataflow>
<dataflow id="5820" from="bitcast_ln54_65" to="p_83" fromId="1252" toId="1253">
</dataflow>
<dataflow id="5821" from="llike_addr_87" to="llike_load_49" fromId="1184" toId="1254">
</dataflow>
<dataflow id="5822" from="shl_ln1" to="zext_ln54_125" fromId="161" toId="1255">
</dataflow>
<dataflow id="5823" from="llike_load_49" to="lshr_ln54_50" fromId="1254" toId="1256">
</dataflow>
<dataflow id="5824" from="zext_ln54_125" to="lshr_ln54_50" fromId="1255" toId="1256">
</dataflow>
<dataflow id="5825" from="lshr_ln54_50" to="trunc_ln54_59" fromId="1256" toId="1257">
</dataflow>
<dataflow id="5826" from="trunc_ln54_59" to="bitcast_ln54_66" fromId="1257" toId="1258">
</dataflow>
<dataflow id="5827" from="llike_1_addr_87" to="llike_1_load_50" fromId="1185" toId="1259">
</dataflow>
<dataflow id="5828" from="shl_ln1" to="zext_ln54_126" fromId="161" toId="1260">
</dataflow>
<dataflow id="5829" from="llike_1_load_50" to="lshr_ln54_51" fromId="1259" toId="1261">
</dataflow>
<dataflow id="5830" from="zext_ln54_126" to="lshr_ln54_51" fromId="1260" toId="1261">
</dataflow>
<dataflow id="5831" from="lshr_ln54_51" to="trunc_ln54_60" fromId="1261" toId="1262">
</dataflow>
<dataflow id="5832" from="trunc_ln54_60" to="bitcast_ln54_67" fromId="1262" toId="1263">
</dataflow>
<dataflow id="5833" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_281" fromId="3700" toId="1264">
</dataflow>
<dataflow id="5834" from="bitcast_ln54_66" to="tmp_281" fromId="1258" toId="1264">
</dataflow>
<dataflow id="5835" from="bitcast_ln54_67" to="tmp_281" fromId="1263" toId="1264">
</dataflow>
<dataflow id="5836" from="tmp_12" to="tmp_281" fromId="120" toId="1264">
</dataflow>
<dataflow id="5837" from="llike_addr_88" to="llike_load_51" fromId="1225" toId="1265">
</dataflow>
<dataflow id="5838" from="llike_1_addr_88" to="llike_1_load_52" fromId="1226" toId="1266">
</dataflow>
<dataflow id="5839" from="tmp_s" to="or_ln54_24" fromId="148" toId="1267">
</dataflow>
<dataflow id="5841" from="StgValue_5840" to="or_ln54_24" fromId="5840" toId="1267">
</dataflow>
<dataflow id="5842" from="or_ln54_24" to="zext_ln54_33" fromId="1267" toId="1268">
</dataflow>
<dataflow id="5843" from="llike" to="llike_addr_89" fromId="3443" toId="1269">
</dataflow>
<dataflow id="5844" from="StgValue_3576" to="llike_addr_89" fromId="3576" toId="1269">
</dataflow>
<dataflow id="5845" from="zext_ln54_33" to="llike_addr_89" fromId="1268" toId="1269">
</dataflow>
<dataflow id="5846" from="llike_1" to="llike_1_addr_89" fromId="3444" toId="1270">
</dataflow>
<dataflow id="5847" from="StgValue_3576" to="llike_1_addr_89" fromId="3576" toId="1270">
</dataflow>
<dataflow id="5848" from="zext_ln54_33" to="llike_1_addr_89" fromId="1268" toId="1270">
</dataflow>
<dataflow id="5849" from="p_77" to="bitcast_ln55_30" fromId="1162" toId="1271">
</dataflow>
<dataflow id="5850" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_349" fromId="4538" toId="1272">
</dataflow>
<dataflow id="5851" from="bitcast_ln55_30" to="tmp_349" fromId="1271" toId="1272">
</dataflow>
<dataflow id="5852" from="StgValue_4541" to="tmp_349" fromId="4541" toId="1272">
</dataflow>
<dataflow id="5853" from="StgValue_4543" to="tmp_349" fromId="4543" toId="1272">
</dataflow>
<dataflow id="5854" from="bitcast_ln55_30" to="trunc_ln55_30" fromId="1271" toId="1273">
</dataflow>
<dataflow id="5855" from="min_p_157" to="bitcast_ln55_31" fromId="1242" toId="1274">
</dataflow>
<dataflow id="5856" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_351" fromId="4538" toId="1275">
</dataflow>
<dataflow id="5857" from="bitcast_ln55_31" to="tmp_351" fromId="1274" toId="1275">
</dataflow>
<dataflow id="5858" from="StgValue_4541" to="tmp_351" fromId="4541" toId="1275">
</dataflow>
<dataflow id="5859" from="StgValue_4543" to="tmp_351" fromId="4543" toId="1275">
</dataflow>
<dataflow id="5860" from="bitcast_ln55_31" to="trunc_ln55_31" fromId="1274" toId="1276">
</dataflow>
<dataflow id="5861" from="tmp_349" to="icmp_ln55_60" fromId="1272" toId="1277">
</dataflow>
<dataflow id="5862" from="StgValue_4553" to="icmp_ln55_60" fromId="4553" toId="1277">
</dataflow>
<dataflow id="5863" from="trunc_ln55_30" to="icmp_ln55_61" fromId="1273" toId="1278">
</dataflow>
<dataflow id="5864" from="StgValue_4556" to="icmp_ln55_61" fromId="4556" toId="1278">
</dataflow>
<dataflow id="5865" from="icmp_ln55_61" to="or_ln55_61" fromId="1278" toId="1279">
</dataflow>
<dataflow id="5866" from="icmp_ln55_60" to="or_ln55_61" fromId="1277" toId="1279">
</dataflow>
<dataflow id="5867" from="tmp_351" to="icmp_ln55_62" fromId="1275" toId="1280">
</dataflow>
<dataflow id="5868" from="StgValue_4553" to="icmp_ln55_62" fromId="4553" toId="1280">
</dataflow>
<dataflow id="5869" from="trunc_ln55_31" to="icmp_ln55_63" fromId="1276" toId="1281">
</dataflow>
<dataflow id="5870" from="StgValue_4556" to="icmp_ln55_63" fromId="4556" toId="1281">
</dataflow>
<dataflow id="5871" from="icmp_ln55_63" to="or_ln55_62" fromId="1281" toId="1282">
</dataflow>
<dataflow id="5872" from="icmp_ln55_62" to="or_ln55_62" fromId="1280" toId="1282">
</dataflow>
<dataflow id="5873" from="or_ln55_61" to="and_ln55_30" fromId="1279" toId="1283">
</dataflow>
<dataflow id="5874" from="or_ln55_62" to="and_ln55_30" fromId="1282" toId="1283">
</dataflow>
<dataflow id="5875" from="p_77" to="tmp_352" fromId="1162" toId="1284">
</dataflow>
<dataflow id="5876" from="min_p_157" to="tmp_352" fromId="1242" toId="1284">
</dataflow>
<dataflow id="5877" from="and_ln55_30" to="and_ln55_31" fromId="1283" toId="1285">
</dataflow>
<dataflow id="5878" from="tmp_352" to="and_ln55_31" fromId="1284" toId="1285">
</dataflow>
<dataflow id="5879" from="and_ln55_31" to="min_p_159" fromId="1285" toId="1286">
</dataflow>
<dataflow id="5880" from="p_77" to="min_p_159" fromId="1162" toId="1286">
</dataflow>
<dataflow id="5881" from="min_p_157" to="min_p_159" fromId="1242" toId="1286">
</dataflow>
<dataflow id="5882" from="p_78" to="tmp_356" fromId="1203" toId="1287">
</dataflow>
<dataflow id="5883" from="min_p_159" to="tmp_356" fromId="1286" toId="1287">
</dataflow>
<dataflow id="5884" from="tmp_237" to="p_80" fromId="1094" toId="1288">
</dataflow>
<dataflow id="5885" from="bitcast_ln54_56" to="p_80" fromId="1123" toId="1288">
</dataflow>
<dataflow id="5886" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1289">
</dataflow>
<dataflow id="5887" from="p_80" to="specfucore_ln8" fromId="1288" toId="1289">
</dataflow>
<dataflow id="5888" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1289">
</dataflow>
<dataflow id="5889" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1289">
</dataflow>
<dataflow id="5890" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1289">
</dataflow>
<dataflow id="5891" from="tmp_248" to="p_81" fromId="1135" toId="1290">
</dataflow>
<dataflow id="5892" from="bitcast_ln54_59" to="p_81" fromId="1167" toId="1290">
</dataflow>
<dataflow id="5893" from="tmp_259" to="p_82" fromId="1179" toId="1291">
</dataflow>
<dataflow id="5894" from="bitcast_ln54_62" to="p_82" fromId="1208" toId="1291">
</dataflow>
<dataflow id="5895" from="tmp_270" to="p_83" fromId="1220" toId="1292">
</dataflow>
<dataflow id="5896" from="bitcast_ln54_65" to="p_83" fromId="1252" toId="1292">
</dataflow>
<dataflow id="5897" from="tmp_381" to="bitcast_ln54_68" fromId="423" toId="1293">
</dataflow>
<dataflow id="5898" from="tmp_281" to="p_84" fromId="1264" toId="1294">
</dataflow>
<dataflow id="5899" from="bitcast_ln54_68" to="p_84" fromId="1293" toId="1294">
</dataflow>
<dataflow id="5900" from="llike_addr_88" to="llike_load_51" fromId="1225" toId="1295">
</dataflow>
<dataflow id="5901" from="shl_ln1" to="zext_ln54_127" fromId="161" toId="1296">
</dataflow>
<dataflow id="5902" from="llike_load_51" to="lshr_ln54_52" fromId="1295" toId="1297">
</dataflow>
<dataflow id="5903" from="zext_ln54_127" to="lshr_ln54_52" fromId="1296" toId="1297">
</dataflow>
<dataflow id="5904" from="lshr_ln54_52" to="trunc_ln54_61" fromId="1297" toId="1298">
</dataflow>
<dataflow id="5905" from="trunc_ln54_61" to="bitcast_ln54_69" fromId="1298" toId="1299">
</dataflow>
<dataflow id="5906" from="llike_1_addr_88" to="llike_1_load_52" fromId="1226" toId="1300">
</dataflow>
<dataflow id="5907" from="shl_ln1" to="zext_ln54_128" fromId="161" toId="1301">
</dataflow>
<dataflow id="5908" from="llike_1_load_52" to="lshr_ln54_53" fromId="1300" toId="1302">
</dataflow>
<dataflow id="5909" from="zext_ln54_128" to="lshr_ln54_53" fromId="1301" toId="1302">
</dataflow>
<dataflow id="5910" from="lshr_ln54_53" to="trunc_ln54_62" fromId="1302" toId="1303">
</dataflow>
<dataflow id="5911" from="trunc_ln54_62" to="bitcast_ln54_70" fromId="1303" toId="1304">
</dataflow>
<dataflow id="5912" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_292" fromId="3700" toId="1305">
</dataflow>
<dataflow id="5913" from="bitcast_ln54_69" to="tmp_292" fromId="1299" toId="1305">
</dataflow>
<dataflow id="5914" from="bitcast_ln54_70" to="tmp_292" fromId="1304" toId="1305">
</dataflow>
<dataflow id="5915" from="tmp_12" to="tmp_292" fromId="120" toId="1305">
</dataflow>
<dataflow id="5916" from="llike_addr_89" to="llike_load_53" fromId="1269" toId="1306">
</dataflow>
<dataflow id="5917" from="llike_1_addr_89" to="llike_1_load_54" fromId="1270" toId="1307">
</dataflow>
<dataflow id="5918" from="tmp_s" to="or_ln54_25" fromId="148" toId="1308">
</dataflow>
<dataflow id="5920" from="StgValue_5919" to="or_ln54_25" fromId="5919" toId="1308">
</dataflow>
<dataflow id="5921" from="or_ln54_25" to="zext_ln54_34" fromId="1308" toId="1309">
</dataflow>
<dataflow id="5922" from="llike" to="llike_addr_90" fromId="3443" toId="1310">
</dataflow>
<dataflow id="5923" from="StgValue_3576" to="llike_addr_90" fromId="3576" toId="1310">
</dataflow>
<dataflow id="5924" from="zext_ln54_34" to="llike_addr_90" fromId="1309" toId="1310">
</dataflow>
<dataflow id="5925" from="llike_1" to="llike_1_addr_90" fromId="3444" toId="1311">
</dataflow>
<dataflow id="5926" from="StgValue_3576" to="llike_1_addr_90" fromId="3576" toId="1311">
</dataflow>
<dataflow id="5927" from="zext_ln54_34" to="llike_1_addr_90" fromId="1309" toId="1311">
</dataflow>
<dataflow id="5928" from="min_s_41" to="zext_ln55_2" fromId="1245" toId="1312">
</dataflow>
<dataflow id="5929" from="p_78" to="bitcast_ln55_32" fromId="1203" toId="1313">
</dataflow>
<dataflow id="5930" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_354" fromId="4538" toId="1314">
</dataflow>
<dataflow id="5931" from="bitcast_ln55_32" to="tmp_354" fromId="1313" toId="1314">
</dataflow>
<dataflow id="5932" from="StgValue_4541" to="tmp_354" fromId="4541" toId="1314">
</dataflow>
<dataflow id="5933" from="StgValue_4543" to="tmp_354" fromId="4543" toId="1314">
</dataflow>
<dataflow id="5934" from="bitcast_ln55_32" to="trunc_ln55_32" fromId="1313" toId="1315">
</dataflow>
<dataflow id="5935" from="min_p_159" to="bitcast_ln55_33" fromId="1286" toId="1316">
</dataflow>
<dataflow id="5936" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_355" fromId="4538" toId="1317">
</dataflow>
<dataflow id="5937" from="bitcast_ln55_33" to="tmp_355" fromId="1316" toId="1317">
</dataflow>
<dataflow id="5938" from="StgValue_4541" to="tmp_355" fromId="4541" toId="1317">
</dataflow>
<dataflow id="5939" from="StgValue_4543" to="tmp_355" fromId="4543" toId="1317">
</dataflow>
<dataflow id="5940" from="bitcast_ln55_33" to="trunc_ln55_33" fromId="1316" toId="1318">
</dataflow>
<dataflow id="5941" from="tmp_354" to="icmp_ln55_64" fromId="1314" toId="1319">
</dataflow>
<dataflow id="5942" from="StgValue_4553" to="icmp_ln55_64" fromId="4553" toId="1319">
</dataflow>
<dataflow id="5943" from="trunc_ln55_32" to="icmp_ln55_65" fromId="1315" toId="1320">
</dataflow>
<dataflow id="5944" from="StgValue_4556" to="icmp_ln55_65" fromId="4556" toId="1320">
</dataflow>
<dataflow id="5945" from="icmp_ln55_65" to="or_ln55_63" fromId="1320" toId="1321">
</dataflow>
<dataflow id="5946" from="icmp_ln55_64" to="or_ln55_63" fromId="1319" toId="1321">
</dataflow>
<dataflow id="5947" from="tmp_355" to="icmp_ln55_66" fromId="1317" toId="1322">
</dataflow>
<dataflow id="5948" from="StgValue_4553" to="icmp_ln55_66" fromId="4553" toId="1322">
</dataflow>
<dataflow id="5949" from="trunc_ln55_33" to="icmp_ln55_67" fromId="1318" toId="1323">
</dataflow>
<dataflow id="5950" from="StgValue_4556" to="icmp_ln55_67" fromId="4556" toId="1323">
</dataflow>
<dataflow id="5951" from="icmp_ln55_67" to="or_ln55_64" fromId="1323" toId="1324">
</dataflow>
<dataflow id="5952" from="icmp_ln55_66" to="or_ln55_64" fromId="1322" toId="1324">
</dataflow>
<dataflow id="5953" from="or_ln55_63" to="and_ln55_32" fromId="1321" toId="1325">
</dataflow>
<dataflow id="5954" from="or_ln55_64" to="and_ln55_32" fromId="1324" toId="1325">
</dataflow>
<dataflow id="5955" from="p_78" to="tmp_356" fromId="1203" toId="1326">
</dataflow>
<dataflow id="5956" from="min_p_159" to="tmp_356" fromId="1286" toId="1326">
</dataflow>
<dataflow id="5957" from="and_ln55_32" to="and_ln55_33" fromId="1325" toId="1327">
</dataflow>
<dataflow id="5958" from="tmp_356" to="and_ln55_33" fromId="1326" toId="1327">
</dataflow>
<dataflow id="5959" from="and_ln55_33" to="min_p_161" fromId="1327" toId="1328">
</dataflow>
<dataflow id="5960" from="p_78" to="min_p_161" fromId="1203" toId="1328">
</dataflow>
<dataflow id="5961" from="min_p_159" to="min_p_161" fromId="1286" toId="1328">
</dataflow>
<dataflow id="5962" from="and_ln55_33" to="select_ln55_28" fromId="1327" toId="1329">
</dataflow>
<dataflow id="5964" from="StgValue_5963" to="select_ln55_28" fromId="5963" toId="1329">
</dataflow>
<dataflow id="5966" from="StgValue_5965" to="select_ln55_28" fromId="5965" toId="1329">
</dataflow>
<dataflow id="5967" from="and_ln55_33" to="or_ln55_7" fromId="1327" toId="1330">
</dataflow>
<dataflow id="5968" from="and_ln55_31" to="or_ln55_7" fromId="1285" toId="1330">
</dataflow>
<dataflow id="5969" from="or_ln55_7" to="min_s_42" fromId="1330" toId="1331">
</dataflow>
<dataflow id="5970" from="select_ln55_28" to="min_s_42" fromId="1329" toId="1331">
</dataflow>
<dataflow id="5971" from="zext_ln55_2" to="min_s_42" fromId="1312" toId="1331">
</dataflow>
<dataflow id="5972" from="p_79" to="tmp_361" fromId="1247" toId="1332">
</dataflow>
<dataflow id="5973" from="min_p_161" to="tmp_361" fromId="1328" toId="1332">
</dataflow>
<dataflow id="5974" from="tmp_248" to="p_81" fromId="1135" toId="1333">
</dataflow>
<dataflow id="5975" from="bitcast_ln54_59" to="p_81" fromId="1167" toId="1333">
</dataflow>
<dataflow id="5976" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1334">
</dataflow>
<dataflow id="5977" from="p_81" to="specfucore_ln8" fromId="1333" toId="1334">
</dataflow>
<dataflow id="5978" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1334">
</dataflow>
<dataflow id="5979" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1334">
</dataflow>
<dataflow id="5980" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1334">
</dataflow>
<dataflow id="5981" from="tmp_259" to="p_82" fromId="1179" toId="1335">
</dataflow>
<dataflow id="5982" from="bitcast_ln54_62" to="p_82" fromId="1208" toId="1335">
</dataflow>
<dataflow id="5983" from="tmp_270" to="p_83" fromId="1220" toId="1336">
</dataflow>
<dataflow id="5984" from="bitcast_ln54_65" to="p_83" fromId="1252" toId="1336">
</dataflow>
<dataflow id="5985" from="tmp_281" to="p_84" fromId="1264" toId="1337">
</dataflow>
<dataflow id="5986" from="bitcast_ln54_68" to="p_84" fromId="1293" toId="1337">
</dataflow>
<dataflow id="5987" from="tmp_386" to="bitcast_ln54_71" fromId="470" toId="1338">
</dataflow>
<dataflow id="5988" from="tmp_292" to="p_85" fromId="1305" toId="1339">
</dataflow>
<dataflow id="5989" from="bitcast_ln54_71" to="p_85" fromId="1338" toId="1339">
</dataflow>
<dataflow id="5990" from="llike_addr_89" to="llike_load_53" fromId="1269" toId="1340">
</dataflow>
<dataflow id="5991" from="shl_ln1" to="zext_ln54_129" fromId="161" toId="1341">
</dataflow>
<dataflow id="5992" from="llike_load_53" to="lshr_ln54_54" fromId="1340" toId="1342">
</dataflow>
<dataflow id="5993" from="zext_ln54_129" to="lshr_ln54_54" fromId="1341" toId="1342">
</dataflow>
<dataflow id="5994" from="lshr_ln54_54" to="trunc_ln54_63" fromId="1342" toId="1343">
</dataflow>
<dataflow id="5995" from="trunc_ln54_63" to="bitcast_ln54_72" fromId="1343" toId="1344">
</dataflow>
<dataflow id="5996" from="llike_1_addr_89" to="llike_1_load_54" fromId="1270" toId="1345">
</dataflow>
<dataflow id="5997" from="shl_ln1" to="zext_ln54_130" fromId="161" toId="1346">
</dataflow>
<dataflow id="5998" from="llike_1_load_54" to="lshr_ln54_55" fromId="1345" toId="1347">
</dataflow>
<dataflow id="5999" from="zext_ln54_130" to="lshr_ln54_55" fromId="1346" toId="1347">
</dataflow>
<dataflow id="6000" from="lshr_ln54_55" to="trunc_ln54_64" fromId="1347" toId="1348">
</dataflow>
<dataflow id="6001" from="trunc_ln54_64" to="bitcast_ln54_73" fromId="1348" toId="1349">
</dataflow>
<dataflow id="6002" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_303" fromId="3700" toId="1350">
</dataflow>
<dataflow id="6003" from="bitcast_ln54_72" to="tmp_303" fromId="1344" toId="1350">
</dataflow>
<dataflow id="6004" from="bitcast_ln54_73" to="tmp_303" fromId="1349" toId="1350">
</dataflow>
<dataflow id="6005" from="tmp_12" to="tmp_303" fromId="120" toId="1350">
</dataflow>
<dataflow id="6006" from="llike_addr_90" to="llike_load_55" fromId="1310" toId="1351">
</dataflow>
<dataflow id="6007" from="llike_1_addr_90" to="llike_1_load_56" fromId="1311" toId="1352">
</dataflow>
<dataflow id="6008" from="tmp_s" to="or_ln54_26" fromId="148" toId="1353">
</dataflow>
<dataflow id="6010" from="StgValue_6009" to="or_ln54_26" fromId="6009" toId="1353">
</dataflow>
<dataflow id="6011" from="or_ln54_26" to="zext_ln54_35" fromId="1353" toId="1354">
</dataflow>
<dataflow id="6012" from="llike" to="llike_addr_91" fromId="3443" toId="1355">
</dataflow>
<dataflow id="6013" from="StgValue_3576" to="llike_addr_91" fromId="3576" toId="1355">
</dataflow>
<dataflow id="6014" from="zext_ln54_35" to="llike_addr_91" fromId="1354" toId="1355">
</dataflow>
<dataflow id="6015" from="llike_1" to="llike_1_addr_91" fromId="3444" toId="1356">
</dataflow>
<dataflow id="6016" from="StgValue_3576" to="llike_1_addr_91" fromId="3576" toId="1356">
</dataflow>
<dataflow id="6017" from="zext_ln54_35" to="llike_1_addr_91" fromId="1354" toId="1356">
</dataflow>
<dataflow id="6018" from="p_79" to="bitcast_ln55_34" fromId="1247" toId="1357">
</dataflow>
<dataflow id="6019" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_358" fromId="4538" toId="1358">
</dataflow>
<dataflow id="6020" from="bitcast_ln55_34" to="tmp_358" fromId="1357" toId="1358">
</dataflow>
<dataflow id="6021" from="StgValue_4541" to="tmp_358" fromId="4541" toId="1358">
</dataflow>
<dataflow id="6022" from="StgValue_4543" to="tmp_358" fromId="4543" toId="1358">
</dataflow>
<dataflow id="6023" from="bitcast_ln55_34" to="trunc_ln55_34" fromId="1357" toId="1359">
</dataflow>
<dataflow id="6024" from="min_p_161" to="bitcast_ln55_35" fromId="1328" toId="1360">
</dataflow>
<dataflow id="6025" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_360" fromId="4538" toId="1361">
</dataflow>
<dataflow id="6026" from="bitcast_ln55_35" to="tmp_360" fromId="1360" toId="1361">
</dataflow>
<dataflow id="6027" from="StgValue_4541" to="tmp_360" fromId="4541" toId="1361">
</dataflow>
<dataflow id="6028" from="StgValue_4543" to="tmp_360" fromId="4543" toId="1361">
</dataflow>
<dataflow id="6029" from="bitcast_ln55_35" to="trunc_ln55_35" fromId="1360" toId="1362">
</dataflow>
<dataflow id="6030" from="tmp_358" to="icmp_ln55_68" fromId="1358" toId="1363">
</dataflow>
<dataflow id="6031" from="StgValue_4553" to="icmp_ln55_68" fromId="4553" toId="1363">
</dataflow>
<dataflow id="6032" from="trunc_ln55_34" to="icmp_ln55_69" fromId="1359" toId="1364">
</dataflow>
<dataflow id="6033" from="StgValue_4556" to="icmp_ln55_69" fromId="4556" toId="1364">
</dataflow>
<dataflow id="6034" from="icmp_ln55_69" to="or_ln55_65" fromId="1364" toId="1365">
</dataflow>
<dataflow id="6035" from="icmp_ln55_68" to="or_ln55_65" fromId="1363" toId="1365">
</dataflow>
<dataflow id="6036" from="tmp_360" to="icmp_ln55_70" fromId="1361" toId="1366">
</dataflow>
<dataflow id="6037" from="StgValue_4553" to="icmp_ln55_70" fromId="4553" toId="1366">
</dataflow>
<dataflow id="6038" from="trunc_ln55_35" to="icmp_ln55_71" fromId="1362" toId="1367">
</dataflow>
<dataflow id="6039" from="StgValue_4556" to="icmp_ln55_71" fromId="4556" toId="1367">
</dataflow>
<dataflow id="6040" from="icmp_ln55_71" to="or_ln55_66" fromId="1367" toId="1368">
</dataflow>
<dataflow id="6041" from="icmp_ln55_70" to="or_ln55_66" fromId="1366" toId="1368">
</dataflow>
<dataflow id="6042" from="or_ln55_65" to="and_ln55_34" fromId="1365" toId="1369">
</dataflow>
<dataflow id="6043" from="or_ln55_66" to="and_ln55_34" fromId="1368" toId="1369">
</dataflow>
<dataflow id="6044" from="p_79" to="tmp_361" fromId="1247" toId="1370">
</dataflow>
<dataflow id="6045" from="min_p_161" to="tmp_361" fromId="1328" toId="1370">
</dataflow>
<dataflow id="6046" from="and_ln55_34" to="and_ln55_35" fromId="1369" toId="1371">
</dataflow>
<dataflow id="6047" from="tmp_361" to="and_ln55_35" fromId="1370" toId="1371">
</dataflow>
<dataflow id="6048" from="and_ln55_35" to="min_p_163" fromId="1371" toId="1372">
</dataflow>
<dataflow id="6049" from="p_79" to="min_p_163" fromId="1247" toId="1372">
</dataflow>
<dataflow id="6050" from="min_p_161" to="min_p_163" fromId="1328" toId="1372">
</dataflow>
<dataflow id="6051" from="p_80" to="tmp_366" fromId="1288" toId="1373">
</dataflow>
<dataflow id="6052" from="min_p_163" to="tmp_366" fromId="1372" toId="1373">
</dataflow>
<dataflow id="6053" from="tmp_259" to="p_82" fromId="1179" toId="1374">
</dataflow>
<dataflow id="6054" from="bitcast_ln54_62" to="p_82" fromId="1208" toId="1374">
</dataflow>
<dataflow id="6055" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1375">
</dataflow>
<dataflow id="6056" from="p_82" to="specfucore_ln8" fromId="1374" toId="1375">
</dataflow>
<dataflow id="6057" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1375">
</dataflow>
<dataflow id="6058" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1375">
</dataflow>
<dataflow id="6059" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1375">
</dataflow>
<dataflow id="6060" from="tmp_270" to="p_83" fromId="1220" toId="1376">
</dataflow>
<dataflow id="6061" from="bitcast_ln54_65" to="p_83" fromId="1252" toId="1376">
</dataflow>
<dataflow id="6062" from="tmp_281" to="p_84" fromId="1264" toId="1377">
</dataflow>
<dataflow id="6063" from="bitcast_ln54_68" to="p_84" fromId="1293" toId="1377">
</dataflow>
<dataflow id="6064" from="tmp_292" to="p_85" fromId="1305" toId="1378">
</dataflow>
<dataflow id="6065" from="bitcast_ln54_71" to="p_85" fromId="1338" toId="1378">
</dataflow>
<dataflow id="6066" from="tmp_18" to="bitcast_ln54_74" fromId="471" toId="1379">
</dataflow>
<dataflow id="6067" from="tmp_303" to="p_86" fromId="1350" toId="1380">
</dataflow>
<dataflow id="6068" from="bitcast_ln54_74" to="p_86" fromId="1379" toId="1380">
</dataflow>
<dataflow id="6069" from="llike_addr_90" to="llike_load_55" fromId="1310" toId="1381">
</dataflow>
<dataflow id="6070" from="shl_ln1" to="zext_ln54_131" fromId="161" toId="1382">
</dataflow>
<dataflow id="6071" from="llike_load_55" to="lshr_ln54_56" fromId="1381" toId="1383">
</dataflow>
<dataflow id="6072" from="zext_ln54_131" to="lshr_ln54_56" fromId="1382" toId="1383">
</dataflow>
<dataflow id="6073" from="lshr_ln54_56" to="trunc_ln54_65" fromId="1383" toId="1384">
</dataflow>
<dataflow id="6074" from="trunc_ln54_65" to="bitcast_ln54_75" fromId="1384" toId="1385">
</dataflow>
<dataflow id="6075" from="llike_1_addr_90" to="llike_1_load_56" fromId="1311" toId="1386">
</dataflow>
<dataflow id="6076" from="shl_ln1" to="zext_ln54_132" fromId="161" toId="1387">
</dataflow>
<dataflow id="6077" from="llike_1_load_56" to="lshr_ln54_57" fromId="1386" toId="1388">
</dataflow>
<dataflow id="6078" from="zext_ln54_132" to="lshr_ln54_57" fromId="1387" toId="1388">
</dataflow>
<dataflow id="6079" from="lshr_ln54_57" to="trunc_ln54_66" fromId="1388" toId="1389">
</dataflow>
<dataflow id="6080" from="trunc_ln54_66" to="bitcast_ln54_76" fromId="1389" toId="1390">
</dataflow>
<dataflow id="6081" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_314" fromId="3700" toId="1391">
</dataflow>
<dataflow id="6082" from="bitcast_ln54_75" to="tmp_314" fromId="1385" toId="1391">
</dataflow>
<dataflow id="6083" from="bitcast_ln54_76" to="tmp_314" fromId="1390" toId="1391">
</dataflow>
<dataflow id="6084" from="tmp_12" to="tmp_314" fromId="120" toId="1391">
</dataflow>
<dataflow id="6085" from="llike_addr_91" to="llike_load_57" fromId="1355" toId="1392">
</dataflow>
<dataflow id="6086" from="llike_1_addr_91" to="llike_1_load_58" fromId="1356" toId="1393">
</dataflow>
<dataflow id="6087" from="tmp_s" to="or_ln54_27" fromId="148" toId="1394">
</dataflow>
<dataflow id="6089" from="StgValue_6088" to="or_ln54_27" fromId="6088" toId="1394">
</dataflow>
<dataflow id="6090" from="or_ln54_27" to="zext_ln54_36" fromId="1394" toId="1395">
</dataflow>
<dataflow id="6091" from="llike" to="llike_addr_92" fromId="3443" toId="1396">
</dataflow>
<dataflow id="6092" from="StgValue_3576" to="llike_addr_92" fromId="3576" toId="1396">
</dataflow>
<dataflow id="6093" from="zext_ln54_36" to="llike_addr_92" fromId="1395" toId="1396">
</dataflow>
<dataflow id="6094" from="llike_1" to="llike_1_addr_92" fromId="3444" toId="1397">
</dataflow>
<dataflow id="6095" from="StgValue_3576" to="llike_1_addr_92" fromId="3576" toId="1397">
</dataflow>
<dataflow id="6096" from="zext_ln54_36" to="llike_1_addr_92" fromId="1395" toId="1397">
</dataflow>
<dataflow id="6097" from="p_80" to="bitcast_ln55_36" fromId="1288" toId="1398">
</dataflow>
<dataflow id="6098" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_364" fromId="4538" toId="1399">
</dataflow>
<dataflow id="6099" from="bitcast_ln55_36" to="tmp_364" fromId="1398" toId="1399">
</dataflow>
<dataflow id="6100" from="StgValue_4541" to="tmp_364" fromId="4541" toId="1399">
</dataflow>
<dataflow id="6101" from="StgValue_4543" to="tmp_364" fromId="4543" toId="1399">
</dataflow>
<dataflow id="6102" from="bitcast_ln55_36" to="trunc_ln55_36" fromId="1398" toId="1400">
</dataflow>
<dataflow id="6103" from="min_p_163" to="bitcast_ln55_37" fromId="1372" toId="1401">
</dataflow>
<dataflow id="6104" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_365" fromId="4538" toId="1402">
</dataflow>
<dataflow id="6105" from="bitcast_ln55_37" to="tmp_365" fromId="1401" toId="1402">
</dataflow>
<dataflow id="6106" from="StgValue_4541" to="tmp_365" fromId="4541" toId="1402">
</dataflow>
<dataflow id="6107" from="StgValue_4543" to="tmp_365" fromId="4543" toId="1402">
</dataflow>
<dataflow id="6108" from="bitcast_ln55_37" to="trunc_ln55_37" fromId="1401" toId="1403">
</dataflow>
<dataflow id="6109" from="tmp_364" to="icmp_ln55_72" fromId="1399" toId="1404">
</dataflow>
<dataflow id="6110" from="StgValue_4553" to="icmp_ln55_72" fromId="4553" toId="1404">
</dataflow>
<dataflow id="6111" from="trunc_ln55_36" to="icmp_ln55_73" fromId="1400" toId="1405">
</dataflow>
<dataflow id="6112" from="StgValue_4556" to="icmp_ln55_73" fromId="4556" toId="1405">
</dataflow>
<dataflow id="6113" from="icmp_ln55_73" to="or_ln55_67" fromId="1405" toId="1406">
</dataflow>
<dataflow id="6114" from="icmp_ln55_72" to="or_ln55_67" fromId="1404" toId="1406">
</dataflow>
<dataflow id="6115" from="tmp_365" to="icmp_ln55_74" fromId="1402" toId="1407">
</dataflow>
<dataflow id="6116" from="StgValue_4553" to="icmp_ln55_74" fromId="4553" toId="1407">
</dataflow>
<dataflow id="6117" from="trunc_ln55_37" to="icmp_ln55_75" fromId="1403" toId="1408">
</dataflow>
<dataflow id="6118" from="StgValue_4556" to="icmp_ln55_75" fromId="4556" toId="1408">
</dataflow>
<dataflow id="6119" from="icmp_ln55_75" to="or_ln55_68" fromId="1408" toId="1409">
</dataflow>
<dataflow id="6120" from="icmp_ln55_74" to="or_ln55_68" fromId="1407" toId="1409">
</dataflow>
<dataflow id="6121" from="or_ln55_67" to="and_ln55_36" fromId="1406" toId="1410">
</dataflow>
<dataflow id="6122" from="or_ln55_68" to="and_ln55_36" fromId="1409" toId="1410">
</dataflow>
<dataflow id="6123" from="p_80" to="tmp_366" fromId="1288" toId="1411">
</dataflow>
<dataflow id="6124" from="min_p_163" to="tmp_366" fromId="1372" toId="1411">
</dataflow>
<dataflow id="6125" from="and_ln55_36" to="and_ln55_37" fromId="1410" toId="1412">
</dataflow>
<dataflow id="6126" from="tmp_366" to="and_ln55_37" fromId="1411" toId="1412">
</dataflow>
<dataflow id="6127" from="and_ln55_37" to="min_p_165" fromId="1412" toId="1413">
</dataflow>
<dataflow id="6128" from="p_80" to="min_p_165" fromId="1288" toId="1413">
</dataflow>
<dataflow id="6129" from="min_p_163" to="min_p_165" fromId="1372" toId="1413">
</dataflow>
<dataflow id="6130" from="and_ln55_37" to="select_ln55_32" fromId="1412" toId="1414">
</dataflow>
<dataflow id="6132" from="StgValue_6131" to="select_ln55_32" fromId="6131" toId="1414">
</dataflow>
<dataflow id="6134" from="StgValue_6133" to="select_ln55_32" fromId="6133" toId="1414">
</dataflow>
<dataflow id="6135" from="and_ln55_37" to="or_ln55_8" fromId="1412" toId="1415">
</dataflow>
<dataflow id="6136" from="and_ln55_35" to="or_ln55_8" fromId="1371" toId="1415">
</dataflow>
<dataflow id="6137" from="or_ln55_8" to="min_s_43" fromId="1415" toId="1416">
</dataflow>
<dataflow id="6138" from="select_ln55_32" to="min_s_43" fromId="1414" toId="1416">
</dataflow>
<dataflow id="6139" from="min_s_42" to="min_s_43" fromId="1331" toId="1416">
</dataflow>
<dataflow id="6140" from="p_81" to="tmp_370" fromId="1333" toId="1417">
</dataflow>
<dataflow id="6141" from="min_p_165" to="tmp_370" fromId="1413" toId="1417">
</dataflow>
<dataflow id="6142" from="tmp_270" to="p_83" fromId="1220" toId="1418">
</dataflow>
<dataflow id="6143" from="bitcast_ln54_65" to="p_83" fromId="1252" toId="1418">
</dataflow>
<dataflow id="6144" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1419">
</dataflow>
<dataflow id="6145" from="p_83" to="specfucore_ln8" fromId="1418" toId="1419">
</dataflow>
<dataflow id="6146" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1419">
</dataflow>
<dataflow id="6147" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1419">
</dataflow>
<dataflow id="6148" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1419">
</dataflow>
<dataflow id="6149" from="tmp_281" to="p_84" fromId="1264" toId="1420">
</dataflow>
<dataflow id="6150" from="bitcast_ln54_68" to="p_84" fromId="1293" toId="1420">
</dataflow>
<dataflow id="6151" from="tmp_292" to="p_85" fromId="1305" toId="1421">
</dataflow>
<dataflow id="6152" from="bitcast_ln54_71" to="p_85" fromId="1338" toId="1421">
</dataflow>
<dataflow id="6153" from="tmp_303" to="p_86" fromId="1350" toId="1422">
</dataflow>
<dataflow id="6154" from="bitcast_ln54_74" to="p_86" fromId="1379" toId="1422">
</dataflow>
<dataflow id="6155" from="tmp_19" to="bitcast_ln54_77" fromId="519" toId="1423">
</dataflow>
<dataflow id="6156" from="tmp_314" to="p_87" fromId="1391" toId="1424">
</dataflow>
<dataflow id="6157" from="bitcast_ln54_77" to="p_87" fromId="1423" toId="1424">
</dataflow>
<dataflow id="6158" from="llike_addr_91" to="llike_load_57" fromId="1355" toId="1425">
</dataflow>
<dataflow id="6159" from="shl_ln1" to="zext_ln54_133" fromId="161" toId="1426">
</dataflow>
<dataflow id="6160" from="llike_load_57" to="lshr_ln54_58" fromId="1425" toId="1427">
</dataflow>
<dataflow id="6161" from="zext_ln54_133" to="lshr_ln54_58" fromId="1426" toId="1427">
</dataflow>
<dataflow id="6162" from="lshr_ln54_58" to="trunc_ln54_67" fromId="1427" toId="1428">
</dataflow>
<dataflow id="6163" from="trunc_ln54_67" to="bitcast_ln54_78" fromId="1428" toId="1429">
</dataflow>
<dataflow id="6164" from="llike_1_addr_91" to="llike_1_load_58" fromId="1356" toId="1430">
</dataflow>
<dataflow id="6165" from="shl_ln1" to="zext_ln54_134" fromId="161" toId="1431">
</dataflow>
<dataflow id="6166" from="llike_1_load_58" to="lshr_ln54_59" fromId="1430" toId="1432">
</dataflow>
<dataflow id="6167" from="zext_ln54_134" to="lshr_ln54_59" fromId="1431" toId="1432">
</dataflow>
<dataflow id="6168" from="lshr_ln54_59" to="trunc_ln54_68" fromId="1432" toId="1433">
</dataflow>
<dataflow id="6169" from="trunc_ln54_68" to="bitcast_ln54_79" fromId="1433" toId="1434">
</dataflow>
<dataflow id="6170" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_325" fromId="3700" toId="1435">
</dataflow>
<dataflow id="6171" from="bitcast_ln54_78" to="tmp_325" fromId="1429" toId="1435">
</dataflow>
<dataflow id="6172" from="bitcast_ln54_79" to="tmp_325" fromId="1434" toId="1435">
</dataflow>
<dataflow id="6173" from="tmp_12" to="tmp_325" fromId="120" toId="1435">
</dataflow>
<dataflow id="6174" from="llike_addr_92" to="llike_load_59" fromId="1396" toId="1436">
</dataflow>
<dataflow id="6175" from="llike_1_addr_92" to="llike_1_load_60" fromId="1397" toId="1437">
</dataflow>
<dataflow id="6176" from="tmp_s" to="or_ln54_28" fromId="148" toId="1438">
</dataflow>
<dataflow id="6178" from="StgValue_6177" to="or_ln54_28" fromId="6177" toId="1438">
</dataflow>
<dataflow id="6179" from="or_ln54_28" to="zext_ln54_37" fromId="1438" toId="1439">
</dataflow>
<dataflow id="6180" from="llike" to="llike_addr_93" fromId="3443" toId="1440">
</dataflow>
<dataflow id="6181" from="StgValue_3576" to="llike_addr_93" fromId="3576" toId="1440">
</dataflow>
<dataflow id="6182" from="zext_ln54_37" to="llike_addr_93" fromId="1439" toId="1440">
</dataflow>
<dataflow id="6183" from="llike_1" to="llike_1_addr_93" fromId="3444" toId="1441">
</dataflow>
<dataflow id="6184" from="StgValue_3576" to="llike_1_addr_93" fromId="3576" toId="1441">
</dataflow>
<dataflow id="6185" from="zext_ln54_37" to="llike_1_addr_93" fromId="1439" toId="1441">
</dataflow>
<dataflow id="6186" from="p_81" to="bitcast_ln55_38" fromId="1333" toId="1442">
</dataflow>
<dataflow id="6187" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_368" fromId="4538" toId="1443">
</dataflow>
<dataflow id="6188" from="bitcast_ln55_38" to="tmp_368" fromId="1442" toId="1443">
</dataflow>
<dataflow id="6189" from="StgValue_4541" to="tmp_368" fromId="4541" toId="1443">
</dataflow>
<dataflow id="6190" from="StgValue_4543" to="tmp_368" fromId="4543" toId="1443">
</dataflow>
<dataflow id="6191" from="bitcast_ln55_38" to="trunc_ln55_38" fromId="1442" toId="1444">
</dataflow>
<dataflow id="6192" from="min_p_165" to="bitcast_ln55_39" fromId="1413" toId="1445">
</dataflow>
<dataflow id="6193" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_369" fromId="4538" toId="1446">
</dataflow>
<dataflow id="6194" from="bitcast_ln55_39" to="tmp_369" fromId="1445" toId="1446">
</dataflow>
<dataflow id="6195" from="StgValue_4541" to="tmp_369" fromId="4541" toId="1446">
</dataflow>
<dataflow id="6196" from="StgValue_4543" to="tmp_369" fromId="4543" toId="1446">
</dataflow>
<dataflow id="6197" from="bitcast_ln55_39" to="trunc_ln55_39" fromId="1445" toId="1447">
</dataflow>
<dataflow id="6198" from="tmp_368" to="icmp_ln55_76" fromId="1443" toId="1448">
</dataflow>
<dataflow id="6199" from="StgValue_4553" to="icmp_ln55_76" fromId="4553" toId="1448">
</dataflow>
<dataflow id="6200" from="trunc_ln55_38" to="icmp_ln55_77" fromId="1444" toId="1449">
</dataflow>
<dataflow id="6201" from="StgValue_4556" to="icmp_ln55_77" fromId="4556" toId="1449">
</dataflow>
<dataflow id="6202" from="icmp_ln55_77" to="or_ln55_69" fromId="1449" toId="1450">
</dataflow>
<dataflow id="6203" from="icmp_ln55_76" to="or_ln55_69" fromId="1448" toId="1450">
</dataflow>
<dataflow id="6204" from="tmp_369" to="icmp_ln55_78" fromId="1446" toId="1451">
</dataflow>
<dataflow id="6205" from="StgValue_4553" to="icmp_ln55_78" fromId="4553" toId="1451">
</dataflow>
<dataflow id="6206" from="trunc_ln55_39" to="icmp_ln55_79" fromId="1447" toId="1452">
</dataflow>
<dataflow id="6207" from="StgValue_4556" to="icmp_ln55_79" fromId="4556" toId="1452">
</dataflow>
<dataflow id="6208" from="icmp_ln55_79" to="or_ln55_70" fromId="1452" toId="1453">
</dataflow>
<dataflow id="6209" from="icmp_ln55_78" to="or_ln55_70" fromId="1451" toId="1453">
</dataflow>
<dataflow id="6210" from="or_ln55_69" to="and_ln55_38" fromId="1450" toId="1454">
</dataflow>
<dataflow id="6211" from="or_ln55_70" to="and_ln55_38" fromId="1453" toId="1454">
</dataflow>
<dataflow id="6212" from="p_81" to="tmp_370" fromId="1333" toId="1455">
</dataflow>
<dataflow id="6213" from="min_p_165" to="tmp_370" fromId="1413" toId="1455">
</dataflow>
<dataflow id="6214" from="and_ln55_38" to="and_ln55_39" fromId="1454" toId="1456">
</dataflow>
<dataflow id="6215" from="tmp_370" to="and_ln55_39" fromId="1455" toId="1456">
</dataflow>
<dataflow id="6216" from="and_ln55_39" to="min_p_167" fromId="1456" toId="1457">
</dataflow>
<dataflow id="6217" from="p_81" to="min_p_167" fromId="1333" toId="1457">
</dataflow>
<dataflow id="6218" from="min_p_165" to="min_p_167" fromId="1413" toId="1457">
</dataflow>
<dataflow id="6219" from="p_82" to="tmp_376" fromId="1374" toId="1458">
</dataflow>
<dataflow id="6220" from="min_p_167" to="tmp_376" fromId="1457" toId="1458">
</dataflow>
<dataflow id="6221" from="tmp_281" to="p_84" fromId="1264" toId="1459">
</dataflow>
<dataflow id="6222" from="bitcast_ln54_68" to="p_84" fromId="1293" toId="1459">
</dataflow>
<dataflow id="6223" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1460">
</dataflow>
<dataflow id="6224" from="p_84" to="specfucore_ln8" fromId="1459" toId="1460">
</dataflow>
<dataflow id="6225" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1460">
</dataflow>
<dataflow id="6226" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1460">
</dataflow>
<dataflow id="6227" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1460">
</dataflow>
<dataflow id="6228" from="tmp_292" to="p_85" fromId="1305" toId="1461">
</dataflow>
<dataflow id="6229" from="bitcast_ln54_71" to="p_85" fromId="1338" toId="1461">
</dataflow>
<dataflow id="6230" from="tmp_303" to="p_86" fromId="1350" toId="1462">
</dataflow>
<dataflow id="6231" from="bitcast_ln54_74" to="p_86" fromId="1379" toId="1462">
</dataflow>
<dataflow id="6232" from="tmp_314" to="p_87" fromId="1391" toId="1463">
</dataflow>
<dataflow id="6233" from="bitcast_ln54_77" to="p_87" fromId="1423" toId="1463">
</dataflow>
<dataflow id="6234" from="tmp_20" to="bitcast_ln54_80" fromId="520" toId="1464">
</dataflow>
<dataflow id="6235" from="tmp_325" to="p_88" fromId="1435" toId="1465">
</dataflow>
<dataflow id="6236" from="bitcast_ln54_80" to="p_88" fromId="1464" toId="1465">
</dataflow>
<dataflow id="6237" from="llike_addr_92" to="llike_load_59" fromId="1396" toId="1466">
</dataflow>
<dataflow id="6238" from="shl_ln1" to="zext_ln54_135" fromId="161" toId="1467">
</dataflow>
<dataflow id="6239" from="llike_load_59" to="lshr_ln54_60" fromId="1466" toId="1468">
</dataflow>
<dataflow id="6240" from="zext_ln54_135" to="lshr_ln54_60" fromId="1467" toId="1468">
</dataflow>
<dataflow id="6241" from="lshr_ln54_60" to="trunc_ln54_69" fromId="1468" toId="1469">
</dataflow>
<dataflow id="6242" from="trunc_ln54_69" to="bitcast_ln54_81" fromId="1469" toId="1470">
</dataflow>
<dataflow id="6243" from="llike_1_addr_92" to="llike_1_load_60" fromId="1397" toId="1471">
</dataflow>
<dataflow id="6244" from="shl_ln1" to="zext_ln54_136" fromId="161" toId="1472">
</dataflow>
<dataflow id="6245" from="llike_1_load_60" to="lshr_ln54_61" fromId="1471" toId="1473">
</dataflow>
<dataflow id="6246" from="zext_ln54_136" to="lshr_ln54_61" fromId="1472" toId="1473">
</dataflow>
<dataflow id="6247" from="lshr_ln54_61" to="trunc_ln54_70" fromId="1473" toId="1474">
</dataflow>
<dataflow id="6248" from="trunc_ln54_70" to="bitcast_ln54_82" fromId="1474" toId="1475">
</dataflow>
<dataflow id="6249" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_336" fromId="3700" toId="1476">
</dataflow>
<dataflow id="6250" from="bitcast_ln54_81" to="tmp_336" fromId="1470" toId="1476">
</dataflow>
<dataflow id="6251" from="bitcast_ln54_82" to="tmp_336" fromId="1475" toId="1476">
</dataflow>
<dataflow id="6252" from="tmp_12" to="tmp_336" fromId="120" toId="1476">
</dataflow>
<dataflow id="6253" from="llike_addr_93" to="llike_load_61" fromId="1440" toId="1477">
</dataflow>
<dataflow id="6254" from="llike_1_addr_93" to="llike_1_load_62" fromId="1441" toId="1478">
</dataflow>
<dataflow id="6255" from="tmp_s" to="or_ln54_29" fromId="148" toId="1479">
</dataflow>
<dataflow id="6257" from="StgValue_6256" to="or_ln54_29" fromId="6256" toId="1479">
</dataflow>
<dataflow id="6258" from="or_ln54_29" to="zext_ln54_38" fromId="1479" toId="1480">
</dataflow>
<dataflow id="6259" from="llike" to="llike_addr_94" fromId="3443" toId="1481">
</dataflow>
<dataflow id="6260" from="StgValue_3576" to="llike_addr_94" fromId="3576" toId="1481">
</dataflow>
<dataflow id="6261" from="zext_ln54_38" to="llike_addr_94" fromId="1480" toId="1481">
</dataflow>
<dataflow id="6262" from="llike_1" to="llike_1_addr_94" fromId="3444" toId="1482">
</dataflow>
<dataflow id="6263" from="StgValue_3576" to="llike_1_addr_94" fromId="3576" toId="1482">
</dataflow>
<dataflow id="6264" from="zext_ln54_38" to="llike_1_addr_94" fromId="1480" toId="1482">
</dataflow>
<dataflow id="6265" from="p_82" to="bitcast_ln55_40" fromId="1374" toId="1483">
</dataflow>
<dataflow id="6266" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_373" fromId="4538" toId="1484">
</dataflow>
<dataflow id="6267" from="bitcast_ln55_40" to="tmp_373" fromId="1483" toId="1484">
</dataflow>
<dataflow id="6268" from="StgValue_4541" to="tmp_373" fromId="4541" toId="1484">
</dataflow>
<dataflow id="6269" from="StgValue_4543" to="tmp_373" fromId="4543" toId="1484">
</dataflow>
<dataflow id="6270" from="bitcast_ln55_40" to="trunc_ln55_40" fromId="1483" toId="1485">
</dataflow>
<dataflow id="6271" from="min_p_167" to="bitcast_ln55_41" fromId="1457" toId="1486">
</dataflow>
<dataflow id="6272" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_375" fromId="4538" toId="1487">
</dataflow>
<dataflow id="6273" from="bitcast_ln55_41" to="tmp_375" fromId="1486" toId="1487">
</dataflow>
<dataflow id="6274" from="StgValue_4541" to="tmp_375" fromId="4541" toId="1487">
</dataflow>
<dataflow id="6275" from="StgValue_4543" to="tmp_375" fromId="4543" toId="1487">
</dataflow>
<dataflow id="6276" from="bitcast_ln55_41" to="trunc_ln55_41" fromId="1486" toId="1488">
</dataflow>
<dataflow id="6277" from="tmp_373" to="icmp_ln55_80" fromId="1484" toId="1489">
</dataflow>
<dataflow id="6278" from="StgValue_4553" to="icmp_ln55_80" fromId="4553" toId="1489">
</dataflow>
<dataflow id="6279" from="trunc_ln55_40" to="icmp_ln55_81" fromId="1485" toId="1490">
</dataflow>
<dataflow id="6280" from="StgValue_4556" to="icmp_ln55_81" fromId="4556" toId="1490">
</dataflow>
<dataflow id="6281" from="icmp_ln55_81" to="or_ln55_71" fromId="1490" toId="1491">
</dataflow>
<dataflow id="6282" from="icmp_ln55_80" to="or_ln55_71" fromId="1489" toId="1491">
</dataflow>
<dataflow id="6283" from="tmp_375" to="icmp_ln55_82" fromId="1487" toId="1492">
</dataflow>
<dataflow id="6284" from="StgValue_4553" to="icmp_ln55_82" fromId="4553" toId="1492">
</dataflow>
<dataflow id="6285" from="trunc_ln55_41" to="icmp_ln55_83" fromId="1488" toId="1493">
</dataflow>
<dataflow id="6286" from="StgValue_4556" to="icmp_ln55_83" fromId="4556" toId="1493">
</dataflow>
<dataflow id="6287" from="icmp_ln55_83" to="or_ln55_72" fromId="1493" toId="1494">
</dataflow>
<dataflow id="6288" from="icmp_ln55_82" to="or_ln55_72" fromId="1492" toId="1494">
</dataflow>
<dataflow id="6289" from="or_ln55_71" to="and_ln55_40" fromId="1491" toId="1495">
</dataflow>
<dataflow id="6290" from="or_ln55_72" to="and_ln55_40" fromId="1494" toId="1495">
</dataflow>
<dataflow id="6291" from="p_82" to="tmp_376" fromId="1374" toId="1496">
</dataflow>
<dataflow id="6292" from="min_p_167" to="tmp_376" fromId="1457" toId="1496">
</dataflow>
<dataflow id="6293" from="and_ln55_40" to="and_ln55_41" fromId="1495" toId="1497">
</dataflow>
<dataflow id="6294" from="tmp_376" to="and_ln55_41" fromId="1496" toId="1497">
</dataflow>
<dataflow id="6295" from="and_ln55_41" to="min_p_169" fromId="1497" toId="1498">
</dataflow>
<dataflow id="6296" from="p_82" to="min_p_169" fromId="1374" toId="1498">
</dataflow>
<dataflow id="6297" from="min_p_167" to="min_p_169" fromId="1457" toId="1498">
</dataflow>
<dataflow id="6298" from="and_ln55_41" to="select_ln55_36" fromId="1497" toId="1499">
</dataflow>
<dataflow id="6300" from="StgValue_6299" to="select_ln55_36" fromId="6299" toId="1499">
</dataflow>
<dataflow id="6302" from="StgValue_6301" to="select_ln55_36" fromId="6301" toId="1499">
</dataflow>
<dataflow id="6303" from="and_ln55_41" to="or_ln55_9" fromId="1497" toId="1500">
</dataflow>
<dataflow id="6304" from="and_ln55_39" to="or_ln55_9" fromId="1456" toId="1500">
</dataflow>
<dataflow id="6305" from="or_ln55_9" to="min_s_44" fromId="1500" toId="1501">
</dataflow>
<dataflow id="6306" from="select_ln55_36" to="min_s_44" fromId="1499" toId="1501">
</dataflow>
<dataflow id="6307" from="min_s_43" to="min_s_44" fromId="1416" toId="1501">
</dataflow>
<dataflow id="6308" from="p_83" to="tmp_380" fromId="1418" toId="1502">
</dataflow>
<dataflow id="6309" from="min_p_169" to="tmp_380" fromId="1498" toId="1502">
</dataflow>
<dataflow id="6310" from="tmp_292" to="p_85" fromId="1305" toId="1503">
</dataflow>
<dataflow id="6311" from="bitcast_ln54_71" to="p_85" fromId="1338" toId="1503">
</dataflow>
<dataflow id="6312" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1504">
</dataflow>
<dataflow id="6313" from="p_85" to="specfucore_ln8" fromId="1503" toId="1504">
</dataflow>
<dataflow id="6314" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1504">
</dataflow>
<dataflow id="6315" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1504">
</dataflow>
<dataflow id="6316" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1504">
</dataflow>
<dataflow id="6317" from="tmp_303" to="p_86" fromId="1350" toId="1505">
</dataflow>
<dataflow id="6318" from="bitcast_ln54_74" to="p_86" fromId="1379" toId="1505">
</dataflow>
<dataflow id="6319" from="tmp_314" to="p_87" fromId="1391" toId="1506">
</dataflow>
<dataflow id="6320" from="bitcast_ln54_77" to="p_87" fromId="1423" toId="1506">
</dataflow>
<dataflow id="6321" from="tmp_325" to="p_88" fromId="1435" toId="1507">
</dataflow>
<dataflow id="6322" from="bitcast_ln54_80" to="p_88" fromId="1464" toId="1507">
</dataflow>
<dataflow id="6323" from="tmp_400" to="bitcast_ln54_83" fromId="570" toId="1508">
</dataflow>
<dataflow id="6324" from="tmp_336" to="p_89" fromId="1476" toId="1509">
</dataflow>
<dataflow id="6325" from="bitcast_ln54_83" to="p_89" fromId="1508" toId="1509">
</dataflow>
<dataflow id="6326" from="llike_addr_93" to="llike_load_61" fromId="1440" toId="1510">
</dataflow>
<dataflow id="6327" from="shl_ln1" to="zext_ln54_137" fromId="161" toId="1511">
</dataflow>
<dataflow id="6328" from="llike_load_61" to="lshr_ln54_62" fromId="1510" toId="1512">
</dataflow>
<dataflow id="6329" from="zext_ln54_137" to="lshr_ln54_62" fromId="1511" toId="1512">
</dataflow>
<dataflow id="6330" from="lshr_ln54_62" to="trunc_ln54_71" fromId="1512" toId="1513">
</dataflow>
<dataflow id="6331" from="trunc_ln54_71" to="bitcast_ln54_84" fromId="1513" toId="1514">
</dataflow>
<dataflow id="6332" from="llike_1_addr_93" to="llike_1_load_62" fromId="1441" toId="1515">
</dataflow>
<dataflow id="6333" from="shl_ln1" to="zext_ln54_138" fromId="161" toId="1516">
</dataflow>
<dataflow id="6334" from="llike_1_load_62" to="lshr_ln54_63" fromId="1515" toId="1517">
</dataflow>
<dataflow id="6335" from="zext_ln54_138" to="lshr_ln54_63" fromId="1516" toId="1517">
</dataflow>
<dataflow id="6336" from="lshr_ln54_63" to="trunc_ln54_72" fromId="1517" toId="1518">
</dataflow>
<dataflow id="6337" from="trunc_ln54_72" to="bitcast_ln54_85" fromId="1518" toId="1519">
</dataflow>
<dataflow id="6338" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_347" fromId="3700" toId="1520">
</dataflow>
<dataflow id="6339" from="bitcast_ln54_84" to="tmp_347" fromId="1514" toId="1520">
</dataflow>
<dataflow id="6340" from="bitcast_ln54_85" to="tmp_347" fromId="1519" toId="1520">
</dataflow>
<dataflow id="6341" from="tmp_12" to="tmp_347" fromId="120" toId="1520">
</dataflow>
<dataflow id="6342" from="llike_addr_94" to="llike_load_63" fromId="1481" toId="1521">
</dataflow>
<dataflow id="6343" from="llike_1_addr_94" to="llike_1_load" fromId="1482" toId="1522">
</dataflow>
<dataflow id="6344" from="tmp_s" to="or_ln54_30" fromId="148" toId="1523">
</dataflow>
<dataflow id="6346" from="StgValue_6345" to="or_ln54_30" fromId="6345" toId="1523">
</dataflow>
<dataflow id="6347" from="or_ln54_30" to="zext_ln54_39" fromId="1523" toId="1524">
</dataflow>
<dataflow id="6348" from="llike" to="llike_addr_95" fromId="3443" toId="1525">
</dataflow>
<dataflow id="6349" from="StgValue_3576" to="llike_addr_95" fromId="3576" toId="1525">
</dataflow>
<dataflow id="6350" from="zext_ln54_39" to="llike_addr_95" fromId="1524" toId="1525">
</dataflow>
<dataflow id="6351" from="llike_1" to="llike_1_addr_95" fromId="3444" toId="1526">
</dataflow>
<dataflow id="6352" from="StgValue_3576" to="llike_1_addr_95" fromId="3576" toId="1526">
</dataflow>
<dataflow id="6353" from="zext_ln54_39" to="llike_1_addr_95" fromId="1524" toId="1526">
</dataflow>
<dataflow id="6354" from="p_83" to="bitcast_ln55_42" fromId="1418" toId="1527">
</dataflow>
<dataflow id="6355" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_378" fromId="4538" toId="1528">
</dataflow>
<dataflow id="6356" from="bitcast_ln55_42" to="tmp_378" fromId="1527" toId="1528">
</dataflow>
<dataflow id="6357" from="StgValue_4541" to="tmp_378" fromId="4541" toId="1528">
</dataflow>
<dataflow id="6358" from="StgValue_4543" to="tmp_378" fromId="4543" toId="1528">
</dataflow>
<dataflow id="6359" from="bitcast_ln55_42" to="trunc_ln55_42" fromId="1527" toId="1529">
</dataflow>
<dataflow id="6360" from="min_p_169" to="bitcast_ln55_43" fromId="1498" toId="1530">
</dataflow>
<dataflow id="6361" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_379" fromId="4538" toId="1531">
</dataflow>
<dataflow id="6362" from="bitcast_ln55_43" to="tmp_379" fromId="1530" toId="1531">
</dataflow>
<dataflow id="6363" from="StgValue_4541" to="tmp_379" fromId="4541" toId="1531">
</dataflow>
<dataflow id="6364" from="StgValue_4543" to="tmp_379" fromId="4543" toId="1531">
</dataflow>
<dataflow id="6365" from="bitcast_ln55_43" to="trunc_ln55_43" fromId="1530" toId="1532">
</dataflow>
<dataflow id="6366" from="tmp_378" to="icmp_ln55_84" fromId="1528" toId="1533">
</dataflow>
<dataflow id="6367" from="StgValue_4553" to="icmp_ln55_84" fromId="4553" toId="1533">
</dataflow>
<dataflow id="6368" from="trunc_ln55_42" to="icmp_ln55_85" fromId="1529" toId="1534">
</dataflow>
<dataflow id="6369" from="StgValue_4556" to="icmp_ln55_85" fromId="4556" toId="1534">
</dataflow>
<dataflow id="6370" from="icmp_ln55_85" to="or_ln55_73" fromId="1534" toId="1535">
</dataflow>
<dataflow id="6371" from="icmp_ln55_84" to="or_ln55_73" fromId="1533" toId="1535">
</dataflow>
<dataflow id="6372" from="tmp_379" to="icmp_ln55_86" fromId="1531" toId="1536">
</dataflow>
<dataflow id="6373" from="StgValue_4553" to="icmp_ln55_86" fromId="4553" toId="1536">
</dataflow>
<dataflow id="6374" from="trunc_ln55_43" to="icmp_ln55_87" fromId="1532" toId="1537">
</dataflow>
<dataflow id="6375" from="StgValue_4556" to="icmp_ln55_87" fromId="4556" toId="1537">
</dataflow>
<dataflow id="6376" from="icmp_ln55_87" to="or_ln55_74" fromId="1537" toId="1538">
</dataflow>
<dataflow id="6377" from="icmp_ln55_86" to="or_ln55_74" fromId="1536" toId="1538">
</dataflow>
<dataflow id="6378" from="or_ln55_73" to="and_ln55_42" fromId="1535" toId="1539">
</dataflow>
<dataflow id="6379" from="or_ln55_74" to="and_ln55_42" fromId="1538" toId="1539">
</dataflow>
<dataflow id="6380" from="p_83" to="tmp_380" fromId="1418" toId="1540">
</dataflow>
<dataflow id="6381" from="min_p_169" to="tmp_380" fromId="1498" toId="1540">
</dataflow>
<dataflow id="6382" from="and_ln55_42" to="and_ln55_43" fromId="1539" toId="1541">
</dataflow>
<dataflow id="6383" from="tmp_380" to="and_ln55_43" fromId="1540" toId="1541">
</dataflow>
<dataflow id="6384" from="and_ln55_43" to="min_p_171" fromId="1541" toId="1542">
</dataflow>
<dataflow id="6385" from="p_83" to="min_p_171" fromId="1418" toId="1542">
</dataflow>
<dataflow id="6386" from="min_p_169" to="min_p_171" fromId="1498" toId="1542">
</dataflow>
<dataflow id="6387" from="p_84" to="tmp_385" fromId="1459" toId="1543">
</dataflow>
<dataflow id="6388" from="min_p_171" to="tmp_385" fromId="1542" toId="1543">
</dataflow>
<dataflow id="6389" from="tmp_303" to="p_86" fromId="1350" toId="1544">
</dataflow>
<dataflow id="6390" from="bitcast_ln54_74" to="p_86" fromId="1379" toId="1544">
</dataflow>
<dataflow id="6391" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1545">
</dataflow>
<dataflow id="6392" from="p_86" to="specfucore_ln8" fromId="1544" toId="1545">
</dataflow>
<dataflow id="6393" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1545">
</dataflow>
<dataflow id="6394" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1545">
</dataflow>
<dataflow id="6395" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1545">
</dataflow>
<dataflow id="6396" from="tmp_314" to="p_87" fromId="1391" toId="1546">
</dataflow>
<dataflow id="6397" from="bitcast_ln54_77" to="p_87" fromId="1423" toId="1546">
</dataflow>
<dataflow id="6398" from="tmp_325" to="p_88" fromId="1435" toId="1547">
</dataflow>
<dataflow id="6399" from="bitcast_ln54_80" to="p_88" fromId="1464" toId="1547">
</dataflow>
<dataflow id="6400" from="tmp_336" to="p_89" fromId="1476" toId="1548">
</dataflow>
<dataflow id="6401" from="bitcast_ln54_83" to="p_89" fromId="1508" toId="1548">
</dataflow>
<dataflow id="6402" from="tmp_347" to="p_90" fromId="1520" toId="1549">
</dataflow>
<dataflow id="6403" from="tmp_350" to="p_90" fromId="578" toId="1549">
</dataflow>
<dataflow id="6404" from="llike_addr_94" to="llike_load_63" fromId="1481" toId="1550">
</dataflow>
<dataflow id="6405" from="shl_ln1" to="zext_ln54_141" fromId="161" toId="1551">
</dataflow>
<dataflow id="6406" from="llike_load_63" to="lshr_ln54_66" fromId="1550" toId="1552">
</dataflow>
<dataflow id="6407" from="zext_ln54_141" to="lshr_ln54_66" fromId="1551" toId="1552">
</dataflow>
<dataflow id="6408" from="lshr_ln54_66" to="trunc_ln54_75" fromId="1552" toId="1553">
</dataflow>
<dataflow id="6409" from="trunc_ln54_75" to="bitcast_ln54_88" fromId="1553" toId="1554">
</dataflow>
<dataflow id="6410" from="llike_1_addr_94" to="llike_1_load" fromId="1482" toId="1555">
</dataflow>
<dataflow id="6411" from="shl_ln1" to="zext_ln54_142" fromId="161" toId="1556">
</dataflow>
<dataflow id="6412" from="llike_1_load" to="lshr_ln54_67" fromId="1555" toId="1557">
</dataflow>
<dataflow id="6413" from="zext_ln54_142" to="lshr_ln54_67" fromId="1556" toId="1557">
</dataflow>
<dataflow id="6414" from="lshr_ln54_67" to="trunc_ln54_76" fromId="1557" toId="1558">
</dataflow>
<dataflow id="6415" from="trunc_ln54_76" to="bitcast_ln54_89" fromId="1558" toId="1559">
</dataflow>
<dataflow id="6416" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_359" fromId="3700" toId="1560">
</dataflow>
<dataflow id="6417" from="bitcast_ln54_88" to="tmp_359" fromId="1554" toId="1560">
</dataflow>
<dataflow id="6418" from="bitcast_ln54_89" to="tmp_359" fromId="1559" toId="1560">
</dataflow>
<dataflow id="6419" from="tmp_12" to="tmp_359" fromId="120" toId="1560">
</dataflow>
<dataflow id="6420" from="llike_addr_95" to="llike_load" fromId="1525" toId="1561">
</dataflow>
<dataflow id="6421" from="llike_1_addr_95" to="llike_1_load_64" fromId="1526" toId="1562">
</dataflow>
<dataflow id="6422" from="tmp_s" to="or_ln54_31" fromId="148" toId="1563">
</dataflow>
<dataflow id="6424" from="StgValue_6423" to="or_ln54_31" fromId="6423" toId="1563">
</dataflow>
<dataflow id="6425" from="or_ln54_31" to="zext_ln54_40" fromId="1563" toId="1564">
</dataflow>
<dataflow id="6426" from="llike" to="llike_addr_96" fromId="3443" toId="1565">
</dataflow>
<dataflow id="6427" from="StgValue_3576" to="llike_addr_96" fromId="3576" toId="1565">
</dataflow>
<dataflow id="6428" from="zext_ln54_40" to="llike_addr_96" fromId="1564" toId="1565">
</dataflow>
<dataflow id="6429" from="llike_1" to="llike_1_addr_96" fromId="3444" toId="1566">
</dataflow>
<dataflow id="6430" from="StgValue_3576" to="llike_1_addr_96" fromId="3576" toId="1566">
</dataflow>
<dataflow id="6431" from="zext_ln54_40" to="llike_1_addr_96" fromId="1564" toId="1566">
</dataflow>
<dataflow id="6432" from="p_84" to="bitcast_ln55_44" fromId="1459" toId="1567">
</dataflow>
<dataflow id="6433" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_382" fromId="4538" toId="1568">
</dataflow>
<dataflow id="6434" from="bitcast_ln55_44" to="tmp_382" fromId="1567" toId="1568">
</dataflow>
<dataflow id="6435" from="StgValue_4541" to="tmp_382" fromId="4541" toId="1568">
</dataflow>
<dataflow id="6436" from="StgValue_4543" to="tmp_382" fromId="4543" toId="1568">
</dataflow>
<dataflow id="6437" from="bitcast_ln55_44" to="trunc_ln55_44" fromId="1567" toId="1569">
</dataflow>
<dataflow id="6438" from="min_p_171" to="bitcast_ln55_45" fromId="1542" toId="1570">
</dataflow>
<dataflow id="6439" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_384" fromId="4538" toId="1571">
</dataflow>
<dataflow id="6440" from="bitcast_ln55_45" to="tmp_384" fromId="1570" toId="1571">
</dataflow>
<dataflow id="6441" from="StgValue_4541" to="tmp_384" fromId="4541" toId="1571">
</dataflow>
<dataflow id="6442" from="StgValue_4543" to="tmp_384" fromId="4543" toId="1571">
</dataflow>
<dataflow id="6443" from="bitcast_ln55_45" to="trunc_ln55_45" fromId="1570" toId="1572">
</dataflow>
<dataflow id="6444" from="tmp_382" to="icmp_ln55_88" fromId="1568" toId="1573">
</dataflow>
<dataflow id="6445" from="StgValue_4553" to="icmp_ln55_88" fromId="4553" toId="1573">
</dataflow>
<dataflow id="6446" from="trunc_ln55_44" to="icmp_ln55_89" fromId="1569" toId="1574">
</dataflow>
<dataflow id="6447" from="StgValue_4556" to="icmp_ln55_89" fromId="4556" toId="1574">
</dataflow>
<dataflow id="6448" from="icmp_ln55_89" to="or_ln55_75" fromId="1574" toId="1575">
</dataflow>
<dataflow id="6449" from="icmp_ln55_88" to="or_ln55_75" fromId="1573" toId="1575">
</dataflow>
<dataflow id="6450" from="tmp_384" to="icmp_ln55_90" fromId="1571" toId="1576">
</dataflow>
<dataflow id="6451" from="StgValue_4553" to="icmp_ln55_90" fromId="4553" toId="1576">
</dataflow>
<dataflow id="6452" from="trunc_ln55_45" to="icmp_ln55_91" fromId="1572" toId="1577">
</dataflow>
<dataflow id="6453" from="StgValue_4556" to="icmp_ln55_91" fromId="4556" toId="1577">
</dataflow>
<dataflow id="6454" from="icmp_ln55_91" to="or_ln55_76" fromId="1577" toId="1578">
</dataflow>
<dataflow id="6455" from="icmp_ln55_90" to="or_ln55_76" fromId="1576" toId="1578">
</dataflow>
<dataflow id="6456" from="or_ln55_75" to="and_ln55_44" fromId="1575" toId="1579">
</dataflow>
<dataflow id="6457" from="or_ln55_76" to="and_ln55_44" fromId="1578" toId="1579">
</dataflow>
<dataflow id="6458" from="p_84" to="tmp_385" fromId="1459" toId="1580">
</dataflow>
<dataflow id="6459" from="min_p_171" to="tmp_385" fromId="1542" toId="1580">
</dataflow>
<dataflow id="6460" from="and_ln55_44" to="and_ln55_45" fromId="1579" toId="1581">
</dataflow>
<dataflow id="6461" from="tmp_385" to="and_ln55_45" fromId="1580" toId="1581">
</dataflow>
<dataflow id="6462" from="and_ln55_45" to="min_p_173" fromId="1581" toId="1582">
</dataflow>
<dataflow id="6463" from="p_84" to="min_p_173" fromId="1459" toId="1582">
</dataflow>
<dataflow id="6464" from="min_p_171" to="min_p_173" fromId="1542" toId="1582">
</dataflow>
<dataflow id="6465" from="and_ln55_45" to="select_ln55_40" fromId="1581" toId="1583">
</dataflow>
<dataflow id="6467" from="StgValue_6466" to="select_ln55_40" fromId="6466" toId="1583">
</dataflow>
<dataflow id="6469" from="StgValue_6468" to="select_ln55_40" fromId="6468" toId="1583">
</dataflow>
<dataflow id="6470" from="and_ln55_45" to="or_ln55_10" fromId="1581" toId="1584">
</dataflow>
<dataflow id="6471" from="and_ln55_43" to="or_ln55_10" fromId="1541" toId="1584">
</dataflow>
<dataflow id="6472" from="or_ln55_10" to="min_s_45" fromId="1584" toId="1585">
</dataflow>
<dataflow id="6473" from="select_ln55_40" to="min_s_45" fromId="1583" toId="1585">
</dataflow>
<dataflow id="6474" from="min_s_44" to="min_s_45" fromId="1501" toId="1585">
</dataflow>
<dataflow id="6475" from="p_85" to="tmp_389" fromId="1503" toId="1586">
</dataflow>
<dataflow id="6476" from="min_p_173" to="tmp_389" fromId="1582" toId="1586">
</dataflow>
<dataflow id="6477" from="tmp_314" to="p_87" fromId="1391" toId="1587">
</dataflow>
<dataflow id="6478" from="bitcast_ln54_77" to="p_87" fromId="1423" toId="1587">
</dataflow>
<dataflow id="6479" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1588">
</dataflow>
<dataflow id="6480" from="p_87" to="specfucore_ln8" fromId="1587" toId="1588">
</dataflow>
<dataflow id="6481" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1588">
</dataflow>
<dataflow id="6482" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1588">
</dataflow>
<dataflow id="6483" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1588">
</dataflow>
<dataflow id="6484" from="tmp_325" to="p_88" fromId="1435" toId="1589">
</dataflow>
<dataflow id="6485" from="bitcast_ln54_80" to="p_88" fromId="1464" toId="1589">
</dataflow>
<dataflow id="6486" from="tmp_336" to="p_89" fromId="1476" toId="1590">
</dataflow>
<dataflow id="6487" from="bitcast_ln54_83" to="p_89" fromId="1508" toId="1590">
</dataflow>
<dataflow id="6488" from="tmp_347" to="p_90" fromId="1520" toId="1591">
</dataflow>
<dataflow id="6489" from="tmp_350" to="p_90" fromId="578" toId="1591">
</dataflow>
<dataflow id="6490" from="tmp_359" to="p_91" fromId="1560" toId="1592">
</dataflow>
<dataflow id="6491" from="tmp_362" to="p_91" fromId="701" toId="1592">
</dataflow>
<dataflow id="6492" from="llike_addr_95" to="llike_load" fromId="1525" toId="1593">
</dataflow>
<dataflow id="6493" from="shl_ln1" to="zext_ln54_145" fromId="161" toId="1594">
</dataflow>
<dataflow id="6494" from="llike_load" to="lshr_ln54_70" fromId="1593" toId="1595">
</dataflow>
<dataflow id="6495" from="zext_ln54_145" to="lshr_ln54_70" fromId="1594" toId="1595">
</dataflow>
<dataflow id="6496" from="lshr_ln54_70" to="trunc_ln54_79" fromId="1595" toId="1596">
</dataflow>
<dataflow id="6497" from="trunc_ln54_79" to="bitcast_ln54_92" fromId="1596" toId="1597">
</dataflow>
<dataflow id="6498" from="llike_1_addr_95" to="llike_1_load_64" fromId="1526" toId="1598">
</dataflow>
<dataflow id="6499" from="shl_ln1" to="zext_ln54_146" fromId="161" toId="1599">
</dataflow>
<dataflow id="6500" from="llike_1_load_64" to="lshr_ln54_71" fromId="1598" toId="1600">
</dataflow>
<dataflow id="6501" from="zext_ln54_146" to="lshr_ln54_71" fromId="1599" toId="1600">
</dataflow>
<dataflow id="6502" from="lshr_ln54_71" to="trunc_ln54_80" fromId="1600" toId="1601">
</dataflow>
<dataflow id="6503" from="trunc_ln54_80" to="bitcast_ln54_93" fromId="1601" toId="1602">
</dataflow>
<dataflow id="6504" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_371" fromId="3700" toId="1603">
</dataflow>
<dataflow id="6505" from="bitcast_ln54_92" to="tmp_371" fromId="1597" toId="1603">
</dataflow>
<dataflow id="6506" from="bitcast_ln54_93" to="tmp_371" fromId="1602" toId="1603">
</dataflow>
<dataflow id="6507" from="tmp_12" to="tmp_371" fromId="120" toId="1603">
</dataflow>
<dataflow id="6508" from="llike_addr_96" to="llike_load_64" fromId="1565" toId="1604">
</dataflow>
<dataflow id="6509" from="llike_1_addr_96" to="llike_1_load_65" fromId="1566" toId="1605">
</dataflow>
<dataflow id="6510" from="tmp_s" to="or_ln54_32" fromId="148" toId="1606">
</dataflow>
<dataflow id="6512" from="StgValue_6511" to="or_ln54_32" fromId="6511" toId="1606">
</dataflow>
<dataflow id="6513" from="or_ln54_32" to="zext_ln54_41" fromId="1606" toId="1607">
</dataflow>
<dataflow id="6514" from="llike" to="llike_addr_97" fromId="3443" toId="1608">
</dataflow>
<dataflow id="6515" from="StgValue_3576" to="llike_addr_97" fromId="3576" toId="1608">
</dataflow>
<dataflow id="6516" from="zext_ln54_41" to="llike_addr_97" fromId="1607" toId="1608">
</dataflow>
<dataflow id="6517" from="llike_1" to="llike_1_addr_97" fromId="3444" toId="1609">
</dataflow>
<dataflow id="6518" from="StgValue_3576" to="llike_1_addr_97" fromId="3576" toId="1609">
</dataflow>
<dataflow id="6519" from="zext_ln54_41" to="llike_1_addr_97" fromId="1607" toId="1609">
</dataflow>
<dataflow id="6520" from="p_85" to="bitcast_ln55_46" fromId="1503" toId="1610">
</dataflow>
<dataflow id="6521" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_387" fromId="4538" toId="1611">
</dataflow>
<dataflow id="6522" from="bitcast_ln55_46" to="tmp_387" fromId="1610" toId="1611">
</dataflow>
<dataflow id="6523" from="StgValue_4541" to="tmp_387" fromId="4541" toId="1611">
</dataflow>
<dataflow id="6524" from="StgValue_4543" to="tmp_387" fromId="4543" toId="1611">
</dataflow>
<dataflow id="6525" from="bitcast_ln55_46" to="trunc_ln55_46" fromId="1610" toId="1612">
</dataflow>
<dataflow id="6526" from="min_p_173" to="bitcast_ln55_47" fromId="1582" toId="1613">
</dataflow>
<dataflow id="6527" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_388" fromId="4538" toId="1614">
</dataflow>
<dataflow id="6528" from="bitcast_ln55_47" to="tmp_388" fromId="1613" toId="1614">
</dataflow>
<dataflow id="6529" from="StgValue_4541" to="tmp_388" fromId="4541" toId="1614">
</dataflow>
<dataflow id="6530" from="StgValue_4543" to="tmp_388" fromId="4543" toId="1614">
</dataflow>
<dataflow id="6531" from="bitcast_ln55_47" to="trunc_ln55_47" fromId="1613" toId="1615">
</dataflow>
<dataflow id="6532" from="tmp_387" to="icmp_ln55_92" fromId="1611" toId="1616">
</dataflow>
<dataflow id="6533" from="StgValue_4553" to="icmp_ln55_92" fromId="4553" toId="1616">
</dataflow>
<dataflow id="6534" from="trunc_ln55_46" to="icmp_ln55_93" fromId="1612" toId="1617">
</dataflow>
<dataflow id="6535" from="StgValue_4556" to="icmp_ln55_93" fromId="4556" toId="1617">
</dataflow>
<dataflow id="6536" from="icmp_ln55_93" to="or_ln55_77" fromId="1617" toId="1618">
</dataflow>
<dataflow id="6537" from="icmp_ln55_92" to="or_ln55_77" fromId="1616" toId="1618">
</dataflow>
<dataflow id="6538" from="tmp_388" to="icmp_ln55_94" fromId="1614" toId="1619">
</dataflow>
<dataflow id="6539" from="StgValue_4553" to="icmp_ln55_94" fromId="4553" toId="1619">
</dataflow>
<dataflow id="6540" from="trunc_ln55_47" to="icmp_ln55_95" fromId="1615" toId="1620">
</dataflow>
<dataflow id="6541" from="StgValue_4556" to="icmp_ln55_95" fromId="4556" toId="1620">
</dataflow>
<dataflow id="6542" from="icmp_ln55_95" to="or_ln55_78" fromId="1620" toId="1621">
</dataflow>
<dataflow id="6543" from="icmp_ln55_94" to="or_ln55_78" fromId="1619" toId="1621">
</dataflow>
<dataflow id="6544" from="or_ln55_77" to="and_ln55_46" fromId="1618" toId="1622">
</dataflow>
<dataflow id="6545" from="or_ln55_78" to="and_ln55_46" fromId="1621" toId="1622">
</dataflow>
<dataflow id="6546" from="p_85" to="tmp_389" fromId="1503" toId="1623">
</dataflow>
<dataflow id="6547" from="min_p_173" to="tmp_389" fromId="1582" toId="1623">
</dataflow>
<dataflow id="6548" from="and_ln55_46" to="and_ln55_47" fromId="1622" toId="1624">
</dataflow>
<dataflow id="6549" from="tmp_389" to="and_ln55_47" fromId="1623" toId="1624">
</dataflow>
<dataflow id="6550" from="and_ln55_47" to="min_p_175" fromId="1624" toId="1625">
</dataflow>
<dataflow id="6551" from="p_85" to="min_p_175" fromId="1503" toId="1625">
</dataflow>
<dataflow id="6552" from="min_p_173" to="min_p_175" fromId="1582" toId="1625">
</dataflow>
<dataflow id="6553" from="p_86" to="tmp_392" fromId="1544" toId="1626">
</dataflow>
<dataflow id="6554" from="min_p_175" to="tmp_392" fromId="1625" toId="1626">
</dataflow>
<dataflow id="6555" from="tmp_325" to="p_88" fromId="1435" toId="1627">
</dataflow>
<dataflow id="6556" from="bitcast_ln54_80" to="p_88" fromId="1464" toId="1627">
</dataflow>
<dataflow id="6557" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1628">
</dataflow>
<dataflow id="6558" from="p_88" to="specfucore_ln8" fromId="1627" toId="1628">
</dataflow>
<dataflow id="6559" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1628">
</dataflow>
<dataflow id="6560" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1628">
</dataflow>
<dataflow id="6561" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1628">
</dataflow>
<dataflow id="6562" from="tmp_336" to="p_89" fromId="1476" toId="1629">
</dataflow>
<dataflow id="6563" from="bitcast_ln54_83" to="p_89" fromId="1508" toId="1629">
</dataflow>
<dataflow id="6564" from="tmp_347" to="p_90" fromId="1520" toId="1630">
</dataflow>
<dataflow id="6565" from="tmp_350" to="p_90" fromId="578" toId="1630">
</dataflow>
<dataflow id="6566" from="tmp_359" to="p_91" fromId="1560" toId="1631">
</dataflow>
<dataflow id="6567" from="tmp_362" to="p_91" fromId="701" toId="1631">
</dataflow>
<dataflow id="6568" from="tmp_371" to="p_92" fromId="1603" toId="1632">
</dataflow>
<dataflow id="6569" from="tmp_374" to="p_92" fromId="707" toId="1632">
</dataflow>
<dataflow id="6570" from="llike_addr_96" to="llike_load_64" fromId="1565" toId="1633">
</dataflow>
<dataflow id="6571" from="shl_ln1" to="zext_ln54_149" fromId="161" toId="1634">
</dataflow>
<dataflow id="6572" from="llike_load_64" to="lshr_ln54_74" fromId="1633" toId="1635">
</dataflow>
<dataflow id="6573" from="zext_ln54_149" to="lshr_ln54_74" fromId="1634" toId="1635">
</dataflow>
<dataflow id="6574" from="lshr_ln54_74" to="trunc_ln54_83" fromId="1635" toId="1636">
</dataflow>
<dataflow id="6575" from="trunc_ln54_83" to="bitcast_ln54_96" fromId="1636" toId="1637">
</dataflow>
<dataflow id="6576" from="llike_1_addr_96" to="llike_1_load_65" fromId="1566" toId="1638">
</dataflow>
<dataflow id="6577" from="shl_ln1" to="zext_ln54_150" fromId="161" toId="1639">
</dataflow>
<dataflow id="6578" from="llike_1_load_65" to="lshr_ln54_75" fromId="1638" toId="1640">
</dataflow>
<dataflow id="6579" from="zext_ln54_150" to="lshr_ln54_75" fromId="1639" toId="1640">
</dataflow>
<dataflow id="6580" from="lshr_ln54_75" to="trunc_ln54_84" fromId="1640" toId="1641">
</dataflow>
<dataflow id="6581" from="trunc_ln54_84" to="bitcast_ln54_97" fromId="1641" toId="1642">
</dataflow>
<dataflow id="6582" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_383" fromId="3700" toId="1643">
</dataflow>
<dataflow id="6583" from="bitcast_ln54_96" to="tmp_383" fromId="1637" toId="1643">
</dataflow>
<dataflow id="6584" from="bitcast_ln54_97" to="tmp_383" fromId="1642" toId="1643">
</dataflow>
<dataflow id="6585" from="tmp_12" to="tmp_383" fromId="120" toId="1643">
</dataflow>
<dataflow id="6586" from="llike_addr_97" to="llike_load_65" fromId="1608" toId="1644">
</dataflow>
<dataflow id="6587" from="llike_1_addr_97" to="llike_1_load_66" fromId="1609" toId="1645">
</dataflow>
<dataflow id="6588" from="tmp_s" to="or_ln54_33" fromId="148" toId="1646">
</dataflow>
<dataflow id="6590" from="StgValue_6589" to="or_ln54_33" fromId="6589" toId="1646">
</dataflow>
<dataflow id="6591" from="or_ln54_33" to="zext_ln54_42" fromId="1646" toId="1647">
</dataflow>
<dataflow id="6592" from="llike" to="llike_addr_98" fromId="3443" toId="1648">
</dataflow>
<dataflow id="6593" from="StgValue_3576" to="llike_addr_98" fromId="3576" toId="1648">
</dataflow>
<dataflow id="6594" from="zext_ln54_42" to="llike_addr_98" fromId="1647" toId="1648">
</dataflow>
<dataflow id="6595" from="llike_1" to="llike_1_addr_98" fromId="3444" toId="1649">
</dataflow>
<dataflow id="6596" from="StgValue_3576" to="llike_1_addr_98" fromId="3576" toId="1649">
</dataflow>
<dataflow id="6597" from="zext_ln54_42" to="llike_1_addr_98" fromId="1647" toId="1649">
</dataflow>
<dataflow id="6598" from="p_86" to="bitcast_ln55_48" fromId="1544" toId="1650">
</dataflow>
<dataflow id="6599" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_390" fromId="4538" toId="1651">
</dataflow>
<dataflow id="6600" from="bitcast_ln55_48" to="tmp_390" fromId="1650" toId="1651">
</dataflow>
<dataflow id="6601" from="StgValue_4541" to="tmp_390" fromId="4541" toId="1651">
</dataflow>
<dataflow id="6602" from="StgValue_4543" to="tmp_390" fromId="4543" toId="1651">
</dataflow>
<dataflow id="6603" from="bitcast_ln55_48" to="trunc_ln55_48" fromId="1650" toId="1652">
</dataflow>
<dataflow id="6604" from="min_p_175" to="bitcast_ln55_49" fromId="1625" toId="1653">
</dataflow>
<dataflow id="6605" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_391" fromId="4538" toId="1654">
</dataflow>
<dataflow id="6606" from="bitcast_ln55_49" to="tmp_391" fromId="1653" toId="1654">
</dataflow>
<dataflow id="6607" from="StgValue_4541" to="tmp_391" fromId="4541" toId="1654">
</dataflow>
<dataflow id="6608" from="StgValue_4543" to="tmp_391" fromId="4543" toId="1654">
</dataflow>
<dataflow id="6609" from="bitcast_ln55_49" to="trunc_ln55_49" fromId="1653" toId="1655">
</dataflow>
<dataflow id="6610" from="tmp_390" to="icmp_ln55_96" fromId="1651" toId="1656">
</dataflow>
<dataflow id="6611" from="StgValue_4553" to="icmp_ln55_96" fromId="4553" toId="1656">
</dataflow>
<dataflow id="6612" from="trunc_ln55_48" to="icmp_ln55_97" fromId="1652" toId="1657">
</dataflow>
<dataflow id="6613" from="StgValue_4556" to="icmp_ln55_97" fromId="4556" toId="1657">
</dataflow>
<dataflow id="6614" from="icmp_ln55_97" to="or_ln55_79" fromId="1657" toId="1658">
</dataflow>
<dataflow id="6615" from="icmp_ln55_96" to="or_ln55_79" fromId="1656" toId="1658">
</dataflow>
<dataflow id="6616" from="tmp_391" to="icmp_ln55_98" fromId="1654" toId="1659">
</dataflow>
<dataflow id="6617" from="StgValue_4553" to="icmp_ln55_98" fromId="4553" toId="1659">
</dataflow>
<dataflow id="6618" from="trunc_ln55_49" to="icmp_ln55_99" fromId="1655" toId="1660">
</dataflow>
<dataflow id="6619" from="StgValue_4556" to="icmp_ln55_99" fromId="4556" toId="1660">
</dataflow>
<dataflow id="6620" from="icmp_ln55_99" to="or_ln55_80" fromId="1660" toId="1661">
</dataflow>
<dataflow id="6621" from="icmp_ln55_98" to="or_ln55_80" fromId="1659" toId="1661">
</dataflow>
<dataflow id="6622" from="or_ln55_79" to="and_ln55_48" fromId="1658" toId="1662">
</dataflow>
<dataflow id="6623" from="or_ln55_80" to="and_ln55_48" fromId="1661" toId="1662">
</dataflow>
<dataflow id="6624" from="p_86" to="tmp_392" fromId="1544" toId="1663">
</dataflow>
<dataflow id="6625" from="min_p_175" to="tmp_392" fromId="1625" toId="1663">
</dataflow>
<dataflow id="6626" from="and_ln55_48" to="and_ln55_49" fromId="1662" toId="1664">
</dataflow>
<dataflow id="6627" from="tmp_392" to="and_ln55_49" fromId="1663" toId="1664">
</dataflow>
<dataflow id="6628" from="and_ln55_49" to="min_p_177" fromId="1664" toId="1665">
</dataflow>
<dataflow id="6629" from="p_86" to="min_p_177" fromId="1544" toId="1665">
</dataflow>
<dataflow id="6630" from="min_p_175" to="min_p_177" fromId="1625" toId="1665">
</dataflow>
<dataflow id="6631" from="and_ln55_49" to="select_ln55_47" fromId="1664" toId="1666">
</dataflow>
<dataflow id="6633" from="StgValue_6632" to="select_ln55_47" fromId="6632" toId="1666">
</dataflow>
<dataflow id="6635" from="StgValue_6634" to="select_ln55_47" fromId="6634" toId="1666">
</dataflow>
<dataflow id="6636" from="and_ln55_49" to="or_ln55_11" fromId="1664" toId="1667">
</dataflow>
<dataflow id="6637" from="and_ln55_47" to="or_ln55_11" fromId="1624" toId="1667">
</dataflow>
<dataflow id="6638" from="or_ln55_11" to="min_s_46" fromId="1667" toId="1668">
</dataflow>
<dataflow id="6639" from="select_ln55_47" to="min_s_46" fromId="1666" toId="1668">
</dataflow>
<dataflow id="6640" from="min_s_45" to="min_s_46" fromId="1585" toId="1668">
</dataflow>
<dataflow id="6641" from="p_87" to="tmp_396" fromId="1587" toId="1669">
</dataflow>
<dataflow id="6642" from="min_p_177" to="tmp_396" fromId="1665" toId="1669">
</dataflow>
<dataflow id="6643" from="tmp_336" to="p_89" fromId="1476" toId="1670">
</dataflow>
<dataflow id="6644" from="bitcast_ln54_83" to="p_89" fromId="1508" toId="1670">
</dataflow>
<dataflow id="6645" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1671">
</dataflow>
<dataflow id="6646" from="p_89" to="specfucore_ln8" fromId="1670" toId="1671">
</dataflow>
<dataflow id="6647" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1671">
</dataflow>
<dataflow id="6648" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1671">
</dataflow>
<dataflow id="6649" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1671">
</dataflow>
<dataflow id="6650" from="tmp_347" to="p_90" fromId="1520" toId="1672">
</dataflow>
<dataflow id="6651" from="tmp_350" to="p_90" fromId="578" toId="1672">
</dataflow>
<dataflow id="6652" from="tmp_359" to="p_91" fromId="1560" toId="1673">
</dataflow>
<dataflow id="6653" from="tmp_362" to="p_91" fromId="701" toId="1673">
</dataflow>
<dataflow id="6654" from="tmp_371" to="p_92" fromId="1603" toId="1674">
</dataflow>
<dataflow id="6655" from="tmp_374" to="p_92" fromId="707" toId="1674">
</dataflow>
<dataflow id="6656" from="trunc_ln54_85" to="bitcast_ln54_98" fromId="323" toId="1675">
</dataflow>
<dataflow id="6657" from="tmp_383" to="p_93" fromId="1643" toId="1676">
</dataflow>
<dataflow id="6658" from="bitcast_ln54_98" to="p_93" fromId="1675" toId="1676">
</dataflow>
<dataflow id="6659" from="llike_addr_97" to="llike_load_65" fromId="1608" toId="1677">
</dataflow>
<dataflow id="6660" from="shl_ln1" to="zext_ln54_151" fromId="161" toId="1678">
</dataflow>
<dataflow id="6661" from="llike_load_65" to="lshr_ln54_76" fromId="1677" toId="1679">
</dataflow>
<dataflow id="6662" from="zext_ln54_151" to="lshr_ln54_76" fromId="1678" toId="1679">
</dataflow>
<dataflow id="6663" from="lshr_ln54_76" to="trunc_ln54_86" fromId="1679" toId="1680">
</dataflow>
<dataflow id="6664" from="trunc_ln54_86" to="bitcast_ln54_99" fromId="1680" toId="1681">
</dataflow>
<dataflow id="6665" from="llike_1_addr_97" to="llike_1_load_66" fromId="1609" toId="1682">
</dataflow>
<dataflow id="6666" from="shl_ln1" to="zext_ln54_152" fromId="161" toId="1683">
</dataflow>
<dataflow id="6667" from="llike_1_load_66" to="lshr_ln54_77" fromId="1682" toId="1684">
</dataflow>
<dataflow id="6668" from="zext_ln54_152" to="lshr_ln54_77" fromId="1683" toId="1684">
</dataflow>
<dataflow id="6669" from="lshr_ln54_77" to="trunc_ln54_87" fromId="1684" toId="1685">
</dataflow>
<dataflow id="6670" from="trunc_ln54_87" to="bitcast_ln54_100" fromId="1685" toId="1686">
</dataflow>
<dataflow id="6671" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_394" fromId="3700" toId="1687">
</dataflow>
<dataflow id="6672" from="bitcast_ln54_99" to="tmp_394" fromId="1681" toId="1687">
</dataflow>
<dataflow id="6673" from="bitcast_ln54_100" to="tmp_394" fromId="1686" toId="1687">
</dataflow>
<dataflow id="6674" from="tmp_12" to="tmp_394" fromId="120" toId="1687">
</dataflow>
<dataflow id="6675" from="llike_addr_98" to="llike_load_66" fromId="1648" toId="1688">
</dataflow>
<dataflow id="6676" from="llike_1_addr_98" to="llike_1_load_67" fromId="1649" toId="1689">
</dataflow>
<dataflow id="6677" from="tmp_s" to="or_ln54_34" fromId="148" toId="1690">
</dataflow>
<dataflow id="6679" from="StgValue_6678" to="or_ln54_34" fromId="6678" toId="1690">
</dataflow>
<dataflow id="6680" from="or_ln54_34" to="zext_ln54_43" fromId="1690" toId="1691">
</dataflow>
<dataflow id="6681" from="llike" to="llike_addr_99" fromId="3443" toId="1692">
</dataflow>
<dataflow id="6682" from="StgValue_3576" to="llike_addr_99" fromId="3576" toId="1692">
</dataflow>
<dataflow id="6683" from="zext_ln54_43" to="llike_addr_99" fromId="1691" toId="1692">
</dataflow>
<dataflow id="6684" from="llike_1" to="llike_1_addr_99" fromId="3444" toId="1693">
</dataflow>
<dataflow id="6685" from="StgValue_3576" to="llike_1_addr_99" fromId="3576" toId="1693">
</dataflow>
<dataflow id="6686" from="zext_ln54_43" to="llike_1_addr_99" fromId="1691" toId="1693">
</dataflow>
<dataflow id="6687" from="p_87" to="bitcast_ln55_50" fromId="1587" toId="1694">
</dataflow>
<dataflow id="6688" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_393" fromId="4538" toId="1695">
</dataflow>
<dataflow id="6689" from="bitcast_ln55_50" to="tmp_393" fromId="1694" toId="1695">
</dataflow>
<dataflow id="6690" from="StgValue_4541" to="tmp_393" fromId="4541" toId="1695">
</dataflow>
<dataflow id="6691" from="StgValue_4543" to="tmp_393" fromId="4543" toId="1695">
</dataflow>
<dataflow id="6692" from="bitcast_ln55_50" to="trunc_ln55_50" fromId="1694" toId="1696">
</dataflow>
<dataflow id="6693" from="min_p_177" to="bitcast_ln55_51" fromId="1665" toId="1697">
</dataflow>
<dataflow id="6694" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_395" fromId="4538" toId="1698">
</dataflow>
<dataflow id="6695" from="bitcast_ln55_51" to="tmp_395" fromId="1697" toId="1698">
</dataflow>
<dataflow id="6696" from="StgValue_4541" to="tmp_395" fromId="4541" toId="1698">
</dataflow>
<dataflow id="6697" from="StgValue_4543" to="tmp_395" fromId="4543" toId="1698">
</dataflow>
<dataflow id="6698" from="bitcast_ln55_51" to="trunc_ln55_51" fromId="1697" toId="1699">
</dataflow>
<dataflow id="6699" from="tmp_393" to="icmp_ln55_100" fromId="1695" toId="1700">
</dataflow>
<dataflow id="6700" from="StgValue_4553" to="icmp_ln55_100" fromId="4553" toId="1700">
</dataflow>
<dataflow id="6701" from="trunc_ln55_50" to="icmp_ln55_101" fromId="1696" toId="1701">
</dataflow>
<dataflow id="6702" from="StgValue_4556" to="icmp_ln55_101" fromId="4556" toId="1701">
</dataflow>
<dataflow id="6703" from="icmp_ln55_101" to="or_ln55_81" fromId="1701" toId="1702">
</dataflow>
<dataflow id="6704" from="icmp_ln55_100" to="or_ln55_81" fromId="1700" toId="1702">
</dataflow>
<dataflow id="6705" from="tmp_395" to="icmp_ln55_102" fromId="1698" toId="1703">
</dataflow>
<dataflow id="6706" from="StgValue_4553" to="icmp_ln55_102" fromId="4553" toId="1703">
</dataflow>
<dataflow id="6707" from="trunc_ln55_51" to="icmp_ln55_103" fromId="1699" toId="1704">
</dataflow>
<dataflow id="6708" from="StgValue_4556" to="icmp_ln55_103" fromId="4556" toId="1704">
</dataflow>
<dataflow id="6709" from="icmp_ln55_103" to="or_ln55_82" fromId="1704" toId="1705">
</dataflow>
<dataflow id="6710" from="icmp_ln55_102" to="or_ln55_82" fromId="1703" toId="1705">
</dataflow>
<dataflow id="6711" from="or_ln55_81" to="and_ln55_50" fromId="1702" toId="1706">
</dataflow>
<dataflow id="6712" from="or_ln55_82" to="and_ln55_50" fromId="1705" toId="1706">
</dataflow>
<dataflow id="6713" from="p_87" to="tmp_396" fromId="1587" toId="1707">
</dataflow>
<dataflow id="6714" from="min_p_177" to="tmp_396" fromId="1665" toId="1707">
</dataflow>
<dataflow id="6715" from="and_ln55_50" to="and_ln55_51" fromId="1706" toId="1708">
</dataflow>
<dataflow id="6716" from="tmp_396" to="and_ln55_51" fromId="1707" toId="1708">
</dataflow>
<dataflow id="6717" from="and_ln55_51" to="min_p_179" fromId="1708" toId="1709">
</dataflow>
<dataflow id="6718" from="p_87" to="min_p_179" fromId="1587" toId="1709">
</dataflow>
<dataflow id="6719" from="min_p_177" to="min_p_179" fromId="1665" toId="1709">
</dataflow>
<dataflow id="6720" from="p_88" to="tmp_399" fromId="1627" toId="1710">
</dataflow>
<dataflow id="6721" from="min_p_179" to="tmp_399" fromId="1709" toId="1710">
</dataflow>
<dataflow id="6722" from="tmp_347" to="p_90" fromId="1520" toId="1711">
</dataflow>
<dataflow id="6723" from="tmp_350" to="p_90" fromId="578" toId="1711">
</dataflow>
<dataflow id="6724" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1712">
</dataflow>
<dataflow id="6725" from="p_90" to="specfucore_ln8" fromId="1711" toId="1712">
</dataflow>
<dataflow id="6726" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1712">
</dataflow>
<dataflow id="6727" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1712">
</dataflow>
<dataflow id="6728" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1712">
</dataflow>
<dataflow id="6729" from="tmp_359" to="p_91" fromId="1560" toId="1713">
</dataflow>
<dataflow id="6730" from="tmp_362" to="p_91" fromId="701" toId="1713">
</dataflow>
<dataflow id="6731" from="tmp_371" to="p_92" fromId="1603" toId="1714">
</dataflow>
<dataflow id="6732" from="tmp_374" to="p_92" fromId="707" toId="1714">
</dataflow>
<dataflow id="6733" from="tmp_383" to="p_93" fromId="1643" toId="1715">
</dataflow>
<dataflow id="6734" from="bitcast_ln54_98" to="p_93" fromId="1675" toId="1715">
</dataflow>
<dataflow id="6735" from="trunc_ln54_88" to="bitcast_ln54_101" fromId="372" toId="1716">
</dataflow>
<dataflow id="6736" from="tmp_394" to="p_94" fromId="1687" toId="1717">
</dataflow>
<dataflow id="6737" from="bitcast_ln54_101" to="p_94" fromId="1716" toId="1717">
</dataflow>
<dataflow id="6738" from="llike_addr_98" to="llike_load_66" fromId="1648" toId="1718">
</dataflow>
<dataflow id="6739" from="shl_ln1" to="zext_ln54_153" fromId="161" toId="1719">
</dataflow>
<dataflow id="6740" from="llike_load_66" to="lshr_ln54_78" fromId="1718" toId="1720">
</dataflow>
<dataflow id="6741" from="zext_ln54_153" to="lshr_ln54_78" fromId="1719" toId="1720">
</dataflow>
<dataflow id="6742" from="lshr_ln54_78" to="trunc_ln54_89" fromId="1720" toId="1721">
</dataflow>
<dataflow id="6743" from="trunc_ln54_89" to="bitcast_ln54_102" fromId="1721" toId="1722">
</dataflow>
<dataflow id="6744" from="llike_1_addr_98" to="llike_1_load_67" fromId="1649" toId="1723">
</dataflow>
<dataflow id="6745" from="shl_ln1" to="zext_ln54_154" fromId="161" toId="1724">
</dataflow>
<dataflow id="6746" from="llike_1_load_67" to="lshr_ln54_79" fromId="1723" toId="1725">
</dataflow>
<dataflow id="6747" from="zext_ln54_154" to="lshr_ln54_79" fromId="1724" toId="1725">
</dataflow>
<dataflow id="6748" from="lshr_ln54_79" to="trunc_ln54_90" fromId="1725" toId="1726">
</dataflow>
<dataflow id="6749" from="trunc_ln54_90" to="bitcast_ln54_103" fromId="1726" toId="1727">
</dataflow>
<dataflow id="6750" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_405" fromId="3700" toId="1728">
</dataflow>
<dataflow id="6751" from="bitcast_ln54_102" to="tmp_405" fromId="1722" toId="1728">
</dataflow>
<dataflow id="6752" from="bitcast_ln54_103" to="tmp_405" fromId="1727" toId="1728">
</dataflow>
<dataflow id="6753" from="tmp_12" to="tmp_405" fromId="120" toId="1728">
</dataflow>
<dataflow id="6754" from="llike_addr_99" to="llike_load_67" fromId="1692" toId="1729">
</dataflow>
<dataflow id="6755" from="llike_1_addr_99" to="llike_1_load_68" fromId="1693" toId="1730">
</dataflow>
<dataflow id="6756" from="tmp_s" to="or_ln54_35" fromId="148" toId="1731">
</dataflow>
<dataflow id="6758" from="StgValue_6757" to="or_ln54_35" fromId="6757" toId="1731">
</dataflow>
<dataflow id="6759" from="or_ln54_35" to="zext_ln54_44" fromId="1731" toId="1732">
</dataflow>
<dataflow id="6760" from="llike" to="llike_addr_100" fromId="3443" toId="1733">
</dataflow>
<dataflow id="6761" from="StgValue_3576" to="llike_addr_100" fromId="3576" toId="1733">
</dataflow>
<dataflow id="6762" from="zext_ln54_44" to="llike_addr_100" fromId="1732" toId="1733">
</dataflow>
<dataflow id="6763" from="llike_1" to="llike_1_addr_100" fromId="3444" toId="1734">
</dataflow>
<dataflow id="6764" from="StgValue_3576" to="llike_1_addr_100" fromId="3576" toId="1734">
</dataflow>
<dataflow id="6765" from="zext_ln54_44" to="llike_1_addr_100" fromId="1732" toId="1734">
</dataflow>
<dataflow id="6766" from="p_88" to="bitcast_ln55_52" fromId="1627" toId="1735">
</dataflow>
<dataflow id="6767" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_397" fromId="4538" toId="1736">
</dataflow>
<dataflow id="6768" from="bitcast_ln55_52" to="tmp_397" fromId="1735" toId="1736">
</dataflow>
<dataflow id="6769" from="StgValue_4541" to="tmp_397" fromId="4541" toId="1736">
</dataflow>
<dataflow id="6770" from="StgValue_4543" to="tmp_397" fromId="4543" toId="1736">
</dataflow>
<dataflow id="6771" from="bitcast_ln55_52" to="trunc_ln55_52" fromId="1735" toId="1737">
</dataflow>
<dataflow id="6772" from="min_p_179" to="bitcast_ln55_53" fromId="1709" toId="1738">
</dataflow>
<dataflow id="6773" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_398" fromId="4538" toId="1739">
</dataflow>
<dataflow id="6774" from="bitcast_ln55_53" to="tmp_398" fromId="1738" toId="1739">
</dataflow>
<dataflow id="6775" from="StgValue_4541" to="tmp_398" fromId="4541" toId="1739">
</dataflow>
<dataflow id="6776" from="StgValue_4543" to="tmp_398" fromId="4543" toId="1739">
</dataflow>
<dataflow id="6777" from="bitcast_ln55_53" to="trunc_ln55_53" fromId="1738" toId="1740">
</dataflow>
<dataflow id="6778" from="tmp_397" to="icmp_ln55_104" fromId="1736" toId="1741">
</dataflow>
<dataflow id="6779" from="StgValue_4553" to="icmp_ln55_104" fromId="4553" toId="1741">
</dataflow>
<dataflow id="6780" from="trunc_ln55_52" to="icmp_ln55_105" fromId="1737" toId="1742">
</dataflow>
<dataflow id="6781" from="StgValue_4556" to="icmp_ln55_105" fromId="4556" toId="1742">
</dataflow>
<dataflow id="6782" from="icmp_ln55_105" to="or_ln55_83" fromId="1742" toId="1743">
</dataflow>
<dataflow id="6783" from="icmp_ln55_104" to="or_ln55_83" fromId="1741" toId="1743">
</dataflow>
<dataflow id="6784" from="tmp_398" to="icmp_ln55_106" fromId="1739" toId="1744">
</dataflow>
<dataflow id="6785" from="StgValue_4553" to="icmp_ln55_106" fromId="4553" toId="1744">
</dataflow>
<dataflow id="6786" from="trunc_ln55_53" to="icmp_ln55_107" fromId="1740" toId="1745">
</dataflow>
<dataflow id="6787" from="StgValue_4556" to="icmp_ln55_107" fromId="4556" toId="1745">
</dataflow>
<dataflow id="6788" from="icmp_ln55_107" to="or_ln55_84" fromId="1745" toId="1746">
</dataflow>
<dataflow id="6789" from="icmp_ln55_106" to="or_ln55_84" fromId="1744" toId="1746">
</dataflow>
<dataflow id="6790" from="or_ln55_83" to="and_ln55_52" fromId="1743" toId="1747">
</dataflow>
<dataflow id="6791" from="or_ln55_84" to="and_ln55_52" fromId="1746" toId="1747">
</dataflow>
<dataflow id="6792" from="p_88" to="tmp_399" fromId="1627" toId="1748">
</dataflow>
<dataflow id="6793" from="min_p_179" to="tmp_399" fromId="1709" toId="1748">
</dataflow>
<dataflow id="6794" from="and_ln55_52" to="and_ln55_53" fromId="1747" toId="1749">
</dataflow>
<dataflow id="6795" from="tmp_399" to="and_ln55_53" fromId="1748" toId="1749">
</dataflow>
<dataflow id="6796" from="and_ln55_53" to="min_p_181" fromId="1749" toId="1750">
</dataflow>
<dataflow id="6797" from="p_88" to="min_p_181" fromId="1627" toId="1750">
</dataflow>
<dataflow id="6798" from="min_p_179" to="min_p_181" fromId="1709" toId="1750">
</dataflow>
<dataflow id="6799" from="and_ln55_53" to="select_ln55_51" fromId="1749" toId="1751">
</dataflow>
<dataflow id="6801" from="StgValue_6800" to="select_ln55_51" fromId="6800" toId="1751">
</dataflow>
<dataflow id="6803" from="StgValue_6802" to="select_ln55_51" fromId="6802" toId="1751">
</dataflow>
<dataflow id="6804" from="and_ln55_53" to="or_ln55_12" fromId="1749" toId="1752">
</dataflow>
<dataflow id="6805" from="and_ln55_51" to="or_ln55_12" fromId="1708" toId="1752">
</dataflow>
<dataflow id="6806" from="or_ln55_12" to="min_s_47" fromId="1752" toId="1753">
</dataflow>
<dataflow id="6807" from="select_ln55_51" to="min_s_47" fromId="1751" toId="1753">
</dataflow>
<dataflow id="6808" from="min_s_46" to="min_s_47" fromId="1668" toId="1753">
</dataflow>
<dataflow id="6809" from="p_89" to="tmp_403" fromId="1670" toId="1754">
</dataflow>
<dataflow id="6810" from="min_p_181" to="tmp_403" fromId="1750" toId="1754">
</dataflow>
<dataflow id="6811" from="tmp_359" to="p_91" fromId="1560" toId="1755">
</dataflow>
<dataflow id="6812" from="tmp_362" to="p_91" fromId="701" toId="1755">
</dataflow>
<dataflow id="6813" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1756">
</dataflow>
<dataflow id="6814" from="p_91" to="specfucore_ln8" fromId="1755" toId="1756">
</dataflow>
<dataflow id="6815" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1756">
</dataflow>
<dataflow id="6816" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1756">
</dataflow>
<dataflow id="6817" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1756">
</dataflow>
<dataflow id="6818" from="tmp_371" to="p_92" fromId="1603" toId="1757">
</dataflow>
<dataflow id="6819" from="tmp_374" to="p_92" fromId="707" toId="1757">
</dataflow>
<dataflow id="6820" from="tmp_383" to="p_93" fromId="1643" toId="1758">
</dataflow>
<dataflow id="6821" from="bitcast_ln54_98" to="p_93" fromId="1675" toId="1758">
</dataflow>
<dataflow id="6822" from="tmp_394" to="p_94" fromId="1687" toId="1759">
</dataflow>
<dataflow id="6823" from="bitcast_ln54_101" to="p_94" fromId="1716" toId="1759">
</dataflow>
<dataflow id="6824" from="trunc_ln54_91" to="bitcast_ln54_104" fromId="374" toId="1760">
</dataflow>
<dataflow id="6825" from="tmp_405" to="p_95" fromId="1728" toId="1761">
</dataflow>
<dataflow id="6826" from="bitcast_ln54_104" to="p_95" fromId="1760" toId="1761">
</dataflow>
<dataflow id="6827" from="llike_addr_99" to="llike_load_67" fromId="1692" toId="1762">
</dataflow>
<dataflow id="6828" from="shl_ln1" to="zext_ln54_155" fromId="161" toId="1763">
</dataflow>
<dataflow id="6829" from="llike_load_67" to="lshr_ln54_80" fromId="1762" toId="1764">
</dataflow>
<dataflow id="6830" from="zext_ln54_155" to="lshr_ln54_80" fromId="1763" toId="1764">
</dataflow>
<dataflow id="6831" from="lshr_ln54_80" to="trunc_ln54_92" fromId="1764" toId="1765">
</dataflow>
<dataflow id="6832" from="trunc_ln54_92" to="bitcast_ln54_105" fromId="1765" toId="1766">
</dataflow>
<dataflow id="6833" from="llike_1_addr_99" to="llike_1_load_68" fromId="1693" toId="1767">
</dataflow>
<dataflow id="6834" from="shl_ln1" to="zext_ln54_156" fromId="161" toId="1768">
</dataflow>
<dataflow id="6835" from="llike_1_load_68" to="lshr_ln54_81" fromId="1767" toId="1769">
</dataflow>
<dataflow id="6836" from="zext_ln54_156" to="lshr_ln54_81" fromId="1768" toId="1769">
</dataflow>
<dataflow id="6837" from="lshr_ln54_81" to="trunc_ln54_93" fromId="1769" toId="1770">
</dataflow>
<dataflow id="6838" from="trunc_ln54_93" to="bitcast_ln54_106" fromId="1770" toId="1771">
</dataflow>
<dataflow id="6839" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_416" fromId="3700" toId="1772">
</dataflow>
<dataflow id="6840" from="bitcast_ln54_105" to="tmp_416" fromId="1766" toId="1772">
</dataflow>
<dataflow id="6841" from="bitcast_ln54_106" to="tmp_416" fromId="1771" toId="1772">
</dataflow>
<dataflow id="6842" from="tmp_12" to="tmp_416" fromId="120" toId="1772">
</dataflow>
<dataflow id="6843" from="llike_addr_100" to="llike_load_68" fromId="1733" toId="1773">
</dataflow>
<dataflow id="6844" from="llike_1_addr_100" to="llike_1_load_69" fromId="1734" toId="1774">
</dataflow>
<dataflow id="6845" from="tmp_s" to="or_ln54_36" fromId="148" toId="1775">
</dataflow>
<dataflow id="6847" from="StgValue_6846" to="or_ln54_36" fromId="6846" toId="1775">
</dataflow>
<dataflow id="6848" from="or_ln54_36" to="zext_ln54_45" fromId="1775" toId="1776">
</dataflow>
<dataflow id="6849" from="llike" to="llike_addr_101" fromId="3443" toId="1777">
</dataflow>
<dataflow id="6850" from="StgValue_3576" to="llike_addr_101" fromId="3576" toId="1777">
</dataflow>
<dataflow id="6851" from="zext_ln54_45" to="llike_addr_101" fromId="1776" toId="1777">
</dataflow>
<dataflow id="6852" from="llike_1" to="llike_1_addr_101" fromId="3444" toId="1778">
</dataflow>
<dataflow id="6853" from="StgValue_3576" to="llike_1_addr_101" fromId="3576" toId="1778">
</dataflow>
<dataflow id="6854" from="zext_ln54_45" to="llike_1_addr_101" fromId="1776" toId="1778">
</dataflow>
<dataflow id="6855" from="p_89" to="bitcast_ln55_54" fromId="1670" toId="1779">
</dataflow>
<dataflow id="6856" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_401" fromId="4538" toId="1780">
</dataflow>
<dataflow id="6857" from="bitcast_ln55_54" to="tmp_401" fromId="1779" toId="1780">
</dataflow>
<dataflow id="6858" from="StgValue_4541" to="tmp_401" fromId="4541" toId="1780">
</dataflow>
<dataflow id="6859" from="StgValue_4543" to="tmp_401" fromId="4543" toId="1780">
</dataflow>
<dataflow id="6860" from="bitcast_ln55_54" to="trunc_ln55_54" fromId="1779" toId="1781">
</dataflow>
<dataflow id="6861" from="min_p_181" to="bitcast_ln55_55" fromId="1750" toId="1782">
</dataflow>
<dataflow id="6862" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_402" fromId="4538" toId="1783">
</dataflow>
<dataflow id="6863" from="bitcast_ln55_55" to="tmp_402" fromId="1782" toId="1783">
</dataflow>
<dataflow id="6864" from="StgValue_4541" to="tmp_402" fromId="4541" toId="1783">
</dataflow>
<dataflow id="6865" from="StgValue_4543" to="tmp_402" fromId="4543" toId="1783">
</dataflow>
<dataflow id="6866" from="bitcast_ln55_55" to="trunc_ln55_55" fromId="1782" toId="1784">
</dataflow>
<dataflow id="6867" from="tmp_401" to="icmp_ln55_108" fromId="1780" toId="1785">
</dataflow>
<dataflow id="6868" from="StgValue_4553" to="icmp_ln55_108" fromId="4553" toId="1785">
</dataflow>
<dataflow id="6869" from="trunc_ln55_54" to="icmp_ln55_109" fromId="1781" toId="1786">
</dataflow>
<dataflow id="6870" from="StgValue_4556" to="icmp_ln55_109" fromId="4556" toId="1786">
</dataflow>
<dataflow id="6871" from="icmp_ln55_109" to="or_ln55_85" fromId="1786" toId="1787">
</dataflow>
<dataflow id="6872" from="icmp_ln55_108" to="or_ln55_85" fromId="1785" toId="1787">
</dataflow>
<dataflow id="6873" from="tmp_402" to="icmp_ln55_110" fromId="1783" toId="1788">
</dataflow>
<dataflow id="6874" from="StgValue_4553" to="icmp_ln55_110" fromId="4553" toId="1788">
</dataflow>
<dataflow id="6875" from="trunc_ln55_55" to="icmp_ln55_111" fromId="1784" toId="1789">
</dataflow>
<dataflow id="6876" from="StgValue_4556" to="icmp_ln55_111" fromId="4556" toId="1789">
</dataflow>
<dataflow id="6877" from="icmp_ln55_111" to="or_ln55_86" fromId="1789" toId="1790">
</dataflow>
<dataflow id="6878" from="icmp_ln55_110" to="or_ln55_86" fromId="1788" toId="1790">
</dataflow>
<dataflow id="6879" from="or_ln55_85" to="and_ln55_54" fromId="1787" toId="1791">
</dataflow>
<dataflow id="6880" from="or_ln55_86" to="and_ln55_54" fromId="1790" toId="1791">
</dataflow>
<dataflow id="6881" from="p_89" to="tmp_403" fromId="1670" toId="1792">
</dataflow>
<dataflow id="6882" from="min_p_181" to="tmp_403" fromId="1750" toId="1792">
</dataflow>
<dataflow id="6883" from="and_ln55_54" to="and_ln55_55" fromId="1791" toId="1793">
</dataflow>
<dataflow id="6884" from="tmp_403" to="and_ln55_55" fromId="1792" toId="1793">
</dataflow>
<dataflow id="6885" from="and_ln55_55" to="min_p_183" fromId="1793" toId="1794">
</dataflow>
<dataflow id="6886" from="p_89" to="min_p_183" fromId="1670" toId="1794">
</dataflow>
<dataflow id="6887" from="min_p_181" to="min_p_183" fromId="1750" toId="1794">
</dataflow>
<dataflow id="6888" from="p_90" to="tmp_407" fromId="1711" toId="1795">
</dataflow>
<dataflow id="6889" from="min_p_183" to="tmp_407" fromId="1794" toId="1795">
</dataflow>
<dataflow id="6890" from="tmp_371" to="p_92" fromId="1603" toId="1796">
</dataflow>
<dataflow id="6891" from="tmp_374" to="p_92" fromId="707" toId="1796">
</dataflow>
<dataflow id="6892" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1797">
</dataflow>
<dataflow id="6893" from="p_92" to="specfucore_ln8" fromId="1796" toId="1797">
</dataflow>
<dataflow id="6894" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1797">
</dataflow>
<dataflow id="6895" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1797">
</dataflow>
<dataflow id="6896" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1797">
</dataflow>
<dataflow id="6897" from="tmp_383" to="p_93" fromId="1643" toId="1798">
</dataflow>
<dataflow id="6898" from="bitcast_ln54_98" to="p_93" fromId="1675" toId="1798">
</dataflow>
<dataflow id="6899" from="tmp_394" to="p_94" fromId="1687" toId="1799">
</dataflow>
<dataflow id="6900" from="bitcast_ln54_101" to="p_94" fromId="1716" toId="1799">
</dataflow>
<dataflow id="6901" from="tmp_405" to="p_95" fromId="1728" toId="1800">
</dataflow>
<dataflow id="6902" from="bitcast_ln54_104" to="p_95" fromId="1760" toId="1800">
</dataflow>
<dataflow id="6903" from="trunc_ln54_94" to="bitcast_ln54_107" fromId="425" toId="1801">
</dataflow>
<dataflow id="6904" from="tmp_416" to="p_96" fromId="1772" toId="1802">
</dataflow>
<dataflow id="6905" from="bitcast_ln54_107" to="p_96" fromId="1801" toId="1802">
</dataflow>
<dataflow id="6906" from="llike_addr_100" to="llike_load_68" fromId="1733" toId="1803">
</dataflow>
<dataflow id="6907" from="shl_ln1" to="zext_ln54_157" fromId="161" toId="1804">
</dataflow>
<dataflow id="6908" from="llike_load_68" to="lshr_ln54_82" fromId="1803" toId="1805">
</dataflow>
<dataflow id="6909" from="zext_ln54_157" to="lshr_ln54_82" fromId="1804" toId="1805">
</dataflow>
<dataflow id="6910" from="lshr_ln54_82" to="trunc_ln54_95" fromId="1805" toId="1806">
</dataflow>
<dataflow id="6911" from="trunc_ln54_95" to="bitcast_ln54_108" fromId="1806" toId="1807">
</dataflow>
<dataflow id="6912" from="llike_1_addr_100" to="llike_1_load_69" fromId="1734" toId="1808">
</dataflow>
<dataflow id="6913" from="shl_ln1" to="zext_ln54_158" fromId="161" toId="1809">
</dataflow>
<dataflow id="6914" from="llike_1_load_69" to="lshr_ln54_83" fromId="1808" toId="1810">
</dataflow>
<dataflow id="6915" from="zext_ln54_158" to="lshr_ln54_83" fromId="1809" toId="1810">
</dataflow>
<dataflow id="6916" from="lshr_ln54_83" to="trunc_ln54_96" fromId="1810" toId="1811">
</dataflow>
<dataflow id="6917" from="trunc_ln54_96" to="bitcast_ln54_109" fromId="1811" toId="1812">
</dataflow>
<dataflow id="6918" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_424" fromId="3700" toId="1813">
</dataflow>
<dataflow id="6919" from="bitcast_ln54_108" to="tmp_424" fromId="1807" toId="1813">
</dataflow>
<dataflow id="6920" from="bitcast_ln54_109" to="tmp_424" fromId="1812" toId="1813">
</dataflow>
<dataflow id="6921" from="tmp_12" to="tmp_424" fromId="120" toId="1813">
</dataflow>
<dataflow id="6922" from="llike_addr_101" to="llike_load_69" fromId="1777" toId="1814">
</dataflow>
<dataflow id="6923" from="llike_1_addr_101" to="llike_1_load_70" fromId="1778" toId="1815">
</dataflow>
<dataflow id="6924" from="tmp_s" to="or_ln54_37" fromId="148" toId="1816">
</dataflow>
<dataflow id="6926" from="StgValue_6925" to="or_ln54_37" fromId="6925" toId="1816">
</dataflow>
<dataflow id="6927" from="or_ln54_37" to="zext_ln54_46" fromId="1816" toId="1817">
</dataflow>
<dataflow id="6928" from="llike" to="llike_addr_102" fromId="3443" toId="1818">
</dataflow>
<dataflow id="6929" from="StgValue_3576" to="llike_addr_102" fromId="3576" toId="1818">
</dataflow>
<dataflow id="6930" from="zext_ln54_46" to="llike_addr_102" fromId="1817" toId="1818">
</dataflow>
<dataflow id="6931" from="llike_1" to="llike_1_addr_102" fromId="3444" toId="1819">
</dataflow>
<dataflow id="6932" from="StgValue_3576" to="llike_1_addr_102" fromId="3576" toId="1819">
</dataflow>
<dataflow id="6933" from="zext_ln54_46" to="llike_1_addr_102" fromId="1817" toId="1819">
</dataflow>
<dataflow id="6934" from="p_90" to="bitcast_ln55_56" fromId="1711" toId="1820">
</dataflow>
<dataflow id="6935" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_404" fromId="4538" toId="1821">
</dataflow>
<dataflow id="6936" from="bitcast_ln55_56" to="tmp_404" fromId="1820" toId="1821">
</dataflow>
<dataflow id="6937" from="StgValue_4541" to="tmp_404" fromId="4541" toId="1821">
</dataflow>
<dataflow id="6938" from="StgValue_4543" to="tmp_404" fromId="4543" toId="1821">
</dataflow>
<dataflow id="6939" from="bitcast_ln55_56" to="trunc_ln55_56" fromId="1820" toId="1822">
</dataflow>
<dataflow id="6940" from="min_p_183" to="bitcast_ln55_57" fromId="1794" toId="1823">
</dataflow>
<dataflow id="6941" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_406" fromId="4538" toId="1824">
</dataflow>
<dataflow id="6942" from="bitcast_ln55_57" to="tmp_406" fromId="1823" toId="1824">
</dataflow>
<dataflow id="6943" from="StgValue_4541" to="tmp_406" fromId="4541" toId="1824">
</dataflow>
<dataflow id="6944" from="StgValue_4543" to="tmp_406" fromId="4543" toId="1824">
</dataflow>
<dataflow id="6945" from="bitcast_ln55_57" to="trunc_ln55_57" fromId="1823" toId="1825">
</dataflow>
<dataflow id="6946" from="tmp_404" to="icmp_ln55_112" fromId="1821" toId="1826">
</dataflow>
<dataflow id="6947" from="StgValue_4553" to="icmp_ln55_112" fromId="4553" toId="1826">
</dataflow>
<dataflow id="6948" from="trunc_ln55_56" to="icmp_ln55_113" fromId="1822" toId="1827">
</dataflow>
<dataflow id="6949" from="StgValue_4556" to="icmp_ln55_113" fromId="4556" toId="1827">
</dataflow>
<dataflow id="6950" from="icmp_ln55_113" to="or_ln55_87" fromId="1827" toId="1828">
</dataflow>
<dataflow id="6951" from="icmp_ln55_112" to="or_ln55_87" fromId="1826" toId="1828">
</dataflow>
<dataflow id="6952" from="tmp_406" to="icmp_ln55_114" fromId="1824" toId="1829">
</dataflow>
<dataflow id="6953" from="StgValue_4553" to="icmp_ln55_114" fromId="4553" toId="1829">
</dataflow>
<dataflow id="6954" from="trunc_ln55_57" to="icmp_ln55_115" fromId="1825" toId="1830">
</dataflow>
<dataflow id="6955" from="StgValue_4556" to="icmp_ln55_115" fromId="4556" toId="1830">
</dataflow>
<dataflow id="6956" from="icmp_ln55_115" to="or_ln55_88" fromId="1830" toId="1831">
</dataflow>
<dataflow id="6957" from="icmp_ln55_114" to="or_ln55_88" fromId="1829" toId="1831">
</dataflow>
<dataflow id="6958" from="or_ln55_87" to="and_ln55_56" fromId="1828" toId="1832">
</dataflow>
<dataflow id="6959" from="or_ln55_88" to="and_ln55_56" fromId="1831" toId="1832">
</dataflow>
<dataflow id="6960" from="p_90" to="tmp_407" fromId="1711" toId="1833">
</dataflow>
<dataflow id="6961" from="min_p_183" to="tmp_407" fromId="1794" toId="1833">
</dataflow>
<dataflow id="6962" from="and_ln55_56" to="and_ln55_57" fromId="1832" toId="1834">
</dataflow>
<dataflow id="6963" from="tmp_407" to="and_ln55_57" fromId="1833" toId="1834">
</dataflow>
<dataflow id="6964" from="and_ln55_57" to="min_p_185" fromId="1834" toId="1835">
</dataflow>
<dataflow id="6965" from="p_90" to="min_p_185" fromId="1711" toId="1835">
</dataflow>
<dataflow id="6966" from="min_p_183" to="min_p_185" fromId="1794" toId="1835">
</dataflow>
<dataflow id="6967" from="and_ln55_57" to="select_ln55_55" fromId="1834" toId="1836">
</dataflow>
<dataflow id="6969" from="StgValue_6968" to="select_ln55_55" fromId="6968" toId="1836">
</dataflow>
<dataflow id="6971" from="StgValue_6970" to="select_ln55_55" fromId="6970" toId="1836">
</dataflow>
<dataflow id="6972" from="and_ln55_57" to="or_ln55_13" fromId="1834" toId="1837">
</dataflow>
<dataflow id="6973" from="and_ln55_55" to="or_ln55_13" fromId="1793" toId="1837">
</dataflow>
<dataflow id="6974" from="or_ln55_13" to="min_s_48" fromId="1837" toId="1838">
</dataflow>
<dataflow id="6975" from="select_ln55_55" to="min_s_48" fromId="1836" toId="1838">
</dataflow>
<dataflow id="6976" from="min_s_47" to="min_s_48" fromId="1753" toId="1838">
</dataflow>
<dataflow id="6977" from="p_91" to="tmp_410" fromId="1755" toId="1839">
</dataflow>
<dataflow id="6978" from="min_p_185" to="tmp_410" fromId="1835" toId="1839">
</dataflow>
<dataflow id="6979" from="tmp_383" to="p_93" fromId="1643" toId="1840">
</dataflow>
<dataflow id="6980" from="bitcast_ln54_98" to="p_93" fromId="1675" toId="1840">
</dataflow>
<dataflow id="6981" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1841">
</dataflow>
<dataflow id="6982" from="p_93" to="specfucore_ln8" fromId="1840" toId="1841">
</dataflow>
<dataflow id="6983" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1841">
</dataflow>
<dataflow id="6984" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1841">
</dataflow>
<dataflow id="6985" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1841">
</dataflow>
<dataflow id="6986" from="tmp_394" to="p_94" fromId="1687" toId="1842">
</dataflow>
<dataflow id="6987" from="bitcast_ln54_101" to="p_94" fromId="1716" toId="1842">
</dataflow>
<dataflow id="6988" from="tmp_405" to="p_95" fromId="1728" toId="1843">
</dataflow>
<dataflow id="6989" from="bitcast_ln54_104" to="p_95" fromId="1760" toId="1843">
</dataflow>
<dataflow id="6990" from="tmp_416" to="p_96" fromId="1772" toId="1844">
</dataflow>
<dataflow id="6991" from="bitcast_ln54_107" to="p_96" fromId="1801" toId="1844">
</dataflow>
<dataflow id="6992" from="trunc_ln54_97" to="bitcast_ln54_110" fromId="427" toId="1845">
</dataflow>
<dataflow id="6993" from="tmp_424" to="p_97" fromId="1813" toId="1846">
</dataflow>
<dataflow id="6994" from="bitcast_ln54_110" to="p_97" fromId="1845" toId="1846">
</dataflow>
<dataflow id="6995" from="llike_addr_101" to="llike_load_69" fromId="1777" toId="1847">
</dataflow>
<dataflow id="6996" from="shl_ln1" to="zext_ln54_159" fromId="161" toId="1848">
</dataflow>
<dataflow id="6997" from="llike_load_69" to="lshr_ln54_84" fromId="1847" toId="1849">
</dataflow>
<dataflow id="6998" from="zext_ln54_159" to="lshr_ln54_84" fromId="1848" toId="1849">
</dataflow>
<dataflow id="6999" from="lshr_ln54_84" to="trunc_ln54_98" fromId="1849" toId="1850">
</dataflow>
<dataflow id="7000" from="trunc_ln54_98" to="bitcast_ln54_111" fromId="1850" toId="1851">
</dataflow>
<dataflow id="7001" from="llike_1_addr_101" to="llike_1_load_70" fromId="1778" toId="1852">
</dataflow>
<dataflow id="7002" from="shl_ln1" to="zext_ln54_160" fromId="161" toId="1853">
</dataflow>
<dataflow id="7003" from="llike_1_load_70" to="lshr_ln54_85" fromId="1852" toId="1854">
</dataflow>
<dataflow id="7004" from="zext_ln54_160" to="lshr_ln54_85" fromId="1853" toId="1854">
</dataflow>
<dataflow id="7005" from="lshr_ln54_85" to="trunc_ln54_99" fromId="1854" toId="1855">
</dataflow>
<dataflow id="7006" from="trunc_ln54_99" to="bitcast_ln54_112" fromId="1855" toId="1856">
</dataflow>
<dataflow id="7007" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_428" fromId="3700" toId="1857">
</dataflow>
<dataflow id="7008" from="bitcast_ln54_111" to="tmp_428" fromId="1851" toId="1857">
</dataflow>
<dataflow id="7009" from="bitcast_ln54_112" to="tmp_428" fromId="1856" toId="1857">
</dataflow>
<dataflow id="7010" from="tmp_12" to="tmp_428" fromId="120" toId="1857">
</dataflow>
<dataflow id="7011" from="llike_addr_102" to="llike_load_70" fromId="1818" toId="1858">
</dataflow>
<dataflow id="7012" from="llike_1_addr_102" to="llike_1_load_71" fromId="1819" toId="1859">
</dataflow>
<dataflow id="7013" from="tmp_s" to="or_ln54_38" fromId="148" toId="1860">
</dataflow>
<dataflow id="7015" from="StgValue_7014" to="or_ln54_38" fromId="7014" toId="1860">
</dataflow>
<dataflow id="7016" from="or_ln54_38" to="zext_ln54_47" fromId="1860" toId="1861">
</dataflow>
<dataflow id="7017" from="llike" to="llike_addr_103" fromId="3443" toId="1862">
</dataflow>
<dataflow id="7018" from="StgValue_3576" to="llike_addr_103" fromId="3576" toId="1862">
</dataflow>
<dataflow id="7019" from="zext_ln54_47" to="llike_addr_103" fromId="1861" toId="1862">
</dataflow>
<dataflow id="7020" from="llike_1" to="llike_1_addr_103" fromId="3444" toId="1863">
</dataflow>
<dataflow id="7021" from="StgValue_3576" to="llike_1_addr_103" fromId="3576" toId="1863">
</dataflow>
<dataflow id="7022" from="zext_ln54_47" to="llike_1_addr_103" fromId="1861" toId="1863">
</dataflow>
<dataflow id="7023" from="p_91" to="bitcast_ln55_58" fromId="1755" toId="1864">
</dataflow>
<dataflow id="7024" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_408" fromId="4538" toId="1865">
</dataflow>
<dataflow id="7025" from="bitcast_ln55_58" to="tmp_408" fromId="1864" toId="1865">
</dataflow>
<dataflow id="7026" from="StgValue_4541" to="tmp_408" fromId="4541" toId="1865">
</dataflow>
<dataflow id="7027" from="StgValue_4543" to="tmp_408" fromId="4543" toId="1865">
</dataflow>
<dataflow id="7028" from="bitcast_ln55_58" to="trunc_ln55_58" fromId="1864" toId="1866">
</dataflow>
<dataflow id="7029" from="min_p_185" to="bitcast_ln55_59" fromId="1835" toId="1867">
</dataflow>
<dataflow id="7030" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_409" fromId="4538" toId="1868">
</dataflow>
<dataflow id="7031" from="bitcast_ln55_59" to="tmp_409" fromId="1867" toId="1868">
</dataflow>
<dataflow id="7032" from="StgValue_4541" to="tmp_409" fromId="4541" toId="1868">
</dataflow>
<dataflow id="7033" from="StgValue_4543" to="tmp_409" fromId="4543" toId="1868">
</dataflow>
<dataflow id="7034" from="bitcast_ln55_59" to="trunc_ln55_59" fromId="1867" toId="1869">
</dataflow>
<dataflow id="7035" from="tmp_408" to="icmp_ln55_116" fromId="1865" toId="1870">
</dataflow>
<dataflow id="7036" from="StgValue_4553" to="icmp_ln55_116" fromId="4553" toId="1870">
</dataflow>
<dataflow id="7037" from="trunc_ln55_58" to="icmp_ln55_117" fromId="1866" toId="1871">
</dataflow>
<dataflow id="7038" from="StgValue_4556" to="icmp_ln55_117" fromId="4556" toId="1871">
</dataflow>
<dataflow id="7039" from="icmp_ln55_117" to="or_ln55_89" fromId="1871" toId="1872">
</dataflow>
<dataflow id="7040" from="icmp_ln55_116" to="or_ln55_89" fromId="1870" toId="1872">
</dataflow>
<dataflow id="7041" from="tmp_409" to="icmp_ln55_118" fromId="1868" toId="1873">
</dataflow>
<dataflow id="7042" from="StgValue_4553" to="icmp_ln55_118" fromId="4553" toId="1873">
</dataflow>
<dataflow id="7043" from="trunc_ln55_59" to="icmp_ln55_119" fromId="1869" toId="1874">
</dataflow>
<dataflow id="7044" from="StgValue_4556" to="icmp_ln55_119" fromId="4556" toId="1874">
</dataflow>
<dataflow id="7045" from="icmp_ln55_119" to="or_ln55_90" fromId="1874" toId="1875">
</dataflow>
<dataflow id="7046" from="icmp_ln55_118" to="or_ln55_90" fromId="1873" toId="1875">
</dataflow>
<dataflow id="7047" from="or_ln55_89" to="and_ln55_58" fromId="1872" toId="1876">
</dataflow>
<dataflow id="7048" from="or_ln55_90" to="and_ln55_58" fromId="1875" toId="1876">
</dataflow>
<dataflow id="7049" from="p_91" to="tmp_410" fromId="1755" toId="1877">
</dataflow>
<dataflow id="7050" from="min_p_185" to="tmp_410" fromId="1835" toId="1877">
</dataflow>
<dataflow id="7051" from="and_ln55_58" to="and_ln55_59" fromId="1876" toId="1878">
</dataflow>
<dataflow id="7052" from="tmp_410" to="and_ln55_59" fromId="1877" toId="1878">
</dataflow>
<dataflow id="7053" from="and_ln55_59" to="min_p_187" fromId="1878" toId="1879">
</dataflow>
<dataflow id="7054" from="p_91" to="min_p_187" fromId="1755" toId="1879">
</dataflow>
<dataflow id="7055" from="min_p_185" to="min_p_187" fromId="1835" toId="1879">
</dataflow>
<dataflow id="7056" from="p_92" to="tmp_413" fromId="1796" toId="1880">
</dataflow>
<dataflow id="7057" from="min_p_187" to="tmp_413" fromId="1879" toId="1880">
</dataflow>
<dataflow id="7058" from="tmp_394" to="p_94" fromId="1687" toId="1881">
</dataflow>
<dataflow id="7059" from="bitcast_ln54_101" to="p_94" fromId="1716" toId="1881">
</dataflow>
<dataflow id="7060" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1882">
</dataflow>
<dataflow id="7061" from="p_94" to="specfucore_ln8" fromId="1881" toId="1882">
</dataflow>
<dataflow id="7062" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1882">
</dataflow>
<dataflow id="7063" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1882">
</dataflow>
<dataflow id="7064" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1882">
</dataflow>
<dataflow id="7065" from="tmp_405" to="p_95" fromId="1728" toId="1883">
</dataflow>
<dataflow id="7066" from="bitcast_ln54_104" to="p_95" fromId="1760" toId="1883">
</dataflow>
<dataflow id="7067" from="tmp_416" to="p_96" fromId="1772" toId="1884">
</dataflow>
<dataflow id="7068" from="bitcast_ln54_107" to="p_96" fromId="1801" toId="1884">
</dataflow>
<dataflow id="7069" from="tmp_424" to="p_97" fromId="1813" toId="1885">
</dataflow>
<dataflow id="7070" from="bitcast_ln54_110" to="p_97" fromId="1845" toId="1885">
</dataflow>
<dataflow id="7071" from="trunc_ln54_100" to="bitcast_ln54_113" fromId="473" toId="1886">
</dataflow>
<dataflow id="7072" from="tmp_428" to="p_98" fromId="1857" toId="1887">
</dataflow>
<dataflow id="7073" from="bitcast_ln54_113" to="p_98" fromId="1886" toId="1887">
</dataflow>
<dataflow id="7074" from="llike_addr_102" to="llike_load_70" fromId="1818" toId="1888">
</dataflow>
<dataflow id="7075" from="shl_ln1" to="zext_ln54_161" fromId="161" toId="1889">
</dataflow>
<dataflow id="7076" from="llike_load_70" to="lshr_ln54_86" fromId="1888" toId="1890">
</dataflow>
<dataflow id="7077" from="zext_ln54_161" to="lshr_ln54_86" fromId="1889" toId="1890">
</dataflow>
<dataflow id="7078" from="lshr_ln54_86" to="trunc_ln54_101" fromId="1890" toId="1891">
</dataflow>
<dataflow id="7079" from="trunc_ln54_101" to="bitcast_ln54_114" fromId="1891" toId="1892">
</dataflow>
<dataflow id="7080" from="llike_1_addr_102" to="llike_1_load_71" fromId="1819" toId="1893">
</dataflow>
<dataflow id="7081" from="shl_ln1" to="zext_ln54_162" fromId="161" toId="1894">
</dataflow>
<dataflow id="7082" from="llike_1_load_71" to="lshr_ln54_87" fromId="1893" toId="1895">
</dataflow>
<dataflow id="7083" from="zext_ln54_162" to="lshr_ln54_87" fromId="1894" toId="1895">
</dataflow>
<dataflow id="7084" from="lshr_ln54_87" to="trunc_ln54_102" fromId="1895" toId="1896">
</dataflow>
<dataflow id="7085" from="trunc_ln54_102" to="bitcast_ln54_115" fromId="1896" toId="1897">
</dataflow>
<dataflow id="7086" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_432" fromId="3700" toId="1898">
</dataflow>
<dataflow id="7087" from="bitcast_ln54_114" to="tmp_432" fromId="1892" toId="1898">
</dataflow>
<dataflow id="7088" from="bitcast_ln54_115" to="tmp_432" fromId="1897" toId="1898">
</dataflow>
<dataflow id="7089" from="tmp_12" to="tmp_432" fromId="120" toId="1898">
</dataflow>
<dataflow id="7090" from="llike_addr_103" to="llike_load_71" fromId="1862" toId="1899">
</dataflow>
<dataflow id="7091" from="llike_1_addr_103" to="llike_1_load_72" fromId="1863" toId="1900">
</dataflow>
<dataflow id="7092" from="tmp_s" to="or_ln54_39" fromId="148" toId="1901">
</dataflow>
<dataflow id="7094" from="StgValue_7093" to="or_ln54_39" fromId="7093" toId="1901">
</dataflow>
<dataflow id="7095" from="or_ln54_39" to="zext_ln54_48" fromId="1901" toId="1902">
</dataflow>
<dataflow id="7096" from="llike" to="llike_addr_104" fromId="3443" toId="1903">
</dataflow>
<dataflow id="7097" from="StgValue_3576" to="llike_addr_104" fromId="3576" toId="1903">
</dataflow>
<dataflow id="7098" from="zext_ln54_48" to="llike_addr_104" fromId="1902" toId="1903">
</dataflow>
<dataflow id="7099" from="llike_1" to="llike_1_addr_104" fromId="3444" toId="1904">
</dataflow>
<dataflow id="7100" from="StgValue_3576" to="llike_1_addr_104" fromId="3576" toId="1904">
</dataflow>
<dataflow id="7101" from="zext_ln54_48" to="llike_1_addr_104" fromId="1902" toId="1904">
</dataflow>
<dataflow id="7102" from="p_92" to="bitcast_ln55_60" fromId="1796" toId="1905">
</dataflow>
<dataflow id="7103" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_411" fromId="4538" toId="1906">
</dataflow>
<dataflow id="7104" from="bitcast_ln55_60" to="tmp_411" fromId="1905" toId="1906">
</dataflow>
<dataflow id="7105" from="StgValue_4541" to="tmp_411" fromId="4541" toId="1906">
</dataflow>
<dataflow id="7106" from="StgValue_4543" to="tmp_411" fromId="4543" toId="1906">
</dataflow>
<dataflow id="7107" from="bitcast_ln55_60" to="trunc_ln55_60" fromId="1905" toId="1907">
</dataflow>
<dataflow id="7108" from="min_p_187" to="bitcast_ln55_61" fromId="1879" toId="1908">
</dataflow>
<dataflow id="7109" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_412" fromId="4538" toId="1909">
</dataflow>
<dataflow id="7110" from="bitcast_ln55_61" to="tmp_412" fromId="1908" toId="1909">
</dataflow>
<dataflow id="7111" from="StgValue_4541" to="tmp_412" fromId="4541" toId="1909">
</dataflow>
<dataflow id="7112" from="StgValue_4543" to="tmp_412" fromId="4543" toId="1909">
</dataflow>
<dataflow id="7113" from="bitcast_ln55_61" to="trunc_ln55_61" fromId="1908" toId="1910">
</dataflow>
<dataflow id="7114" from="tmp_411" to="icmp_ln55_120" fromId="1906" toId="1911">
</dataflow>
<dataflow id="7115" from="StgValue_4553" to="icmp_ln55_120" fromId="4553" toId="1911">
</dataflow>
<dataflow id="7116" from="trunc_ln55_60" to="icmp_ln55_121" fromId="1907" toId="1912">
</dataflow>
<dataflow id="7117" from="StgValue_4556" to="icmp_ln55_121" fromId="4556" toId="1912">
</dataflow>
<dataflow id="7118" from="icmp_ln55_121" to="or_ln55_91" fromId="1912" toId="1913">
</dataflow>
<dataflow id="7119" from="icmp_ln55_120" to="or_ln55_91" fromId="1911" toId="1913">
</dataflow>
<dataflow id="7120" from="tmp_412" to="icmp_ln55_122" fromId="1909" toId="1914">
</dataflow>
<dataflow id="7121" from="StgValue_4553" to="icmp_ln55_122" fromId="4553" toId="1914">
</dataflow>
<dataflow id="7122" from="trunc_ln55_61" to="icmp_ln55_123" fromId="1910" toId="1915">
</dataflow>
<dataflow id="7123" from="StgValue_4556" to="icmp_ln55_123" fromId="4556" toId="1915">
</dataflow>
<dataflow id="7124" from="icmp_ln55_123" to="or_ln55_92" fromId="1915" toId="1916">
</dataflow>
<dataflow id="7125" from="icmp_ln55_122" to="or_ln55_92" fromId="1914" toId="1916">
</dataflow>
<dataflow id="7126" from="or_ln55_91" to="and_ln55_60" fromId="1913" toId="1917">
</dataflow>
<dataflow id="7127" from="or_ln55_92" to="and_ln55_60" fromId="1916" toId="1917">
</dataflow>
<dataflow id="7128" from="p_92" to="tmp_413" fromId="1796" toId="1918">
</dataflow>
<dataflow id="7129" from="min_p_187" to="tmp_413" fromId="1879" toId="1918">
</dataflow>
<dataflow id="7130" from="and_ln55_60" to="and_ln55_61" fromId="1917" toId="1919">
</dataflow>
<dataflow id="7131" from="tmp_413" to="and_ln55_61" fromId="1918" toId="1919">
</dataflow>
<dataflow id="7132" from="and_ln55_61" to="min_p_189" fromId="1919" toId="1920">
</dataflow>
<dataflow id="7133" from="p_92" to="min_p_189" fromId="1796" toId="1920">
</dataflow>
<dataflow id="7134" from="min_p_187" to="min_p_189" fromId="1879" toId="1920">
</dataflow>
<dataflow id="7135" from="and_ln55_61" to="select_ln55_59" fromId="1919" toId="1921">
</dataflow>
<dataflow id="7137" from="StgValue_7136" to="select_ln55_59" fromId="7136" toId="1921">
</dataflow>
<dataflow id="7139" from="StgValue_7138" to="select_ln55_59" fromId="7138" toId="1921">
</dataflow>
<dataflow id="7140" from="and_ln55_61" to="or_ln55_14" fromId="1919" toId="1922">
</dataflow>
<dataflow id="7141" from="and_ln55_59" to="or_ln55_14" fromId="1878" toId="1922">
</dataflow>
<dataflow id="7142" from="or_ln55_14" to="min_s_49" fromId="1922" toId="1923">
</dataflow>
<dataflow id="7143" from="select_ln55_59" to="min_s_49" fromId="1921" toId="1923">
</dataflow>
<dataflow id="7144" from="min_s_48" to="min_s_49" fromId="1838" toId="1923">
</dataflow>
<dataflow id="7145" from="p_93" to="tmp_417" fromId="1840" toId="1924">
</dataflow>
<dataflow id="7146" from="min_p_189" to="tmp_417" fromId="1920" toId="1924">
</dataflow>
<dataflow id="7147" from="tmp_405" to="p_95" fromId="1728" toId="1925">
</dataflow>
<dataflow id="7148" from="bitcast_ln54_104" to="p_95" fromId="1760" toId="1925">
</dataflow>
<dataflow id="7149" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1926">
</dataflow>
<dataflow id="7150" from="p_95" to="specfucore_ln8" fromId="1925" toId="1926">
</dataflow>
<dataflow id="7151" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1926">
</dataflow>
<dataflow id="7152" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1926">
</dataflow>
<dataflow id="7153" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1926">
</dataflow>
<dataflow id="7154" from="tmp_416" to="p_96" fromId="1772" toId="1927">
</dataflow>
<dataflow id="7155" from="bitcast_ln54_107" to="p_96" fromId="1801" toId="1927">
</dataflow>
<dataflow id="7156" from="tmp_424" to="p_97" fromId="1813" toId="1928">
</dataflow>
<dataflow id="7157" from="bitcast_ln54_110" to="p_97" fromId="1845" toId="1928">
</dataflow>
<dataflow id="7158" from="tmp_428" to="p_98" fromId="1857" toId="1929">
</dataflow>
<dataflow id="7159" from="bitcast_ln54_113" to="p_98" fromId="1886" toId="1929">
</dataflow>
<dataflow id="7160" from="trunc_ln54_103" to="bitcast_ln54_116" fromId="475" toId="1930">
</dataflow>
<dataflow id="7161" from="tmp_432" to="p_99" fromId="1898" toId="1931">
</dataflow>
<dataflow id="7162" from="bitcast_ln54_116" to="p_99" fromId="1930" toId="1931">
</dataflow>
<dataflow id="7163" from="llike_addr_103" to="llike_load_71" fromId="1862" toId="1932">
</dataflow>
<dataflow id="7164" from="shl_ln1" to="zext_ln54_163" fromId="161" toId="1933">
</dataflow>
<dataflow id="7165" from="llike_load_71" to="lshr_ln54_88" fromId="1932" toId="1934">
</dataflow>
<dataflow id="7166" from="zext_ln54_163" to="lshr_ln54_88" fromId="1933" toId="1934">
</dataflow>
<dataflow id="7167" from="lshr_ln54_88" to="trunc_ln54_104" fromId="1934" toId="1935">
</dataflow>
<dataflow id="7168" from="trunc_ln54_104" to="bitcast_ln54_117" fromId="1935" toId="1936">
</dataflow>
<dataflow id="7169" from="llike_1_addr_103" to="llike_1_load_72" fromId="1863" toId="1937">
</dataflow>
<dataflow id="7170" from="shl_ln1" to="zext_ln54_164" fromId="161" toId="1938">
</dataflow>
<dataflow id="7171" from="llike_1_load_72" to="lshr_ln54_89" fromId="1937" toId="1939">
</dataflow>
<dataflow id="7172" from="zext_ln54_164" to="lshr_ln54_89" fromId="1938" toId="1939">
</dataflow>
<dataflow id="7173" from="lshr_ln54_89" to="trunc_ln54_105" fromId="1939" toId="1940">
</dataflow>
<dataflow id="7174" from="trunc_ln54_105" to="bitcast_ln54_118" fromId="1940" toId="1941">
</dataflow>
<dataflow id="7175" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_436" fromId="3700" toId="1942">
</dataflow>
<dataflow id="7176" from="bitcast_ln54_117" to="tmp_436" fromId="1936" toId="1942">
</dataflow>
<dataflow id="7177" from="bitcast_ln54_118" to="tmp_436" fromId="1941" toId="1942">
</dataflow>
<dataflow id="7178" from="tmp_12" to="tmp_436" fromId="120" toId="1942">
</dataflow>
<dataflow id="7179" from="llike_addr_104" to="llike_load_72" fromId="1903" toId="1943">
</dataflow>
<dataflow id="7180" from="llike_1_addr_104" to="llike_1_load_73" fromId="1904" toId="1944">
</dataflow>
<dataflow id="7181" from="tmp_s" to="or_ln54_40" fromId="148" toId="1945">
</dataflow>
<dataflow id="7183" from="StgValue_7182" to="or_ln54_40" fromId="7182" toId="1945">
</dataflow>
<dataflow id="7184" from="or_ln54_40" to="zext_ln54_49" fromId="1945" toId="1946">
</dataflow>
<dataflow id="7185" from="llike" to="llike_addr_105" fromId="3443" toId="1947">
</dataflow>
<dataflow id="7186" from="StgValue_3576" to="llike_addr_105" fromId="3576" toId="1947">
</dataflow>
<dataflow id="7187" from="zext_ln54_49" to="llike_addr_105" fromId="1946" toId="1947">
</dataflow>
<dataflow id="7188" from="llike_1" to="llike_1_addr_105" fromId="3444" toId="1948">
</dataflow>
<dataflow id="7189" from="StgValue_3576" to="llike_1_addr_105" fromId="3576" toId="1948">
</dataflow>
<dataflow id="7190" from="zext_ln54_49" to="llike_1_addr_105" fromId="1946" toId="1948">
</dataflow>
<dataflow id="7191" from="p_93" to="bitcast_ln55_62" fromId="1840" toId="1949">
</dataflow>
<dataflow id="7192" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_414" fromId="4538" toId="1950">
</dataflow>
<dataflow id="7193" from="bitcast_ln55_62" to="tmp_414" fromId="1949" toId="1950">
</dataflow>
<dataflow id="7194" from="StgValue_4541" to="tmp_414" fromId="4541" toId="1950">
</dataflow>
<dataflow id="7195" from="StgValue_4543" to="tmp_414" fromId="4543" toId="1950">
</dataflow>
<dataflow id="7196" from="bitcast_ln55_62" to="trunc_ln55_62" fromId="1949" toId="1951">
</dataflow>
<dataflow id="7197" from="min_p_189" to="bitcast_ln55_63" fromId="1920" toId="1952">
</dataflow>
<dataflow id="7198" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_415" fromId="4538" toId="1953">
</dataflow>
<dataflow id="7199" from="bitcast_ln55_63" to="tmp_415" fromId="1952" toId="1953">
</dataflow>
<dataflow id="7200" from="StgValue_4541" to="tmp_415" fromId="4541" toId="1953">
</dataflow>
<dataflow id="7201" from="StgValue_4543" to="tmp_415" fromId="4543" toId="1953">
</dataflow>
<dataflow id="7202" from="bitcast_ln55_63" to="trunc_ln55_63" fromId="1952" toId="1954">
</dataflow>
<dataflow id="7203" from="tmp_414" to="icmp_ln55_124" fromId="1950" toId="1955">
</dataflow>
<dataflow id="7204" from="StgValue_4553" to="icmp_ln55_124" fromId="4553" toId="1955">
</dataflow>
<dataflow id="7205" from="trunc_ln55_62" to="icmp_ln55_125" fromId="1951" toId="1956">
</dataflow>
<dataflow id="7206" from="StgValue_4556" to="icmp_ln55_125" fromId="4556" toId="1956">
</dataflow>
<dataflow id="7207" from="icmp_ln55_125" to="or_ln55_93" fromId="1956" toId="1957">
</dataflow>
<dataflow id="7208" from="icmp_ln55_124" to="or_ln55_93" fromId="1955" toId="1957">
</dataflow>
<dataflow id="7209" from="tmp_415" to="icmp_ln55_126" fromId="1953" toId="1958">
</dataflow>
<dataflow id="7210" from="StgValue_4553" to="icmp_ln55_126" fromId="4553" toId="1958">
</dataflow>
<dataflow id="7211" from="trunc_ln55_63" to="icmp_ln55_127" fromId="1954" toId="1959">
</dataflow>
<dataflow id="7212" from="StgValue_4556" to="icmp_ln55_127" fromId="4556" toId="1959">
</dataflow>
<dataflow id="7213" from="icmp_ln55_127" to="or_ln55_94" fromId="1959" toId="1960">
</dataflow>
<dataflow id="7214" from="icmp_ln55_126" to="or_ln55_94" fromId="1958" toId="1960">
</dataflow>
<dataflow id="7215" from="or_ln55_93" to="and_ln55_62" fromId="1957" toId="1961">
</dataflow>
<dataflow id="7216" from="or_ln55_94" to="and_ln55_62" fromId="1960" toId="1961">
</dataflow>
<dataflow id="7217" from="p_93" to="tmp_417" fromId="1840" toId="1962">
</dataflow>
<dataflow id="7218" from="min_p_189" to="tmp_417" fromId="1920" toId="1962">
</dataflow>
<dataflow id="7219" from="and_ln55_62" to="and_ln55_63" fromId="1961" toId="1963">
</dataflow>
<dataflow id="7220" from="tmp_417" to="and_ln55_63" fromId="1962" toId="1963">
</dataflow>
<dataflow id="7221" from="and_ln55_63" to="min_p_191" fromId="1963" toId="1964">
</dataflow>
<dataflow id="7222" from="p_93" to="min_p_191" fromId="1840" toId="1964">
</dataflow>
<dataflow id="7223" from="min_p_189" to="min_p_191" fromId="1920" toId="1964">
</dataflow>
<dataflow id="7224" from="p_94" to="tmp_420" fromId="1881" toId="1965">
</dataflow>
<dataflow id="7225" from="min_p_191" to="tmp_420" fromId="1964" toId="1965">
</dataflow>
<dataflow id="7226" from="tmp_416" to="p_96" fromId="1772" toId="1966">
</dataflow>
<dataflow id="7227" from="bitcast_ln54_107" to="p_96" fromId="1801" toId="1966">
</dataflow>
<dataflow id="7228" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="1967">
</dataflow>
<dataflow id="7229" from="p_96" to="specfucore_ln8" fromId="1966" toId="1967">
</dataflow>
<dataflow id="7230" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="1967">
</dataflow>
<dataflow id="7231" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="1967">
</dataflow>
<dataflow id="7232" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="1967">
</dataflow>
<dataflow id="7233" from="tmp_424" to="p_97" fromId="1813" toId="1968">
</dataflow>
<dataflow id="7234" from="bitcast_ln54_110" to="p_97" fromId="1845" toId="1968">
</dataflow>
<dataflow id="7235" from="tmp_428" to="p_98" fromId="1857" toId="1969">
</dataflow>
<dataflow id="7236" from="bitcast_ln54_113" to="p_98" fromId="1886" toId="1969">
</dataflow>
<dataflow id="7237" from="tmp_432" to="p_99" fromId="1898" toId="1970">
</dataflow>
<dataflow id="7238" from="bitcast_ln54_116" to="p_99" fromId="1930" toId="1970">
</dataflow>
<dataflow id="7239" from="trunc_ln54_106" to="bitcast_ln54_119" fromId="522" toId="1971">
</dataflow>
<dataflow id="7240" from="tmp_436" to="p_100" fromId="1942" toId="1972">
</dataflow>
<dataflow id="7241" from="bitcast_ln54_119" to="p_100" fromId="1971" toId="1972">
</dataflow>
<dataflow id="7242" from="llike_addr_104" to="llike_load_72" fromId="1903" toId="1973">
</dataflow>
<dataflow id="7243" from="shl_ln1" to="zext_ln54_165" fromId="161" toId="1974">
</dataflow>
<dataflow id="7244" from="llike_load_72" to="lshr_ln54_90" fromId="1973" toId="1975">
</dataflow>
<dataflow id="7245" from="zext_ln54_165" to="lshr_ln54_90" fromId="1974" toId="1975">
</dataflow>
<dataflow id="7246" from="lshr_ln54_90" to="trunc_ln54_107" fromId="1975" toId="1976">
</dataflow>
<dataflow id="7247" from="trunc_ln54_107" to="bitcast_ln54_120" fromId="1976" toId="1977">
</dataflow>
<dataflow id="7248" from="llike_1_addr_104" to="llike_1_load_73" fromId="1904" toId="1978">
</dataflow>
<dataflow id="7249" from="shl_ln1" to="zext_ln54_166" fromId="161" toId="1979">
</dataflow>
<dataflow id="7250" from="llike_1_load_73" to="lshr_ln54_91" fromId="1978" toId="1980">
</dataflow>
<dataflow id="7251" from="zext_ln54_166" to="lshr_ln54_91" fromId="1979" toId="1980">
</dataflow>
<dataflow id="7252" from="lshr_ln54_91" to="trunc_ln54_108" fromId="1980" toId="1981">
</dataflow>
<dataflow id="7253" from="trunc_ln54_108" to="bitcast_ln54_121" fromId="1981" toId="1982">
</dataflow>
<dataflow id="7254" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_440" fromId="3700" toId="1983">
</dataflow>
<dataflow id="7255" from="bitcast_ln54_120" to="tmp_440" fromId="1977" toId="1983">
</dataflow>
<dataflow id="7256" from="bitcast_ln54_121" to="tmp_440" fromId="1982" toId="1983">
</dataflow>
<dataflow id="7257" from="tmp_12" to="tmp_440" fromId="120" toId="1983">
</dataflow>
<dataflow id="7258" from="llike_addr_105" to="llike_load_73" fromId="1947" toId="1984">
</dataflow>
<dataflow id="7259" from="llike_1_addr_105" to="llike_1_load_74" fromId="1948" toId="1985">
</dataflow>
<dataflow id="7260" from="tmp_s" to="or_ln54_41" fromId="148" toId="1986">
</dataflow>
<dataflow id="7262" from="StgValue_7261" to="or_ln54_41" fromId="7261" toId="1986">
</dataflow>
<dataflow id="7263" from="or_ln54_41" to="zext_ln54_50" fromId="1986" toId="1987">
</dataflow>
<dataflow id="7264" from="llike" to="llike_addr_106" fromId="3443" toId="1988">
</dataflow>
<dataflow id="7265" from="StgValue_3576" to="llike_addr_106" fromId="3576" toId="1988">
</dataflow>
<dataflow id="7266" from="zext_ln54_50" to="llike_addr_106" fromId="1987" toId="1988">
</dataflow>
<dataflow id="7267" from="llike_1" to="llike_1_addr_106" fromId="3444" toId="1989">
</dataflow>
<dataflow id="7268" from="StgValue_3576" to="llike_1_addr_106" fromId="3576" toId="1989">
</dataflow>
<dataflow id="7269" from="zext_ln54_50" to="llike_1_addr_106" fromId="1987" toId="1989">
</dataflow>
<dataflow id="7270" from="min_s_49" to="zext_ln55_3" fromId="1923" toId="1990">
</dataflow>
<dataflow id="7271" from="p_94" to="bitcast_ln55_64" fromId="1881" toId="1991">
</dataflow>
<dataflow id="7272" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_418" fromId="4538" toId="1992">
</dataflow>
<dataflow id="7273" from="bitcast_ln55_64" to="tmp_418" fromId="1991" toId="1992">
</dataflow>
<dataflow id="7274" from="StgValue_4541" to="tmp_418" fromId="4541" toId="1992">
</dataflow>
<dataflow id="7275" from="StgValue_4543" to="tmp_418" fromId="4543" toId="1992">
</dataflow>
<dataflow id="7276" from="bitcast_ln55_64" to="trunc_ln55_64" fromId="1991" toId="1993">
</dataflow>
<dataflow id="7277" from="min_p_191" to="bitcast_ln55_65" fromId="1964" toId="1994">
</dataflow>
<dataflow id="7278" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_419" fromId="4538" toId="1995">
</dataflow>
<dataflow id="7279" from="bitcast_ln55_65" to="tmp_419" fromId="1994" toId="1995">
</dataflow>
<dataflow id="7280" from="StgValue_4541" to="tmp_419" fromId="4541" toId="1995">
</dataflow>
<dataflow id="7281" from="StgValue_4543" to="tmp_419" fromId="4543" toId="1995">
</dataflow>
<dataflow id="7282" from="bitcast_ln55_65" to="trunc_ln55_65" fromId="1994" toId="1996">
</dataflow>
<dataflow id="7283" from="tmp_418" to="icmp_ln55_128" fromId="1992" toId="1997">
</dataflow>
<dataflow id="7284" from="StgValue_4553" to="icmp_ln55_128" fromId="4553" toId="1997">
</dataflow>
<dataflow id="7285" from="trunc_ln55_64" to="icmp_ln55_129" fromId="1993" toId="1998">
</dataflow>
<dataflow id="7286" from="StgValue_4556" to="icmp_ln55_129" fromId="4556" toId="1998">
</dataflow>
<dataflow id="7287" from="icmp_ln55_129" to="or_ln55_95" fromId="1998" toId="1999">
</dataflow>
<dataflow id="7288" from="icmp_ln55_128" to="or_ln55_95" fromId="1997" toId="1999">
</dataflow>
<dataflow id="7289" from="tmp_419" to="icmp_ln55_130" fromId="1995" toId="2000">
</dataflow>
<dataflow id="7290" from="StgValue_4553" to="icmp_ln55_130" fromId="4553" toId="2000">
</dataflow>
<dataflow id="7291" from="trunc_ln55_65" to="icmp_ln55_131" fromId="1996" toId="2001">
</dataflow>
<dataflow id="7292" from="StgValue_4556" to="icmp_ln55_131" fromId="4556" toId="2001">
</dataflow>
<dataflow id="7293" from="icmp_ln55_131" to="or_ln55_96" fromId="2001" toId="2002">
</dataflow>
<dataflow id="7294" from="icmp_ln55_130" to="or_ln55_96" fromId="2000" toId="2002">
</dataflow>
<dataflow id="7295" from="or_ln55_95" to="and_ln55_64" fromId="1999" toId="2003">
</dataflow>
<dataflow id="7296" from="or_ln55_96" to="and_ln55_64" fromId="2002" toId="2003">
</dataflow>
<dataflow id="7297" from="p_94" to="tmp_420" fromId="1881" toId="2004">
</dataflow>
<dataflow id="7298" from="min_p_191" to="tmp_420" fromId="1964" toId="2004">
</dataflow>
<dataflow id="7299" from="and_ln55_64" to="and_ln55_65" fromId="2003" toId="2005">
</dataflow>
<dataflow id="7300" from="tmp_420" to="and_ln55_65" fromId="2004" toId="2005">
</dataflow>
<dataflow id="7301" from="and_ln55_65" to="min_p_193" fromId="2005" toId="2006">
</dataflow>
<dataflow id="7302" from="p_94" to="min_p_193" fromId="1881" toId="2006">
</dataflow>
<dataflow id="7303" from="min_p_191" to="min_p_193" fromId="1964" toId="2006">
</dataflow>
<dataflow id="7304" from="and_ln55_65" to="select_ln55_60" fromId="2005" toId="2007">
</dataflow>
<dataflow id="7306" from="StgValue_7305" to="select_ln55_60" fromId="7305" toId="2007">
</dataflow>
<dataflow id="7308" from="StgValue_7307" to="select_ln55_60" fromId="7307" toId="2007">
</dataflow>
<dataflow id="7309" from="and_ln55_65" to="or_ln55_15" fromId="2005" toId="2008">
</dataflow>
<dataflow id="7310" from="and_ln55_63" to="or_ln55_15" fromId="1963" toId="2008">
</dataflow>
<dataflow id="7311" from="or_ln55_15" to="min_s_50" fromId="2008" toId="2009">
</dataflow>
<dataflow id="7312" from="select_ln55_60" to="min_s_50" fromId="2007" toId="2009">
</dataflow>
<dataflow id="7313" from="zext_ln55_3" to="min_s_50" fromId="1990" toId="2009">
</dataflow>
<dataflow id="7314" from="p_95" to="tmp_423" fromId="1925" toId="2010">
</dataflow>
<dataflow id="7315" from="min_p_193" to="tmp_423" fromId="2006" toId="2010">
</dataflow>
<dataflow id="7316" from="tmp_424" to="p_97" fromId="1813" toId="2011">
</dataflow>
<dataflow id="7317" from="bitcast_ln54_110" to="p_97" fromId="1845" toId="2011">
</dataflow>
<dataflow id="7318" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2012">
</dataflow>
<dataflow id="7319" from="p_97" to="specfucore_ln8" fromId="2011" toId="2012">
</dataflow>
<dataflow id="7320" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2012">
</dataflow>
<dataflow id="7321" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2012">
</dataflow>
<dataflow id="7322" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2012">
</dataflow>
<dataflow id="7323" from="tmp_428" to="p_98" fromId="1857" toId="2013">
</dataflow>
<dataflow id="7324" from="bitcast_ln54_113" to="p_98" fromId="1886" toId="2013">
</dataflow>
<dataflow id="7325" from="tmp_432" to="p_99" fromId="1898" toId="2014">
</dataflow>
<dataflow id="7326" from="bitcast_ln54_116" to="p_99" fromId="1930" toId="2014">
</dataflow>
<dataflow id="7327" from="tmp_436" to="p_100" fromId="1942" toId="2015">
</dataflow>
<dataflow id="7328" from="bitcast_ln54_119" to="p_100" fromId="1971" toId="2015">
</dataflow>
<dataflow id="7329" from="trunc_ln54_109" to="bitcast_ln54_122" fromId="524" toId="2016">
</dataflow>
<dataflow id="7330" from="tmp_440" to="p_101" fromId="1983" toId="2017">
</dataflow>
<dataflow id="7331" from="bitcast_ln54_122" to="p_101" fromId="2016" toId="2017">
</dataflow>
<dataflow id="7332" from="llike_addr_105" to="llike_load_73" fromId="1947" toId="2018">
</dataflow>
<dataflow id="7333" from="shl_ln1" to="zext_ln54_167" fromId="161" toId="2019">
</dataflow>
<dataflow id="7334" from="llike_load_73" to="lshr_ln54_92" fromId="2018" toId="2020">
</dataflow>
<dataflow id="7335" from="zext_ln54_167" to="lshr_ln54_92" fromId="2019" toId="2020">
</dataflow>
<dataflow id="7336" from="lshr_ln54_92" to="trunc_ln54_110" fromId="2020" toId="2021">
</dataflow>
<dataflow id="7337" from="trunc_ln54_110" to="bitcast_ln54_123" fromId="2021" toId="2022">
</dataflow>
<dataflow id="7338" from="llike_1_addr_105" to="llike_1_load_74" fromId="1948" toId="2023">
</dataflow>
<dataflow id="7339" from="shl_ln1" to="zext_ln54_168" fromId="161" toId="2024">
</dataflow>
<dataflow id="7340" from="llike_1_load_74" to="lshr_ln54_93" fromId="2023" toId="2025">
</dataflow>
<dataflow id="7341" from="zext_ln54_168" to="lshr_ln54_93" fromId="2024" toId="2025">
</dataflow>
<dataflow id="7342" from="lshr_ln54_93" to="trunc_ln54_111" fromId="2025" toId="2026">
</dataflow>
<dataflow id="7343" from="trunc_ln54_111" to="bitcast_ln54_124" fromId="2026" toId="2027">
</dataflow>
<dataflow id="7344" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_444" fromId="3700" toId="2028">
</dataflow>
<dataflow id="7345" from="bitcast_ln54_123" to="tmp_444" fromId="2022" toId="2028">
</dataflow>
<dataflow id="7346" from="bitcast_ln54_124" to="tmp_444" fromId="2027" toId="2028">
</dataflow>
<dataflow id="7347" from="tmp_12" to="tmp_444" fromId="120" toId="2028">
</dataflow>
<dataflow id="7348" from="llike_addr_106" to="llike_load_74" fromId="1988" toId="2029">
</dataflow>
<dataflow id="7349" from="llike_1_addr_106" to="llike_1_load_75" fromId="1989" toId="2030">
</dataflow>
<dataflow id="7350" from="tmp_s" to="or_ln54_42" fromId="148" toId="2031">
</dataflow>
<dataflow id="7352" from="StgValue_7351" to="or_ln54_42" fromId="7351" toId="2031">
</dataflow>
<dataflow id="7353" from="or_ln54_42" to="zext_ln54_51" fromId="2031" toId="2032">
</dataflow>
<dataflow id="7354" from="llike" to="llike_addr_107" fromId="3443" toId="2033">
</dataflow>
<dataflow id="7355" from="StgValue_3576" to="llike_addr_107" fromId="3576" toId="2033">
</dataflow>
<dataflow id="7356" from="zext_ln54_51" to="llike_addr_107" fromId="2032" toId="2033">
</dataflow>
<dataflow id="7357" from="llike_1" to="llike_1_addr_107" fromId="3444" toId="2034">
</dataflow>
<dataflow id="7358" from="StgValue_3576" to="llike_1_addr_107" fromId="3576" toId="2034">
</dataflow>
<dataflow id="7359" from="zext_ln54_51" to="llike_1_addr_107" fromId="2032" toId="2034">
</dataflow>
<dataflow id="7360" from="p_95" to="bitcast_ln55_66" fromId="1925" toId="2035">
</dataflow>
<dataflow id="7361" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_421" fromId="4538" toId="2036">
</dataflow>
<dataflow id="7362" from="bitcast_ln55_66" to="tmp_421" fromId="2035" toId="2036">
</dataflow>
<dataflow id="7363" from="StgValue_4541" to="tmp_421" fromId="4541" toId="2036">
</dataflow>
<dataflow id="7364" from="StgValue_4543" to="tmp_421" fromId="4543" toId="2036">
</dataflow>
<dataflow id="7365" from="bitcast_ln55_66" to="trunc_ln55_66" fromId="2035" toId="2037">
</dataflow>
<dataflow id="7366" from="min_p_193" to="bitcast_ln55_67" fromId="2006" toId="2038">
</dataflow>
<dataflow id="7367" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_422" fromId="4538" toId="2039">
</dataflow>
<dataflow id="7368" from="bitcast_ln55_67" to="tmp_422" fromId="2038" toId="2039">
</dataflow>
<dataflow id="7369" from="StgValue_4541" to="tmp_422" fromId="4541" toId="2039">
</dataflow>
<dataflow id="7370" from="StgValue_4543" to="tmp_422" fromId="4543" toId="2039">
</dataflow>
<dataflow id="7371" from="bitcast_ln55_67" to="trunc_ln55_67" fromId="2038" toId="2040">
</dataflow>
<dataflow id="7372" from="tmp_421" to="icmp_ln55_132" fromId="2036" toId="2041">
</dataflow>
<dataflow id="7373" from="StgValue_4553" to="icmp_ln55_132" fromId="4553" toId="2041">
</dataflow>
<dataflow id="7374" from="trunc_ln55_66" to="icmp_ln55_133" fromId="2037" toId="2042">
</dataflow>
<dataflow id="7375" from="StgValue_4556" to="icmp_ln55_133" fromId="4556" toId="2042">
</dataflow>
<dataflow id="7376" from="icmp_ln55_133" to="or_ln55_97" fromId="2042" toId="2043">
</dataflow>
<dataflow id="7377" from="icmp_ln55_132" to="or_ln55_97" fromId="2041" toId="2043">
</dataflow>
<dataflow id="7378" from="tmp_422" to="icmp_ln55_134" fromId="2039" toId="2044">
</dataflow>
<dataflow id="7379" from="StgValue_4553" to="icmp_ln55_134" fromId="4553" toId="2044">
</dataflow>
<dataflow id="7380" from="trunc_ln55_67" to="icmp_ln55_135" fromId="2040" toId="2045">
</dataflow>
<dataflow id="7381" from="StgValue_4556" to="icmp_ln55_135" fromId="4556" toId="2045">
</dataflow>
<dataflow id="7382" from="icmp_ln55_135" to="or_ln55_98" fromId="2045" toId="2046">
</dataflow>
<dataflow id="7383" from="icmp_ln55_134" to="or_ln55_98" fromId="2044" toId="2046">
</dataflow>
<dataflow id="7384" from="or_ln55_97" to="and_ln55_66" fromId="2043" toId="2047">
</dataflow>
<dataflow id="7385" from="or_ln55_98" to="and_ln55_66" fromId="2046" toId="2047">
</dataflow>
<dataflow id="7386" from="p_95" to="tmp_423" fromId="1925" toId="2048">
</dataflow>
<dataflow id="7387" from="min_p_193" to="tmp_423" fromId="2006" toId="2048">
</dataflow>
<dataflow id="7388" from="and_ln55_66" to="and_ln55_67" fromId="2047" toId="2049">
</dataflow>
<dataflow id="7389" from="tmp_423" to="and_ln55_67" fromId="2048" toId="2049">
</dataflow>
<dataflow id="7390" from="and_ln55_67" to="min_p_195" fromId="2049" toId="2050">
</dataflow>
<dataflow id="7391" from="p_95" to="min_p_195" fromId="1925" toId="2050">
</dataflow>
<dataflow id="7392" from="min_p_193" to="min_p_195" fromId="2006" toId="2050">
</dataflow>
<dataflow id="7393" from="p_96" to="tmp_427" fromId="1966" toId="2051">
</dataflow>
<dataflow id="7394" from="min_p_195" to="tmp_427" fromId="2050" toId="2051">
</dataflow>
<dataflow id="7395" from="tmp_428" to="p_98" fromId="1857" toId="2052">
</dataflow>
<dataflow id="7396" from="bitcast_ln54_113" to="p_98" fromId="1886" toId="2052">
</dataflow>
<dataflow id="7397" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2053">
</dataflow>
<dataflow id="7398" from="p_98" to="specfucore_ln8" fromId="2052" toId="2053">
</dataflow>
<dataflow id="7399" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2053">
</dataflow>
<dataflow id="7400" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2053">
</dataflow>
<dataflow id="7401" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2053">
</dataflow>
<dataflow id="7402" from="tmp_432" to="p_99" fromId="1898" toId="2054">
</dataflow>
<dataflow id="7403" from="bitcast_ln54_116" to="p_99" fromId="1930" toId="2054">
</dataflow>
<dataflow id="7404" from="tmp_436" to="p_100" fromId="1942" toId="2055">
</dataflow>
<dataflow id="7405" from="bitcast_ln54_119" to="p_100" fromId="1971" toId="2055">
</dataflow>
<dataflow id="7406" from="tmp_440" to="p_101" fromId="1983" toId="2056">
</dataflow>
<dataflow id="7407" from="bitcast_ln54_122" to="p_101" fromId="2016" toId="2056">
</dataflow>
<dataflow id="7408" from="trunc_ln54_112" to="bitcast_ln54_125" fromId="584" toId="2057">
</dataflow>
<dataflow id="7409" from="tmp_444" to="p_102" fromId="2028" toId="2058">
</dataflow>
<dataflow id="7410" from="bitcast_ln54_125" to="p_102" fromId="2057" toId="2058">
</dataflow>
<dataflow id="7411" from="llike_addr_106" to="llike_load_74" fromId="1988" toId="2059">
</dataflow>
<dataflow id="7412" from="shl_ln1" to="zext_ln54_169" fromId="161" toId="2060">
</dataflow>
<dataflow id="7413" from="llike_load_74" to="lshr_ln54_94" fromId="2059" toId="2061">
</dataflow>
<dataflow id="7414" from="zext_ln54_169" to="lshr_ln54_94" fromId="2060" toId="2061">
</dataflow>
<dataflow id="7415" from="lshr_ln54_94" to="trunc_ln54_113" fromId="2061" toId="2062">
</dataflow>
<dataflow id="7416" from="trunc_ln54_113" to="bitcast_ln54_126" fromId="2062" toId="2063">
</dataflow>
<dataflow id="7417" from="llike_1_addr_106" to="llike_1_load_75" fromId="1989" toId="2064">
</dataflow>
<dataflow id="7418" from="shl_ln1" to="zext_ln54_170" fromId="161" toId="2065">
</dataflow>
<dataflow id="7419" from="llike_1_load_75" to="lshr_ln54_95" fromId="2064" toId="2066">
</dataflow>
<dataflow id="7420" from="zext_ln54_170" to="lshr_ln54_95" fromId="2065" toId="2066">
</dataflow>
<dataflow id="7421" from="lshr_ln54_95" to="trunc_ln54_114" fromId="2066" toId="2067">
</dataflow>
<dataflow id="7422" from="trunc_ln54_114" to="bitcast_ln54_127" fromId="2067" toId="2068">
</dataflow>
<dataflow id="7423" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_448" fromId="3700" toId="2069">
</dataflow>
<dataflow id="7424" from="bitcast_ln54_126" to="tmp_448" fromId="2063" toId="2069">
</dataflow>
<dataflow id="7425" from="bitcast_ln54_127" to="tmp_448" fromId="2068" toId="2069">
</dataflow>
<dataflow id="7426" from="tmp_12" to="tmp_448" fromId="120" toId="2069">
</dataflow>
<dataflow id="7427" from="llike_addr_107" to="llike_load_75" fromId="2033" toId="2070">
</dataflow>
<dataflow id="7428" from="llike_1_addr_107" to="llike_1_load_76" fromId="2034" toId="2071">
</dataflow>
<dataflow id="7429" from="tmp_s" to="or_ln54_43" fromId="148" toId="2072">
</dataflow>
<dataflow id="7431" from="StgValue_7430" to="or_ln54_43" fromId="7430" toId="2072">
</dataflow>
<dataflow id="7432" from="or_ln54_43" to="zext_ln54_52" fromId="2072" toId="2073">
</dataflow>
<dataflow id="7433" from="llike" to="llike_addr_108" fromId="3443" toId="2074">
</dataflow>
<dataflow id="7434" from="StgValue_3576" to="llike_addr_108" fromId="3576" toId="2074">
</dataflow>
<dataflow id="7435" from="zext_ln54_52" to="llike_addr_108" fromId="2073" toId="2074">
</dataflow>
<dataflow id="7436" from="llike_1" to="llike_1_addr_108" fromId="3444" toId="2075">
</dataflow>
<dataflow id="7437" from="StgValue_3576" to="llike_1_addr_108" fromId="3576" toId="2075">
</dataflow>
<dataflow id="7438" from="zext_ln54_52" to="llike_1_addr_108" fromId="2073" toId="2075">
</dataflow>
<dataflow id="7439" from="p_96" to="bitcast_ln55_68" fromId="1966" toId="2076">
</dataflow>
<dataflow id="7440" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_425" fromId="4538" toId="2077">
</dataflow>
<dataflow id="7441" from="bitcast_ln55_68" to="tmp_425" fromId="2076" toId="2077">
</dataflow>
<dataflow id="7442" from="StgValue_4541" to="tmp_425" fromId="4541" toId="2077">
</dataflow>
<dataflow id="7443" from="StgValue_4543" to="tmp_425" fromId="4543" toId="2077">
</dataflow>
<dataflow id="7444" from="bitcast_ln55_68" to="trunc_ln55_68" fromId="2076" toId="2078">
</dataflow>
<dataflow id="7445" from="min_p_195" to="bitcast_ln55_69" fromId="2050" toId="2079">
</dataflow>
<dataflow id="7446" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_426" fromId="4538" toId="2080">
</dataflow>
<dataflow id="7447" from="bitcast_ln55_69" to="tmp_426" fromId="2079" toId="2080">
</dataflow>
<dataflow id="7448" from="StgValue_4541" to="tmp_426" fromId="4541" toId="2080">
</dataflow>
<dataflow id="7449" from="StgValue_4543" to="tmp_426" fromId="4543" toId="2080">
</dataflow>
<dataflow id="7450" from="bitcast_ln55_69" to="trunc_ln55_69" fromId="2079" toId="2081">
</dataflow>
<dataflow id="7451" from="tmp_425" to="icmp_ln55_136" fromId="2077" toId="2082">
</dataflow>
<dataflow id="7452" from="StgValue_4553" to="icmp_ln55_136" fromId="4553" toId="2082">
</dataflow>
<dataflow id="7453" from="trunc_ln55_68" to="icmp_ln55_137" fromId="2078" toId="2083">
</dataflow>
<dataflow id="7454" from="StgValue_4556" to="icmp_ln55_137" fromId="4556" toId="2083">
</dataflow>
<dataflow id="7455" from="icmp_ln55_137" to="or_ln55_99" fromId="2083" toId="2084">
</dataflow>
<dataflow id="7456" from="icmp_ln55_136" to="or_ln55_99" fromId="2082" toId="2084">
</dataflow>
<dataflow id="7457" from="tmp_426" to="icmp_ln55_138" fromId="2080" toId="2085">
</dataflow>
<dataflow id="7458" from="StgValue_4553" to="icmp_ln55_138" fromId="4553" toId="2085">
</dataflow>
<dataflow id="7459" from="trunc_ln55_69" to="icmp_ln55_139" fromId="2081" toId="2086">
</dataflow>
<dataflow id="7460" from="StgValue_4556" to="icmp_ln55_139" fromId="4556" toId="2086">
</dataflow>
<dataflow id="7461" from="icmp_ln55_139" to="or_ln55_100" fromId="2086" toId="2087">
</dataflow>
<dataflow id="7462" from="icmp_ln55_138" to="or_ln55_100" fromId="2085" toId="2087">
</dataflow>
<dataflow id="7463" from="or_ln55_99" to="and_ln55_68" fromId="2084" toId="2088">
</dataflow>
<dataflow id="7464" from="or_ln55_100" to="and_ln55_68" fromId="2087" toId="2088">
</dataflow>
<dataflow id="7465" from="p_96" to="tmp_427" fromId="1966" toId="2089">
</dataflow>
<dataflow id="7466" from="min_p_195" to="tmp_427" fromId="2050" toId="2089">
</dataflow>
<dataflow id="7467" from="and_ln55_68" to="and_ln55_69" fromId="2088" toId="2090">
</dataflow>
<dataflow id="7468" from="tmp_427" to="and_ln55_69" fromId="2089" toId="2090">
</dataflow>
<dataflow id="7469" from="and_ln55_69" to="min_p_197" fromId="2090" toId="2091">
</dataflow>
<dataflow id="7470" from="p_96" to="min_p_197" fromId="1966" toId="2091">
</dataflow>
<dataflow id="7471" from="min_p_195" to="min_p_197" fromId="2050" toId="2091">
</dataflow>
<dataflow id="7472" from="and_ln55_69" to="select_ln55_64" fromId="2090" toId="2092">
</dataflow>
<dataflow id="7474" from="StgValue_7473" to="select_ln55_64" fromId="7473" toId="2092">
</dataflow>
<dataflow id="7476" from="StgValue_7475" to="select_ln55_64" fromId="7475" toId="2092">
</dataflow>
<dataflow id="7477" from="and_ln55_69" to="or_ln55_16" fromId="2090" toId="2093">
</dataflow>
<dataflow id="7478" from="and_ln55_67" to="or_ln55_16" fromId="2049" toId="2093">
</dataflow>
<dataflow id="7479" from="or_ln55_16" to="min_s_51" fromId="2093" toId="2094">
</dataflow>
<dataflow id="7480" from="select_ln55_64" to="min_s_51" fromId="2092" toId="2094">
</dataflow>
<dataflow id="7481" from="min_s_50" to="min_s_51" fromId="2009" toId="2094">
</dataflow>
<dataflow id="7482" from="p_97" to="tmp_431" fromId="2011" toId="2095">
</dataflow>
<dataflow id="7483" from="min_p_197" to="tmp_431" fromId="2091" toId="2095">
</dataflow>
<dataflow id="7484" from="tmp_432" to="p_99" fromId="1898" toId="2096">
</dataflow>
<dataflow id="7485" from="bitcast_ln54_116" to="p_99" fromId="1930" toId="2096">
</dataflow>
<dataflow id="7486" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2097">
</dataflow>
<dataflow id="7487" from="p_99" to="specfucore_ln8" fromId="2096" toId="2097">
</dataflow>
<dataflow id="7488" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2097">
</dataflow>
<dataflow id="7489" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2097">
</dataflow>
<dataflow id="7490" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2097">
</dataflow>
<dataflow id="7491" from="tmp_436" to="p_100" fromId="1942" toId="2098">
</dataflow>
<dataflow id="7492" from="bitcast_ln54_119" to="p_100" fromId="1971" toId="2098">
</dataflow>
<dataflow id="7493" from="tmp_440" to="p_101" fromId="1983" toId="2099">
</dataflow>
<dataflow id="7494" from="bitcast_ln54_122" to="p_101" fromId="2016" toId="2099">
</dataflow>
<dataflow id="7495" from="tmp_444" to="p_102" fromId="2028" toId="2100">
</dataflow>
<dataflow id="7496" from="bitcast_ln54_125" to="p_102" fromId="2057" toId="2100">
</dataflow>
<dataflow id="7497" from="trunc_ln54_115" to="bitcast_ln54_128" fromId="586" toId="2101">
</dataflow>
<dataflow id="7498" from="tmp_448" to="p_103" fromId="2069" toId="2102">
</dataflow>
<dataflow id="7499" from="bitcast_ln54_128" to="p_103" fromId="2101" toId="2102">
</dataflow>
<dataflow id="7500" from="llike_addr_107" to="llike_load_75" fromId="2033" toId="2103">
</dataflow>
<dataflow id="7501" from="shl_ln1" to="zext_ln54_171" fromId="161" toId="2104">
</dataflow>
<dataflow id="7502" from="llike_load_75" to="lshr_ln54_96" fromId="2103" toId="2105">
</dataflow>
<dataflow id="7503" from="zext_ln54_171" to="lshr_ln54_96" fromId="2104" toId="2105">
</dataflow>
<dataflow id="7504" from="lshr_ln54_96" to="trunc_ln54_116" fromId="2105" toId="2106">
</dataflow>
<dataflow id="7505" from="trunc_ln54_116" to="bitcast_ln54_129" fromId="2106" toId="2107">
</dataflow>
<dataflow id="7506" from="llike_1_addr_107" to="llike_1_load_76" fromId="2034" toId="2108">
</dataflow>
<dataflow id="7507" from="shl_ln1" to="zext_ln54_172" fromId="161" toId="2109">
</dataflow>
<dataflow id="7508" from="llike_1_load_76" to="lshr_ln54_97" fromId="2108" toId="2110">
</dataflow>
<dataflow id="7509" from="zext_ln54_172" to="lshr_ln54_97" fromId="2109" toId="2110">
</dataflow>
<dataflow id="7510" from="lshr_ln54_97" to="trunc_ln54_117" fromId="2110" toId="2111">
</dataflow>
<dataflow id="7511" from="trunc_ln54_117" to="bitcast_ln54_130" fromId="2111" toId="2112">
</dataflow>
<dataflow id="7512" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_452" fromId="3700" toId="2113">
</dataflow>
<dataflow id="7513" from="bitcast_ln54_129" to="tmp_452" fromId="2107" toId="2113">
</dataflow>
<dataflow id="7514" from="bitcast_ln54_130" to="tmp_452" fromId="2112" toId="2113">
</dataflow>
<dataflow id="7515" from="tmp_12" to="tmp_452" fromId="120" toId="2113">
</dataflow>
<dataflow id="7516" from="llike_addr_108" to="llike_load_76" fromId="2074" toId="2114">
</dataflow>
<dataflow id="7517" from="llike_1_addr_108" to="llike_1_load_77" fromId="2075" toId="2115">
</dataflow>
<dataflow id="7518" from="tmp_s" to="or_ln54_44" fromId="148" toId="2116">
</dataflow>
<dataflow id="7520" from="StgValue_7519" to="or_ln54_44" fromId="7519" toId="2116">
</dataflow>
<dataflow id="7521" from="or_ln54_44" to="zext_ln54_53" fromId="2116" toId="2117">
</dataflow>
<dataflow id="7522" from="llike" to="llike_addr_109" fromId="3443" toId="2118">
</dataflow>
<dataflow id="7523" from="StgValue_3576" to="llike_addr_109" fromId="3576" toId="2118">
</dataflow>
<dataflow id="7524" from="zext_ln54_53" to="llike_addr_109" fromId="2117" toId="2118">
</dataflow>
<dataflow id="7525" from="llike_1" to="llike_1_addr_109" fromId="3444" toId="2119">
</dataflow>
<dataflow id="7526" from="StgValue_3576" to="llike_1_addr_109" fromId="3576" toId="2119">
</dataflow>
<dataflow id="7527" from="zext_ln54_53" to="llike_1_addr_109" fromId="2117" toId="2119">
</dataflow>
<dataflow id="7528" from="p_97" to="bitcast_ln55_70" fromId="2011" toId="2120">
</dataflow>
<dataflow id="7529" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_429" fromId="4538" toId="2121">
</dataflow>
<dataflow id="7530" from="bitcast_ln55_70" to="tmp_429" fromId="2120" toId="2121">
</dataflow>
<dataflow id="7531" from="StgValue_4541" to="tmp_429" fromId="4541" toId="2121">
</dataflow>
<dataflow id="7532" from="StgValue_4543" to="tmp_429" fromId="4543" toId="2121">
</dataflow>
<dataflow id="7533" from="bitcast_ln55_70" to="trunc_ln55_70" fromId="2120" toId="2122">
</dataflow>
<dataflow id="7534" from="min_p_197" to="bitcast_ln55_71" fromId="2091" toId="2123">
</dataflow>
<dataflow id="7535" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_430" fromId="4538" toId="2124">
</dataflow>
<dataflow id="7536" from="bitcast_ln55_71" to="tmp_430" fromId="2123" toId="2124">
</dataflow>
<dataflow id="7537" from="StgValue_4541" to="tmp_430" fromId="4541" toId="2124">
</dataflow>
<dataflow id="7538" from="StgValue_4543" to="tmp_430" fromId="4543" toId="2124">
</dataflow>
<dataflow id="7539" from="bitcast_ln55_71" to="trunc_ln55_71" fromId="2123" toId="2125">
</dataflow>
<dataflow id="7540" from="tmp_429" to="icmp_ln55_140" fromId="2121" toId="2126">
</dataflow>
<dataflow id="7541" from="StgValue_4553" to="icmp_ln55_140" fromId="4553" toId="2126">
</dataflow>
<dataflow id="7542" from="trunc_ln55_70" to="icmp_ln55_141" fromId="2122" toId="2127">
</dataflow>
<dataflow id="7543" from="StgValue_4556" to="icmp_ln55_141" fromId="4556" toId="2127">
</dataflow>
<dataflow id="7544" from="icmp_ln55_141" to="or_ln55_101" fromId="2127" toId="2128">
</dataflow>
<dataflow id="7545" from="icmp_ln55_140" to="or_ln55_101" fromId="2126" toId="2128">
</dataflow>
<dataflow id="7546" from="tmp_430" to="icmp_ln55_142" fromId="2124" toId="2129">
</dataflow>
<dataflow id="7547" from="StgValue_4553" to="icmp_ln55_142" fromId="4553" toId="2129">
</dataflow>
<dataflow id="7548" from="trunc_ln55_71" to="icmp_ln55_143" fromId="2125" toId="2130">
</dataflow>
<dataflow id="7549" from="StgValue_4556" to="icmp_ln55_143" fromId="4556" toId="2130">
</dataflow>
<dataflow id="7550" from="icmp_ln55_143" to="or_ln55_102" fromId="2130" toId="2131">
</dataflow>
<dataflow id="7551" from="icmp_ln55_142" to="or_ln55_102" fromId="2129" toId="2131">
</dataflow>
<dataflow id="7552" from="or_ln55_101" to="and_ln55_70" fromId="2128" toId="2132">
</dataflow>
<dataflow id="7553" from="or_ln55_102" to="and_ln55_70" fromId="2131" toId="2132">
</dataflow>
<dataflow id="7554" from="p_97" to="tmp_431" fromId="2011" toId="2133">
</dataflow>
<dataflow id="7555" from="min_p_197" to="tmp_431" fromId="2091" toId="2133">
</dataflow>
<dataflow id="7556" from="and_ln55_70" to="and_ln55_71" fromId="2132" toId="2134">
</dataflow>
<dataflow id="7557" from="tmp_431" to="and_ln55_71" fromId="2133" toId="2134">
</dataflow>
<dataflow id="7558" from="and_ln55_71" to="min_p_199" fromId="2134" toId="2135">
</dataflow>
<dataflow id="7559" from="p_97" to="min_p_199" fromId="2011" toId="2135">
</dataflow>
<dataflow id="7560" from="min_p_197" to="min_p_199" fromId="2091" toId="2135">
</dataflow>
<dataflow id="7561" from="p_98" to="tmp_435" fromId="2052" toId="2136">
</dataflow>
<dataflow id="7562" from="min_p_199" to="tmp_435" fromId="2135" toId="2136">
</dataflow>
<dataflow id="7563" from="tmp_436" to="p_100" fromId="1942" toId="2137">
</dataflow>
<dataflow id="7564" from="bitcast_ln54_119" to="p_100" fromId="1971" toId="2137">
</dataflow>
<dataflow id="7565" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2138">
</dataflow>
<dataflow id="7566" from="p_100" to="specfucore_ln8" fromId="2137" toId="2138">
</dataflow>
<dataflow id="7567" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2138">
</dataflow>
<dataflow id="7568" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2138">
</dataflow>
<dataflow id="7569" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2138">
</dataflow>
<dataflow id="7570" from="tmp_440" to="p_101" fromId="1983" toId="2139">
</dataflow>
<dataflow id="7571" from="bitcast_ln54_122" to="p_101" fromId="2016" toId="2139">
</dataflow>
<dataflow id="7572" from="tmp_444" to="p_102" fromId="2028" toId="2140">
</dataflow>
<dataflow id="7573" from="bitcast_ln54_125" to="p_102" fromId="2057" toId="2140">
</dataflow>
<dataflow id="7574" from="tmp_448" to="p_103" fromId="2069" toId="2141">
</dataflow>
<dataflow id="7575" from="bitcast_ln54_128" to="p_103" fromId="2101" toId="2141">
</dataflow>
<dataflow id="7576" from="trunc_ln54_118" to="bitcast_ln54_131" fromId="650" toId="2142">
</dataflow>
<dataflow id="7577" from="tmp_452" to="p_104" fromId="2113" toId="2143">
</dataflow>
<dataflow id="7578" from="bitcast_ln54_131" to="p_104" fromId="2142" toId="2143">
</dataflow>
<dataflow id="7579" from="llike_addr_108" to="llike_load_76" fromId="2074" toId="2144">
</dataflow>
<dataflow id="7580" from="shl_ln1" to="zext_ln54_173" fromId="161" toId="2145">
</dataflow>
<dataflow id="7581" from="llike_load_76" to="lshr_ln54_98" fromId="2144" toId="2146">
</dataflow>
<dataflow id="7582" from="zext_ln54_173" to="lshr_ln54_98" fromId="2145" toId="2146">
</dataflow>
<dataflow id="7583" from="lshr_ln54_98" to="trunc_ln54_119" fromId="2146" toId="2147">
</dataflow>
<dataflow id="7584" from="trunc_ln54_119" to="bitcast_ln54_132" fromId="2147" toId="2148">
</dataflow>
<dataflow id="7585" from="llike_1_addr_108" to="llike_1_load_77" fromId="2075" toId="2149">
</dataflow>
<dataflow id="7586" from="shl_ln1" to="zext_ln54_174" fromId="161" toId="2150">
</dataflow>
<dataflow id="7587" from="llike_1_load_77" to="lshr_ln54_99" fromId="2149" toId="2151">
</dataflow>
<dataflow id="7588" from="zext_ln54_174" to="lshr_ln54_99" fromId="2150" toId="2151">
</dataflow>
<dataflow id="7589" from="lshr_ln54_99" to="trunc_ln54_120" fromId="2151" toId="2152">
</dataflow>
<dataflow id="7590" from="trunc_ln54_120" to="bitcast_ln54_133" fromId="2152" toId="2153">
</dataflow>
<dataflow id="7591" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_456" fromId="3700" toId="2154">
</dataflow>
<dataflow id="7592" from="bitcast_ln54_132" to="tmp_456" fromId="2148" toId="2154">
</dataflow>
<dataflow id="7593" from="bitcast_ln54_133" to="tmp_456" fromId="2153" toId="2154">
</dataflow>
<dataflow id="7594" from="tmp_12" to="tmp_456" fromId="120" toId="2154">
</dataflow>
<dataflow id="7595" from="llike_addr_109" to="llike_load_77" fromId="2118" toId="2155">
</dataflow>
<dataflow id="7596" from="llike_1_addr_109" to="llike_1_load_78" fromId="2119" toId="2156">
</dataflow>
<dataflow id="7597" from="tmp_s" to="or_ln54_45" fromId="148" toId="2157">
</dataflow>
<dataflow id="7599" from="StgValue_7598" to="or_ln54_45" fromId="7598" toId="2157">
</dataflow>
<dataflow id="7600" from="or_ln54_45" to="zext_ln54_54" fromId="2157" toId="2158">
</dataflow>
<dataflow id="7601" from="llike" to="llike_addr_110" fromId="3443" toId="2159">
</dataflow>
<dataflow id="7602" from="StgValue_3576" to="llike_addr_110" fromId="3576" toId="2159">
</dataflow>
<dataflow id="7603" from="zext_ln54_54" to="llike_addr_110" fromId="2158" toId="2159">
</dataflow>
<dataflow id="7604" from="llike_1" to="llike_1_addr_110" fromId="3444" toId="2160">
</dataflow>
<dataflow id="7605" from="StgValue_3576" to="llike_1_addr_110" fromId="3576" toId="2160">
</dataflow>
<dataflow id="7606" from="zext_ln54_54" to="llike_1_addr_110" fromId="2158" toId="2160">
</dataflow>
<dataflow id="7607" from="p_98" to="bitcast_ln55_72" fromId="2052" toId="2161">
</dataflow>
<dataflow id="7608" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_433" fromId="4538" toId="2162">
</dataflow>
<dataflow id="7609" from="bitcast_ln55_72" to="tmp_433" fromId="2161" toId="2162">
</dataflow>
<dataflow id="7610" from="StgValue_4541" to="tmp_433" fromId="4541" toId="2162">
</dataflow>
<dataflow id="7611" from="StgValue_4543" to="tmp_433" fromId="4543" toId="2162">
</dataflow>
<dataflow id="7612" from="bitcast_ln55_72" to="trunc_ln55_72" fromId="2161" toId="2163">
</dataflow>
<dataflow id="7613" from="min_p_199" to="bitcast_ln55_73" fromId="2135" toId="2164">
</dataflow>
<dataflow id="7614" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_434" fromId="4538" toId="2165">
</dataflow>
<dataflow id="7615" from="bitcast_ln55_73" to="tmp_434" fromId="2164" toId="2165">
</dataflow>
<dataflow id="7616" from="StgValue_4541" to="tmp_434" fromId="4541" toId="2165">
</dataflow>
<dataflow id="7617" from="StgValue_4543" to="tmp_434" fromId="4543" toId="2165">
</dataflow>
<dataflow id="7618" from="bitcast_ln55_73" to="trunc_ln55_73" fromId="2164" toId="2166">
</dataflow>
<dataflow id="7619" from="tmp_433" to="icmp_ln55_144" fromId="2162" toId="2167">
</dataflow>
<dataflow id="7620" from="StgValue_4553" to="icmp_ln55_144" fromId="4553" toId="2167">
</dataflow>
<dataflow id="7621" from="trunc_ln55_72" to="icmp_ln55_145" fromId="2163" toId="2168">
</dataflow>
<dataflow id="7622" from="StgValue_4556" to="icmp_ln55_145" fromId="4556" toId="2168">
</dataflow>
<dataflow id="7623" from="icmp_ln55_145" to="or_ln55_103" fromId="2168" toId="2169">
</dataflow>
<dataflow id="7624" from="icmp_ln55_144" to="or_ln55_103" fromId="2167" toId="2169">
</dataflow>
<dataflow id="7625" from="tmp_434" to="icmp_ln55_146" fromId="2165" toId="2170">
</dataflow>
<dataflow id="7626" from="StgValue_4553" to="icmp_ln55_146" fromId="4553" toId="2170">
</dataflow>
<dataflow id="7627" from="trunc_ln55_73" to="icmp_ln55_147" fromId="2166" toId="2171">
</dataflow>
<dataflow id="7628" from="StgValue_4556" to="icmp_ln55_147" fromId="4556" toId="2171">
</dataflow>
<dataflow id="7629" from="icmp_ln55_147" to="or_ln55_104" fromId="2171" toId="2172">
</dataflow>
<dataflow id="7630" from="icmp_ln55_146" to="or_ln55_104" fromId="2170" toId="2172">
</dataflow>
<dataflow id="7631" from="or_ln55_103" to="and_ln55_72" fromId="2169" toId="2173">
</dataflow>
<dataflow id="7632" from="or_ln55_104" to="and_ln55_72" fromId="2172" toId="2173">
</dataflow>
<dataflow id="7633" from="p_98" to="tmp_435" fromId="2052" toId="2174">
</dataflow>
<dataflow id="7634" from="min_p_199" to="tmp_435" fromId="2135" toId="2174">
</dataflow>
<dataflow id="7635" from="and_ln55_72" to="and_ln55_73" fromId="2173" toId="2175">
</dataflow>
<dataflow id="7636" from="tmp_435" to="and_ln55_73" fromId="2174" toId="2175">
</dataflow>
<dataflow id="7637" from="and_ln55_73" to="min_p_201" fromId="2175" toId="2176">
</dataflow>
<dataflow id="7638" from="p_98" to="min_p_201" fromId="2052" toId="2176">
</dataflow>
<dataflow id="7639" from="min_p_199" to="min_p_201" fromId="2135" toId="2176">
</dataflow>
<dataflow id="7640" from="and_ln55_73" to="select_ln55_68" fromId="2175" toId="2177">
</dataflow>
<dataflow id="7642" from="StgValue_7641" to="select_ln55_68" fromId="7641" toId="2177">
</dataflow>
<dataflow id="7644" from="StgValue_7643" to="select_ln55_68" fromId="7643" toId="2177">
</dataflow>
<dataflow id="7645" from="and_ln55_73" to="or_ln55_17" fromId="2175" toId="2178">
</dataflow>
<dataflow id="7646" from="and_ln55_71" to="or_ln55_17" fromId="2134" toId="2178">
</dataflow>
<dataflow id="7647" from="or_ln55_17" to="min_s_52" fromId="2178" toId="2179">
</dataflow>
<dataflow id="7648" from="select_ln55_68" to="min_s_52" fromId="2177" toId="2179">
</dataflow>
<dataflow id="7649" from="min_s_51" to="min_s_52" fromId="2094" toId="2179">
</dataflow>
<dataflow id="7650" from="p_99" to="tmp_439" fromId="2096" toId="2180">
</dataflow>
<dataflow id="7651" from="min_p_201" to="tmp_439" fromId="2176" toId="2180">
</dataflow>
<dataflow id="7652" from="tmp_440" to="p_101" fromId="1983" toId="2181">
</dataflow>
<dataflow id="7653" from="bitcast_ln54_122" to="p_101" fromId="2016" toId="2181">
</dataflow>
<dataflow id="7654" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2182">
</dataflow>
<dataflow id="7655" from="p_101" to="specfucore_ln8" fromId="2181" toId="2182">
</dataflow>
<dataflow id="7656" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2182">
</dataflow>
<dataflow id="7657" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2182">
</dataflow>
<dataflow id="7658" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2182">
</dataflow>
<dataflow id="7659" from="tmp_444" to="p_102" fromId="2028" toId="2183">
</dataflow>
<dataflow id="7660" from="bitcast_ln54_125" to="p_102" fromId="2057" toId="2183">
</dataflow>
<dataflow id="7661" from="tmp_448" to="p_103" fromId="2069" toId="2184">
</dataflow>
<dataflow id="7662" from="bitcast_ln54_128" to="p_103" fromId="2101" toId="2184">
</dataflow>
<dataflow id="7663" from="tmp_452" to="p_104" fromId="2113" toId="2185">
</dataflow>
<dataflow id="7664" from="bitcast_ln54_131" to="p_104" fromId="2142" toId="2185">
</dataflow>
<dataflow id="7665" from="trunc_ln54_121" to="bitcast_ln54_134" fromId="652" toId="2186">
</dataflow>
<dataflow id="7666" from="tmp_456" to="p_105" fromId="2154" toId="2187">
</dataflow>
<dataflow id="7667" from="bitcast_ln54_134" to="p_105" fromId="2186" toId="2187">
</dataflow>
<dataflow id="7668" from="llike_addr_109" to="llike_load_77" fromId="2118" toId="2188">
</dataflow>
<dataflow id="7669" from="shl_ln1" to="zext_ln54_175" fromId="161" toId="2189">
</dataflow>
<dataflow id="7670" from="llike_load_77" to="lshr_ln54_100" fromId="2188" toId="2190">
</dataflow>
<dataflow id="7671" from="zext_ln54_175" to="lshr_ln54_100" fromId="2189" toId="2190">
</dataflow>
<dataflow id="7672" from="lshr_ln54_100" to="trunc_ln54_122" fromId="2190" toId="2191">
</dataflow>
<dataflow id="7673" from="trunc_ln54_122" to="bitcast_ln54_135" fromId="2191" toId="2192">
</dataflow>
<dataflow id="7674" from="llike_1_addr_109" to="llike_1_load_78" fromId="2119" toId="2193">
</dataflow>
<dataflow id="7675" from="shl_ln1" to="zext_ln54_176" fromId="161" toId="2194">
</dataflow>
<dataflow id="7676" from="llike_1_load_78" to="lshr_ln54_101" fromId="2193" toId="2195">
</dataflow>
<dataflow id="7677" from="zext_ln54_176" to="lshr_ln54_101" fromId="2194" toId="2195">
</dataflow>
<dataflow id="7678" from="lshr_ln54_101" to="trunc_ln54_123" fromId="2195" toId="2196">
</dataflow>
<dataflow id="7679" from="trunc_ln54_123" to="bitcast_ln54_136" fromId="2196" toId="2197">
</dataflow>
<dataflow id="7680" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_460" fromId="3700" toId="2198">
</dataflow>
<dataflow id="7681" from="bitcast_ln54_135" to="tmp_460" fromId="2192" toId="2198">
</dataflow>
<dataflow id="7682" from="bitcast_ln54_136" to="tmp_460" fromId="2197" toId="2198">
</dataflow>
<dataflow id="7683" from="tmp_12" to="tmp_460" fromId="120" toId="2198">
</dataflow>
<dataflow id="7684" from="llike_addr_110" to="llike_load_78" fromId="2159" toId="2199">
</dataflow>
<dataflow id="7685" from="llike_1_addr_110" to="llike_1_load_79" fromId="2160" toId="2200">
</dataflow>
<dataflow id="7686" from="tmp_s" to="or_ln54_46" fromId="148" toId="2201">
</dataflow>
<dataflow id="7688" from="StgValue_7687" to="or_ln54_46" fromId="7687" toId="2201">
</dataflow>
<dataflow id="7689" from="or_ln54_46" to="zext_ln54_55" fromId="2201" toId="2202">
</dataflow>
<dataflow id="7690" from="llike" to="llike_addr_111" fromId="3443" toId="2203">
</dataflow>
<dataflow id="7691" from="StgValue_3576" to="llike_addr_111" fromId="3576" toId="2203">
</dataflow>
<dataflow id="7692" from="zext_ln54_55" to="llike_addr_111" fromId="2202" toId="2203">
</dataflow>
<dataflow id="7693" from="llike_1" to="llike_1_addr_111" fromId="3444" toId="2204">
</dataflow>
<dataflow id="7694" from="StgValue_3576" to="llike_1_addr_111" fromId="3576" toId="2204">
</dataflow>
<dataflow id="7695" from="zext_ln54_55" to="llike_1_addr_111" fromId="2202" toId="2204">
</dataflow>
<dataflow id="7696" from="p_99" to="bitcast_ln55_74" fromId="2096" toId="2205">
</dataflow>
<dataflow id="7697" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_437" fromId="4538" toId="2206">
</dataflow>
<dataflow id="7698" from="bitcast_ln55_74" to="tmp_437" fromId="2205" toId="2206">
</dataflow>
<dataflow id="7699" from="StgValue_4541" to="tmp_437" fromId="4541" toId="2206">
</dataflow>
<dataflow id="7700" from="StgValue_4543" to="tmp_437" fromId="4543" toId="2206">
</dataflow>
<dataflow id="7701" from="bitcast_ln55_74" to="trunc_ln55_74" fromId="2205" toId="2207">
</dataflow>
<dataflow id="7702" from="min_p_201" to="bitcast_ln55_75" fromId="2176" toId="2208">
</dataflow>
<dataflow id="7703" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_438" fromId="4538" toId="2209">
</dataflow>
<dataflow id="7704" from="bitcast_ln55_75" to="tmp_438" fromId="2208" toId="2209">
</dataflow>
<dataflow id="7705" from="StgValue_4541" to="tmp_438" fromId="4541" toId="2209">
</dataflow>
<dataflow id="7706" from="StgValue_4543" to="tmp_438" fromId="4543" toId="2209">
</dataflow>
<dataflow id="7707" from="bitcast_ln55_75" to="trunc_ln55_75" fromId="2208" toId="2210">
</dataflow>
<dataflow id="7708" from="tmp_437" to="icmp_ln55_148" fromId="2206" toId="2211">
</dataflow>
<dataflow id="7709" from="StgValue_4553" to="icmp_ln55_148" fromId="4553" toId="2211">
</dataflow>
<dataflow id="7710" from="trunc_ln55_74" to="icmp_ln55_149" fromId="2207" toId="2212">
</dataflow>
<dataflow id="7711" from="StgValue_4556" to="icmp_ln55_149" fromId="4556" toId="2212">
</dataflow>
<dataflow id="7712" from="icmp_ln55_149" to="or_ln55_105" fromId="2212" toId="2213">
</dataflow>
<dataflow id="7713" from="icmp_ln55_148" to="or_ln55_105" fromId="2211" toId="2213">
</dataflow>
<dataflow id="7714" from="tmp_438" to="icmp_ln55_150" fromId="2209" toId="2214">
</dataflow>
<dataflow id="7715" from="StgValue_4553" to="icmp_ln55_150" fromId="4553" toId="2214">
</dataflow>
<dataflow id="7716" from="trunc_ln55_75" to="icmp_ln55_151" fromId="2210" toId="2215">
</dataflow>
<dataflow id="7717" from="StgValue_4556" to="icmp_ln55_151" fromId="4556" toId="2215">
</dataflow>
<dataflow id="7718" from="icmp_ln55_151" to="or_ln55_106" fromId="2215" toId="2216">
</dataflow>
<dataflow id="7719" from="icmp_ln55_150" to="or_ln55_106" fromId="2214" toId="2216">
</dataflow>
<dataflow id="7720" from="or_ln55_105" to="and_ln55_74" fromId="2213" toId="2217">
</dataflow>
<dataflow id="7721" from="or_ln55_106" to="and_ln55_74" fromId="2216" toId="2217">
</dataflow>
<dataflow id="7722" from="p_99" to="tmp_439" fromId="2096" toId="2218">
</dataflow>
<dataflow id="7723" from="min_p_201" to="tmp_439" fromId="2176" toId="2218">
</dataflow>
<dataflow id="7724" from="and_ln55_74" to="and_ln55_75" fromId="2217" toId="2219">
</dataflow>
<dataflow id="7725" from="tmp_439" to="and_ln55_75" fromId="2218" toId="2219">
</dataflow>
<dataflow id="7726" from="and_ln55_75" to="min_p_203" fromId="2219" toId="2220">
</dataflow>
<dataflow id="7727" from="p_99" to="min_p_203" fromId="2096" toId="2220">
</dataflow>
<dataflow id="7728" from="min_p_201" to="min_p_203" fromId="2176" toId="2220">
</dataflow>
<dataflow id="7729" from="p_100" to="tmp_443" fromId="2137" toId="2221">
</dataflow>
<dataflow id="7730" from="min_p_203" to="tmp_443" fromId="2220" toId="2221">
</dataflow>
<dataflow id="7731" from="tmp_444" to="p_102" fromId="2028" toId="2222">
</dataflow>
<dataflow id="7732" from="bitcast_ln54_125" to="p_102" fromId="2057" toId="2222">
</dataflow>
<dataflow id="7733" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2223">
</dataflow>
<dataflow id="7734" from="p_102" to="specfucore_ln8" fromId="2222" toId="2223">
</dataflow>
<dataflow id="7735" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2223">
</dataflow>
<dataflow id="7736" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2223">
</dataflow>
<dataflow id="7737" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2223">
</dataflow>
<dataflow id="7738" from="tmp_448" to="p_103" fromId="2069" toId="2224">
</dataflow>
<dataflow id="7739" from="bitcast_ln54_128" to="p_103" fromId="2101" toId="2224">
</dataflow>
<dataflow id="7740" from="tmp_452" to="p_104" fromId="2113" toId="2225">
</dataflow>
<dataflow id="7741" from="bitcast_ln54_131" to="p_104" fromId="2142" toId="2225">
</dataflow>
<dataflow id="7742" from="tmp_456" to="p_105" fromId="2154" toId="2226">
</dataflow>
<dataflow id="7743" from="bitcast_ln54_134" to="p_105" fromId="2186" toId="2226">
</dataflow>
<dataflow id="7744" from="trunc_ln54_124" to="bitcast_ln54_137" fromId="330" toId="2227">
</dataflow>
<dataflow id="7745" from="tmp_460" to="p_106" fromId="2198" toId="2228">
</dataflow>
<dataflow id="7746" from="bitcast_ln54_137" to="p_106" fromId="2227" toId="2228">
</dataflow>
<dataflow id="7747" from="llike_addr_110" to="llike_load_78" fromId="2159" toId="2229">
</dataflow>
<dataflow id="7748" from="shl_ln1" to="zext_ln54_178" fromId="161" toId="2230">
</dataflow>
<dataflow id="7749" from="llike_load_78" to="lshr_ln54_103" fromId="2229" toId="2231">
</dataflow>
<dataflow id="7750" from="zext_ln54_178" to="lshr_ln54_103" fromId="2230" toId="2231">
</dataflow>
<dataflow id="7751" from="lshr_ln54_103" to="trunc_ln54_125" fromId="2231" toId="2232">
</dataflow>
<dataflow id="7752" from="trunc_ln54_125" to="bitcast_ln54_138" fromId="2232" toId="2233">
</dataflow>
<dataflow id="7753" from="llike_1_addr_110" to="llike_1_load_79" fromId="2160" toId="2234">
</dataflow>
<dataflow id="7754" from="shl_ln1" to="zext_ln54_179" fromId="161" toId="2235">
</dataflow>
<dataflow id="7755" from="llike_1_load_79" to="lshr_ln54_104" fromId="2234" toId="2236">
</dataflow>
<dataflow id="7756" from="zext_ln54_179" to="lshr_ln54_104" fromId="2235" toId="2236">
</dataflow>
<dataflow id="7757" from="lshr_ln54_104" to="trunc_ln54_126" fromId="2236" toId="2237">
</dataflow>
<dataflow id="7758" from="trunc_ln54_126" to="bitcast_ln54_139" fromId="2237" toId="2238">
</dataflow>
<dataflow id="7759" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_464" fromId="3700" toId="2239">
</dataflow>
<dataflow id="7760" from="bitcast_ln54_138" to="tmp_464" fromId="2233" toId="2239">
</dataflow>
<dataflow id="7761" from="bitcast_ln54_139" to="tmp_464" fromId="2238" toId="2239">
</dataflow>
<dataflow id="7762" from="tmp_12" to="tmp_464" fromId="120" toId="2239">
</dataflow>
<dataflow id="7763" from="llike_addr_111" to="llike_load_79" fromId="2203" toId="2240">
</dataflow>
<dataflow id="7764" from="llike_1_addr_111" to="llike_1_load_80" fromId="2204" toId="2241">
</dataflow>
<dataflow id="7765" from="tmp_s" to="or_ln54_47" fromId="148" toId="2242">
</dataflow>
<dataflow id="7767" from="StgValue_7766" to="or_ln54_47" fromId="7766" toId="2242">
</dataflow>
<dataflow id="7768" from="or_ln54_47" to="zext_ln54_56" fromId="2242" toId="2243">
</dataflow>
<dataflow id="7769" from="llike" to="llike_addr_112" fromId="3443" toId="2244">
</dataflow>
<dataflow id="7770" from="StgValue_3576" to="llike_addr_112" fromId="3576" toId="2244">
</dataflow>
<dataflow id="7771" from="zext_ln54_56" to="llike_addr_112" fromId="2243" toId="2244">
</dataflow>
<dataflow id="7772" from="llike_1" to="llike_1_addr_112" fromId="3444" toId="2245">
</dataflow>
<dataflow id="7773" from="StgValue_3576" to="llike_1_addr_112" fromId="3576" toId="2245">
</dataflow>
<dataflow id="7774" from="zext_ln54_56" to="llike_1_addr_112" fromId="2243" toId="2245">
</dataflow>
<dataflow id="7775" from="p_100" to="bitcast_ln55_76" fromId="2137" toId="2246">
</dataflow>
<dataflow id="7776" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_441" fromId="4538" toId="2247">
</dataflow>
<dataflow id="7777" from="bitcast_ln55_76" to="tmp_441" fromId="2246" toId="2247">
</dataflow>
<dataflow id="7778" from="StgValue_4541" to="tmp_441" fromId="4541" toId="2247">
</dataflow>
<dataflow id="7779" from="StgValue_4543" to="tmp_441" fromId="4543" toId="2247">
</dataflow>
<dataflow id="7780" from="bitcast_ln55_76" to="trunc_ln55_76" fromId="2246" toId="2248">
</dataflow>
<dataflow id="7781" from="min_p_203" to="bitcast_ln55_77" fromId="2220" toId="2249">
</dataflow>
<dataflow id="7782" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_442" fromId="4538" toId="2250">
</dataflow>
<dataflow id="7783" from="bitcast_ln55_77" to="tmp_442" fromId="2249" toId="2250">
</dataflow>
<dataflow id="7784" from="StgValue_4541" to="tmp_442" fromId="4541" toId="2250">
</dataflow>
<dataflow id="7785" from="StgValue_4543" to="tmp_442" fromId="4543" toId="2250">
</dataflow>
<dataflow id="7786" from="bitcast_ln55_77" to="trunc_ln55_77" fromId="2249" toId="2251">
</dataflow>
<dataflow id="7787" from="tmp_441" to="icmp_ln55_152" fromId="2247" toId="2252">
</dataflow>
<dataflow id="7788" from="StgValue_4553" to="icmp_ln55_152" fromId="4553" toId="2252">
</dataflow>
<dataflow id="7789" from="trunc_ln55_76" to="icmp_ln55_153" fromId="2248" toId="2253">
</dataflow>
<dataflow id="7790" from="StgValue_4556" to="icmp_ln55_153" fromId="4556" toId="2253">
</dataflow>
<dataflow id="7791" from="icmp_ln55_153" to="or_ln55_107" fromId="2253" toId="2254">
</dataflow>
<dataflow id="7792" from="icmp_ln55_152" to="or_ln55_107" fromId="2252" toId="2254">
</dataflow>
<dataflow id="7793" from="tmp_442" to="icmp_ln55_154" fromId="2250" toId="2255">
</dataflow>
<dataflow id="7794" from="StgValue_4553" to="icmp_ln55_154" fromId="4553" toId="2255">
</dataflow>
<dataflow id="7795" from="trunc_ln55_77" to="icmp_ln55_155" fromId="2251" toId="2256">
</dataflow>
<dataflow id="7796" from="StgValue_4556" to="icmp_ln55_155" fromId="4556" toId="2256">
</dataflow>
<dataflow id="7797" from="icmp_ln55_155" to="or_ln55_108" fromId="2256" toId="2257">
</dataflow>
<dataflow id="7798" from="icmp_ln55_154" to="or_ln55_108" fromId="2255" toId="2257">
</dataflow>
<dataflow id="7799" from="or_ln55_107" to="and_ln55_76" fromId="2254" toId="2258">
</dataflow>
<dataflow id="7800" from="or_ln55_108" to="and_ln55_76" fromId="2257" toId="2258">
</dataflow>
<dataflow id="7801" from="p_100" to="tmp_443" fromId="2137" toId="2259">
</dataflow>
<dataflow id="7802" from="min_p_203" to="tmp_443" fromId="2220" toId="2259">
</dataflow>
<dataflow id="7803" from="and_ln55_76" to="and_ln55_77" fromId="2258" toId="2260">
</dataflow>
<dataflow id="7804" from="tmp_443" to="and_ln55_77" fromId="2259" toId="2260">
</dataflow>
<dataflow id="7805" from="and_ln55_77" to="min_p_205" fromId="2260" toId="2261">
</dataflow>
<dataflow id="7806" from="p_100" to="min_p_205" fromId="2137" toId="2261">
</dataflow>
<dataflow id="7807" from="min_p_203" to="min_p_205" fromId="2220" toId="2261">
</dataflow>
<dataflow id="7808" from="and_ln55_77" to="select_ln55_72" fromId="2260" toId="2262">
</dataflow>
<dataflow id="7810" from="StgValue_7809" to="select_ln55_72" fromId="7809" toId="2262">
</dataflow>
<dataflow id="7812" from="StgValue_7811" to="select_ln55_72" fromId="7811" toId="2262">
</dataflow>
<dataflow id="7813" from="and_ln55_77" to="or_ln55_18" fromId="2260" toId="2263">
</dataflow>
<dataflow id="7814" from="and_ln55_75" to="or_ln55_18" fromId="2219" toId="2263">
</dataflow>
<dataflow id="7815" from="or_ln55_18" to="min_s_53" fromId="2263" toId="2264">
</dataflow>
<dataflow id="7816" from="select_ln55_72" to="min_s_53" fromId="2262" toId="2264">
</dataflow>
<dataflow id="7817" from="min_s_52" to="min_s_53" fromId="2179" toId="2264">
</dataflow>
<dataflow id="7818" from="p_101" to="tmp_447" fromId="2181" toId="2265">
</dataflow>
<dataflow id="7819" from="min_p_205" to="tmp_447" fromId="2261" toId="2265">
</dataflow>
<dataflow id="7820" from="tmp_448" to="p_103" fromId="2069" toId="2266">
</dataflow>
<dataflow id="7821" from="bitcast_ln54_128" to="p_103" fromId="2101" toId="2266">
</dataflow>
<dataflow id="7822" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2267">
</dataflow>
<dataflow id="7823" from="p_103" to="specfucore_ln8" fromId="2266" toId="2267">
</dataflow>
<dataflow id="7824" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2267">
</dataflow>
<dataflow id="7825" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2267">
</dataflow>
<dataflow id="7826" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2267">
</dataflow>
<dataflow id="7827" from="tmp_452" to="p_104" fromId="2113" toId="2268">
</dataflow>
<dataflow id="7828" from="bitcast_ln54_131" to="p_104" fromId="2142" toId="2268">
</dataflow>
<dataflow id="7829" from="tmp_456" to="p_105" fromId="2154" toId="2269">
</dataflow>
<dataflow id="7830" from="bitcast_ln54_134" to="p_105" fromId="2186" toId="2269">
</dataflow>
<dataflow id="7831" from="tmp_460" to="p_106" fromId="2198" toId="2270">
</dataflow>
<dataflow id="7832" from="bitcast_ln54_137" to="p_106" fromId="2227" toId="2270">
</dataflow>
<dataflow id="7833" from="trunc_ln54_127" to="bitcast_ln54_140" fromId="381" toId="2271">
</dataflow>
<dataflow id="7834" from="tmp_464" to="p_107" fromId="2239" toId="2272">
</dataflow>
<dataflow id="7835" from="bitcast_ln54_140" to="p_107" fromId="2271" toId="2272">
</dataflow>
<dataflow id="7836" from="llike_addr_111" to="llike_load_79" fromId="2203" toId="2273">
</dataflow>
<dataflow id="7837" from="shl_ln1" to="zext_ln54_181" fromId="161" toId="2274">
</dataflow>
<dataflow id="7838" from="llike_load_79" to="lshr_ln54_106" fromId="2273" toId="2275">
</dataflow>
<dataflow id="7839" from="zext_ln54_181" to="lshr_ln54_106" fromId="2274" toId="2275">
</dataflow>
<dataflow id="7840" from="lshr_ln54_106" to="trunc_ln54_128" fromId="2275" toId="2276">
</dataflow>
<dataflow id="7841" from="trunc_ln54_128" to="bitcast_ln54_141" fromId="2276" toId="2277">
</dataflow>
<dataflow id="7842" from="llike_1_addr_111" to="llike_1_load_80" fromId="2204" toId="2278">
</dataflow>
<dataflow id="7843" from="shl_ln1" to="zext_ln54_182" fromId="161" toId="2279">
</dataflow>
<dataflow id="7844" from="llike_1_load_80" to="lshr_ln54_107" fromId="2278" toId="2280">
</dataflow>
<dataflow id="7845" from="zext_ln54_182" to="lshr_ln54_107" fromId="2279" toId="2280">
</dataflow>
<dataflow id="7846" from="lshr_ln54_107" to="trunc_ln54_129" fromId="2280" toId="2281">
</dataflow>
<dataflow id="7847" from="trunc_ln54_129" to="bitcast_ln54_142" fromId="2281" toId="2282">
</dataflow>
<dataflow id="7848" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_468" fromId="3700" toId="2283">
</dataflow>
<dataflow id="7849" from="bitcast_ln54_141" to="tmp_468" fromId="2277" toId="2283">
</dataflow>
<dataflow id="7850" from="bitcast_ln54_142" to="tmp_468" fromId="2282" toId="2283">
</dataflow>
<dataflow id="7851" from="tmp_12" to="tmp_468" fromId="120" toId="2283">
</dataflow>
<dataflow id="7852" from="llike_addr_112" to="llike_load_80" fromId="2244" toId="2284">
</dataflow>
<dataflow id="7853" from="llike_1_addr_112" to="llike_1_load_81" fromId="2245" toId="2285">
</dataflow>
<dataflow id="7854" from="tmp_s" to="or_ln54_48" fromId="148" toId="2286">
</dataflow>
<dataflow id="7856" from="StgValue_7855" to="or_ln54_48" fromId="7855" toId="2286">
</dataflow>
<dataflow id="7857" from="or_ln54_48" to="zext_ln54_57" fromId="2286" toId="2287">
</dataflow>
<dataflow id="7858" from="llike" to="llike_addr_113" fromId="3443" toId="2288">
</dataflow>
<dataflow id="7859" from="StgValue_3576" to="llike_addr_113" fromId="3576" toId="2288">
</dataflow>
<dataflow id="7860" from="zext_ln54_57" to="llike_addr_113" fromId="2287" toId="2288">
</dataflow>
<dataflow id="7861" from="llike_1" to="llike_1_addr_113" fromId="3444" toId="2289">
</dataflow>
<dataflow id="7862" from="StgValue_3576" to="llike_1_addr_113" fromId="3576" toId="2289">
</dataflow>
<dataflow id="7863" from="zext_ln54_57" to="llike_1_addr_113" fromId="2287" toId="2289">
</dataflow>
<dataflow id="7864" from="p_101" to="bitcast_ln55_78" fromId="2181" toId="2290">
</dataflow>
<dataflow id="7865" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_445" fromId="4538" toId="2291">
</dataflow>
<dataflow id="7866" from="bitcast_ln55_78" to="tmp_445" fromId="2290" toId="2291">
</dataflow>
<dataflow id="7867" from="StgValue_4541" to="tmp_445" fromId="4541" toId="2291">
</dataflow>
<dataflow id="7868" from="StgValue_4543" to="tmp_445" fromId="4543" toId="2291">
</dataflow>
<dataflow id="7869" from="bitcast_ln55_78" to="trunc_ln55_78" fromId="2290" toId="2292">
</dataflow>
<dataflow id="7870" from="min_p_205" to="bitcast_ln55_79" fromId="2261" toId="2293">
</dataflow>
<dataflow id="7871" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_446" fromId="4538" toId="2294">
</dataflow>
<dataflow id="7872" from="bitcast_ln55_79" to="tmp_446" fromId="2293" toId="2294">
</dataflow>
<dataflow id="7873" from="StgValue_4541" to="tmp_446" fromId="4541" toId="2294">
</dataflow>
<dataflow id="7874" from="StgValue_4543" to="tmp_446" fromId="4543" toId="2294">
</dataflow>
<dataflow id="7875" from="bitcast_ln55_79" to="trunc_ln55_79" fromId="2293" toId="2295">
</dataflow>
<dataflow id="7876" from="tmp_445" to="icmp_ln55_156" fromId="2291" toId="2296">
</dataflow>
<dataflow id="7877" from="StgValue_4553" to="icmp_ln55_156" fromId="4553" toId="2296">
</dataflow>
<dataflow id="7878" from="trunc_ln55_78" to="icmp_ln55_157" fromId="2292" toId="2297">
</dataflow>
<dataflow id="7879" from="StgValue_4556" to="icmp_ln55_157" fromId="4556" toId="2297">
</dataflow>
<dataflow id="7880" from="icmp_ln55_157" to="or_ln55_109" fromId="2297" toId="2298">
</dataflow>
<dataflow id="7881" from="icmp_ln55_156" to="or_ln55_109" fromId="2296" toId="2298">
</dataflow>
<dataflow id="7882" from="tmp_446" to="icmp_ln55_158" fromId="2294" toId="2299">
</dataflow>
<dataflow id="7883" from="StgValue_4553" to="icmp_ln55_158" fromId="4553" toId="2299">
</dataflow>
<dataflow id="7884" from="trunc_ln55_79" to="icmp_ln55_159" fromId="2295" toId="2300">
</dataflow>
<dataflow id="7885" from="StgValue_4556" to="icmp_ln55_159" fromId="4556" toId="2300">
</dataflow>
<dataflow id="7886" from="icmp_ln55_159" to="or_ln55_110" fromId="2300" toId="2301">
</dataflow>
<dataflow id="7887" from="icmp_ln55_158" to="or_ln55_110" fromId="2299" toId="2301">
</dataflow>
<dataflow id="7888" from="or_ln55_109" to="and_ln55_78" fromId="2298" toId="2302">
</dataflow>
<dataflow id="7889" from="or_ln55_110" to="and_ln55_78" fromId="2301" toId="2302">
</dataflow>
<dataflow id="7890" from="p_101" to="tmp_447" fromId="2181" toId="2303">
</dataflow>
<dataflow id="7891" from="min_p_205" to="tmp_447" fromId="2261" toId="2303">
</dataflow>
<dataflow id="7892" from="and_ln55_78" to="and_ln55_79" fromId="2302" toId="2304">
</dataflow>
<dataflow id="7893" from="tmp_447" to="and_ln55_79" fromId="2303" toId="2304">
</dataflow>
<dataflow id="7894" from="and_ln55_79" to="min_p_207" fromId="2304" toId="2305">
</dataflow>
<dataflow id="7895" from="p_101" to="min_p_207" fromId="2181" toId="2305">
</dataflow>
<dataflow id="7896" from="min_p_205" to="min_p_207" fromId="2261" toId="2305">
</dataflow>
<dataflow id="7897" from="p_102" to="tmp_451" fromId="2222" toId="2306">
</dataflow>
<dataflow id="7898" from="min_p_207" to="tmp_451" fromId="2305" toId="2306">
</dataflow>
<dataflow id="7899" from="tmp_452" to="p_104" fromId="2113" toId="2307">
</dataflow>
<dataflow id="7900" from="bitcast_ln54_131" to="p_104" fromId="2142" toId="2307">
</dataflow>
<dataflow id="7901" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2308">
</dataflow>
<dataflow id="7902" from="p_104" to="specfucore_ln8" fromId="2307" toId="2308">
</dataflow>
<dataflow id="7903" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2308">
</dataflow>
<dataflow id="7904" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2308">
</dataflow>
<dataflow id="7905" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2308">
</dataflow>
<dataflow id="7906" from="tmp_456" to="p_105" fromId="2154" toId="2309">
</dataflow>
<dataflow id="7907" from="bitcast_ln54_134" to="p_105" fromId="2186" toId="2309">
</dataflow>
<dataflow id="7908" from="tmp_460" to="p_106" fromId="2198" toId="2310">
</dataflow>
<dataflow id="7909" from="bitcast_ln54_137" to="p_106" fromId="2227" toId="2310">
</dataflow>
<dataflow id="7910" from="tmp_464" to="p_107" fromId="2239" toId="2311">
</dataflow>
<dataflow id="7911" from="bitcast_ln54_140" to="p_107" fromId="2271" toId="2311">
</dataflow>
<dataflow id="7912" from="trunc_ln54_130" to="bitcast_ln54_143" fromId="384" toId="2312">
</dataflow>
<dataflow id="7913" from="tmp_468" to="p_108" fromId="2283" toId="2313">
</dataflow>
<dataflow id="7914" from="bitcast_ln54_143" to="p_108" fromId="2312" toId="2313">
</dataflow>
<dataflow id="7915" from="llike_addr_112" to="llike_load_80" fromId="2244" toId="2314">
</dataflow>
<dataflow id="7916" from="shl_ln1" to="zext_ln54_184" fromId="161" toId="2315">
</dataflow>
<dataflow id="7917" from="llike_load_80" to="lshr_ln54_109" fromId="2314" toId="2316">
</dataflow>
<dataflow id="7918" from="zext_ln54_184" to="lshr_ln54_109" fromId="2315" toId="2316">
</dataflow>
<dataflow id="7919" from="lshr_ln54_109" to="trunc_ln54_131" fromId="2316" toId="2317">
</dataflow>
<dataflow id="7920" from="trunc_ln54_131" to="bitcast_ln54_144" fromId="2317" toId="2318">
</dataflow>
<dataflow id="7921" from="llike_1_addr_112" to="llike_1_load_81" fromId="2245" toId="2319">
</dataflow>
<dataflow id="7922" from="shl_ln1" to="zext_ln54_185" fromId="161" toId="2320">
</dataflow>
<dataflow id="7923" from="llike_1_load_81" to="lshr_ln54_110" fromId="2319" toId="2321">
</dataflow>
<dataflow id="7924" from="zext_ln54_185" to="lshr_ln54_110" fromId="2320" toId="2321">
</dataflow>
<dataflow id="7925" from="lshr_ln54_110" to="trunc_ln54_132" fromId="2321" toId="2322">
</dataflow>
<dataflow id="7926" from="trunc_ln54_132" to="bitcast_ln54_145" fromId="2322" toId="2323">
</dataflow>
<dataflow id="7927" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_472" fromId="3700" toId="2324">
</dataflow>
<dataflow id="7928" from="bitcast_ln54_144" to="tmp_472" fromId="2318" toId="2324">
</dataflow>
<dataflow id="7929" from="bitcast_ln54_145" to="tmp_472" fromId="2323" toId="2324">
</dataflow>
<dataflow id="7930" from="tmp_12" to="tmp_472" fromId="120" toId="2324">
</dataflow>
<dataflow id="7931" from="llike_addr_113" to="llike_load_81" fromId="2288" toId="2325">
</dataflow>
<dataflow id="7932" from="llike_1_addr_113" to="llike_1_load_82" fromId="2289" toId="2326">
</dataflow>
<dataflow id="7933" from="tmp_s" to="or_ln54_49" fromId="148" toId="2327">
</dataflow>
<dataflow id="7935" from="StgValue_7934" to="or_ln54_49" fromId="7934" toId="2327">
</dataflow>
<dataflow id="7936" from="or_ln54_49" to="zext_ln54_58" fromId="2327" toId="2328">
</dataflow>
<dataflow id="7937" from="llike" to="llike_addr_114" fromId="3443" toId="2329">
</dataflow>
<dataflow id="7938" from="StgValue_3576" to="llike_addr_114" fromId="3576" toId="2329">
</dataflow>
<dataflow id="7939" from="zext_ln54_58" to="llike_addr_114" fromId="2328" toId="2329">
</dataflow>
<dataflow id="7940" from="llike_1" to="llike_1_addr_114" fromId="3444" toId="2330">
</dataflow>
<dataflow id="7941" from="StgValue_3576" to="llike_1_addr_114" fromId="3576" toId="2330">
</dataflow>
<dataflow id="7942" from="zext_ln54_58" to="llike_1_addr_114" fromId="2328" toId="2330">
</dataflow>
<dataflow id="7943" from="p_102" to="bitcast_ln55_80" fromId="2222" toId="2331">
</dataflow>
<dataflow id="7944" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_449" fromId="4538" toId="2332">
</dataflow>
<dataflow id="7945" from="bitcast_ln55_80" to="tmp_449" fromId="2331" toId="2332">
</dataflow>
<dataflow id="7946" from="StgValue_4541" to="tmp_449" fromId="4541" toId="2332">
</dataflow>
<dataflow id="7947" from="StgValue_4543" to="tmp_449" fromId="4543" toId="2332">
</dataflow>
<dataflow id="7948" from="bitcast_ln55_80" to="trunc_ln55_80" fromId="2331" toId="2333">
</dataflow>
<dataflow id="7949" from="min_p_207" to="bitcast_ln55_81" fromId="2305" toId="2334">
</dataflow>
<dataflow id="7950" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_450" fromId="4538" toId="2335">
</dataflow>
<dataflow id="7951" from="bitcast_ln55_81" to="tmp_450" fromId="2334" toId="2335">
</dataflow>
<dataflow id="7952" from="StgValue_4541" to="tmp_450" fromId="4541" toId="2335">
</dataflow>
<dataflow id="7953" from="StgValue_4543" to="tmp_450" fromId="4543" toId="2335">
</dataflow>
<dataflow id="7954" from="bitcast_ln55_81" to="trunc_ln55_81" fromId="2334" toId="2336">
</dataflow>
<dataflow id="7955" from="tmp_449" to="icmp_ln55_160" fromId="2332" toId="2337">
</dataflow>
<dataflow id="7956" from="StgValue_4553" to="icmp_ln55_160" fromId="4553" toId="2337">
</dataflow>
<dataflow id="7957" from="trunc_ln55_80" to="icmp_ln55_161" fromId="2333" toId="2338">
</dataflow>
<dataflow id="7958" from="StgValue_4556" to="icmp_ln55_161" fromId="4556" toId="2338">
</dataflow>
<dataflow id="7959" from="icmp_ln55_161" to="or_ln55_111" fromId="2338" toId="2339">
</dataflow>
<dataflow id="7960" from="icmp_ln55_160" to="or_ln55_111" fromId="2337" toId="2339">
</dataflow>
<dataflow id="7961" from="tmp_450" to="icmp_ln55_162" fromId="2335" toId="2340">
</dataflow>
<dataflow id="7962" from="StgValue_4553" to="icmp_ln55_162" fromId="4553" toId="2340">
</dataflow>
<dataflow id="7963" from="trunc_ln55_81" to="icmp_ln55_163" fromId="2336" toId="2341">
</dataflow>
<dataflow id="7964" from="StgValue_4556" to="icmp_ln55_163" fromId="4556" toId="2341">
</dataflow>
<dataflow id="7965" from="icmp_ln55_163" to="or_ln55_112" fromId="2341" toId="2342">
</dataflow>
<dataflow id="7966" from="icmp_ln55_162" to="or_ln55_112" fromId="2340" toId="2342">
</dataflow>
<dataflow id="7967" from="or_ln55_111" to="and_ln55_80" fromId="2339" toId="2343">
</dataflow>
<dataflow id="7968" from="or_ln55_112" to="and_ln55_80" fromId="2342" toId="2343">
</dataflow>
<dataflow id="7969" from="p_102" to="tmp_451" fromId="2222" toId="2344">
</dataflow>
<dataflow id="7970" from="min_p_207" to="tmp_451" fromId="2305" toId="2344">
</dataflow>
<dataflow id="7971" from="and_ln55_80" to="and_ln55_81" fromId="2343" toId="2345">
</dataflow>
<dataflow id="7972" from="tmp_451" to="and_ln55_81" fromId="2344" toId="2345">
</dataflow>
<dataflow id="7973" from="and_ln55_81" to="min_p_209" fromId="2345" toId="2346">
</dataflow>
<dataflow id="7974" from="p_102" to="min_p_209" fromId="2222" toId="2346">
</dataflow>
<dataflow id="7975" from="min_p_207" to="min_p_209" fromId="2305" toId="2346">
</dataflow>
<dataflow id="7976" from="and_ln55_81" to="select_ln55_76" fromId="2345" toId="2347">
</dataflow>
<dataflow id="7978" from="StgValue_7977" to="select_ln55_76" fromId="7977" toId="2347">
</dataflow>
<dataflow id="7980" from="StgValue_7979" to="select_ln55_76" fromId="7979" toId="2347">
</dataflow>
<dataflow id="7981" from="and_ln55_81" to="or_ln55_19" fromId="2345" toId="2348">
</dataflow>
<dataflow id="7982" from="and_ln55_79" to="or_ln55_19" fromId="2304" toId="2348">
</dataflow>
<dataflow id="7983" from="or_ln55_19" to="min_s_54" fromId="2348" toId="2349">
</dataflow>
<dataflow id="7984" from="select_ln55_76" to="min_s_54" fromId="2347" toId="2349">
</dataflow>
<dataflow id="7985" from="min_s_53" to="min_s_54" fromId="2264" toId="2349">
</dataflow>
<dataflow id="7986" from="p_103" to="tmp_455" fromId="2266" toId="2350">
</dataflow>
<dataflow id="7987" from="min_p_209" to="tmp_455" fromId="2346" toId="2350">
</dataflow>
<dataflow id="7988" from="tmp_456" to="p_105" fromId="2154" toId="2351">
</dataflow>
<dataflow id="7989" from="bitcast_ln54_134" to="p_105" fromId="2186" toId="2351">
</dataflow>
<dataflow id="7990" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2352">
</dataflow>
<dataflow id="7991" from="p_105" to="specfucore_ln8" fromId="2351" toId="2352">
</dataflow>
<dataflow id="7992" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2352">
</dataflow>
<dataflow id="7993" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2352">
</dataflow>
<dataflow id="7994" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2352">
</dataflow>
<dataflow id="7995" from="tmp_460" to="p_106" fromId="2198" toId="2353">
</dataflow>
<dataflow id="7996" from="bitcast_ln54_137" to="p_106" fromId="2227" toId="2353">
</dataflow>
<dataflow id="7997" from="tmp_464" to="p_107" fromId="2239" toId="2354">
</dataflow>
<dataflow id="7998" from="bitcast_ln54_140" to="p_107" fromId="2271" toId="2354">
</dataflow>
<dataflow id="7999" from="tmp_468" to="p_108" fromId="2283" toId="2355">
</dataflow>
<dataflow id="8000" from="bitcast_ln54_143" to="p_108" fromId="2312" toId="2355">
</dataflow>
<dataflow id="8001" from="tmp_477" to="bitcast_ln54_146" fromId="331" toId="2356">
</dataflow>
<dataflow id="8002" from="tmp_472" to="p_109" fromId="2324" toId="2357">
</dataflow>
<dataflow id="8003" from="bitcast_ln54_146" to="p_109" fromId="2356" toId="2357">
</dataflow>
<dataflow id="8004" from="llike_addr_113" to="llike_load_81" fromId="2288" toId="2358">
</dataflow>
<dataflow id="8005" from="shl_ln1" to="zext_ln54_186" fromId="161" toId="2359">
</dataflow>
<dataflow id="8006" from="llike_load_81" to="lshr_ln54_111" fromId="2358" toId="2360">
</dataflow>
<dataflow id="8007" from="zext_ln54_186" to="lshr_ln54_111" fromId="2359" toId="2360">
</dataflow>
<dataflow id="8008" from="lshr_ln54_111" to="trunc_ln54_133" fromId="2360" toId="2361">
</dataflow>
<dataflow id="8009" from="trunc_ln54_133" to="bitcast_ln54_147" fromId="2361" toId="2362">
</dataflow>
<dataflow id="8010" from="llike_1_addr_113" to="llike_1_load_82" fromId="2289" toId="2363">
</dataflow>
<dataflow id="8011" from="shl_ln1" to="zext_ln54_187" fromId="161" toId="2364">
</dataflow>
<dataflow id="8012" from="llike_1_load_82" to="lshr_ln54_112" fromId="2363" toId="2365">
</dataflow>
<dataflow id="8013" from="zext_ln54_187" to="lshr_ln54_112" fromId="2364" toId="2365">
</dataflow>
<dataflow id="8014" from="lshr_ln54_112" to="trunc_ln54_134" fromId="2365" toId="2366">
</dataflow>
<dataflow id="8015" from="trunc_ln54_134" to="bitcast_ln54_148" fromId="2366" toId="2367">
</dataflow>
<dataflow id="8016" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_476" fromId="3700" toId="2368">
</dataflow>
<dataflow id="8017" from="bitcast_ln54_147" to="tmp_476" fromId="2362" toId="2368">
</dataflow>
<dataflow id="8018" from="bitcast_ln54_148" to="tmp_476" fromId="2367" toId="2368">
</dataflow>
<dataflow id="8019" from="tmp_12" to="tmp_476" fromId="120" toId="2368">
</dataflow>
<dataflow id="8020" from="llike_addr_114" to="llike_load_82" fromId="2329" toId="2369">
</dataflow>
<dataflow id="8021" from="llike_1_addr_114" to="llike_1_load_83" fromId="2330" toId="2370">
</dataflow>
<dataflow id="8022" from="tmp_s" to="or_ln54_50" fromId="148" toId="2371">
</dataflow>
<dataflow id="8024" from="StgValue_8023" to="or_ln54_50" fromId="8023" toId="2371">
</dataflow>
<dataflow id="8025" from="or_ln54_50" to="zext_ln54_59" fromId="2371" toId="2372">
</dataflow>
<dataflow id="8026" from="llike" to="llike_addr_115" fromId="3443" toId="2373">
</dataflow>
<dataflow id="8027" from="StgValue_3576" to="llike_addr_115" fromId="3576" toId="2373">
</dataflow>
<dataflow id="8028" from="zext_ln54_59" to="llike_addr_115" fromId="2372" toId="2373">
</dataflow>
<dataflow id="8029" from="llike_1" to="llike_1_addr_115" fromId="3444" toId="2374">
</dataflow>
<dataflow id="8030" from="StgValue_3576" to="llike_1_addr_115" fromId="3576" toId="2374">
</dataflow>
<dataflow id="8031" from="zext_ln54_59" to="llike_1_addr_115" fromId="2372" toId="2374">
</dataflow>
<dataflow id="8032" from="p_103" to="bitcast_ln55_82" fromId="2266" toId="2375">
</dataflow>
<dataflow id="8033" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_453" fromId="4538" toId="2376">
</dataflow>
<dataflow id="8034" from="bitcast_ln55_82" to="tmp_453" fromId="2375" toId="2376">
</dataflow>
<dataflow id="8035" from="StgValue_4541" to="tmp_453" fromId="4541" toId="2376">
</dataflow>
<dataflow id="8036" from="StgValue_4543" to="tmp_453" fromId="4543" toId="2376">
</dataflow>
<dataflow id="8037" from="bitcast_ln55_82" to="trunc_ln55_82" fromId="2375" toId="2377">
</dataflow>
<dataflow id="8038" from="min_p_209" to="bitcast_ln55_83" fromId="2346" toId="2378">
</dataflow>
<dataflow id="8039" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_454" fromId="4538" toId="2379">
</dataflow>
<dataflow id="8040" from="bitcast_ln55_83" to="tmp_454" fromId="2378" toId="2379">
</dataflow>
<dataflow id="8041" from="StgValue_4541" to="tmp_454" fromId="4541" toId="2379">
</dataflow>
<dataflow id="8042" from="StgValue_4543" to="tmp_454" fromId="4543" toId="2379">
</dataflow>
<dataflow id="8043" from="bitcast_ln55_83" to="trunc_ln55_83" fromId="2378" toId="2380">
</dataflow>
<dataflow id="8044" from="tmp_453" to="icmp_ln55_164" fromId="2376" toId="2381">
</dataflow>
<dataflow id="8045" from="StgValue_4553" to="icmp_ln55_164" fromId="4553" toId="2381">
</dataflow>
<dataflow id="8046" from="trunc_ln55_82" to="icmp_ln55_165" fromId="2377" toId="2382">
</dataflow>
<dataflow id="8047" from="StgValue_4556" to="icmp_ln55_165" fromId="4556" toId="2382">
</dataflow>
<dataflow id="8048" from="icmp_ln55_165" to="or_ln55_113" fromId="2382" toId="2383">
</dataflow>
<dataflow id="8049" from="icmp_ln55_164" to="or_ln55_113" fromId="2381" toId="2383">
</dataflow>
<dataflow id="8050" from="tmp_454" to="icmp_ln55_166" fromId="2379" toId="2384">
</dataflow>
<dataflow id="8051" from="StgValue_4553" to="icmp_ln55_166" fromId="4553" toId="2384">
</dataflow>
<dataflow id="8052" from="trunc_ln55_83" to="icmp_ln55_167" fromId="2380" toId="2385">
</dataflow>
<dataflow id="8053" from="StgValue_4556" to="icmp_ln55_167" fromId="4556" toId="2385">
</dataflow>
<dataflow id="8054" from="icmp_ln55_167" to="or_ln55_114" fromId="2385" toId="2386">
</dataflow>
<dataflow id="8055" from="icmp_ln55_166" to="or_ln55_114" fromId="2384" toId="2386">
</dataflow>
<dataflow id="8056" from="or_ln55_113" to="and_ln55_82" fromId="2383" toId="2387">
</dataflow>
<dataflow id="8057" from="or_ln55_114" to="and_ln55_82" fromId="2386" toId="2387">
</dataflow>
<dataflow id="8058" from="p_103" to="tmp_455" fromId="2266" toId="2388">
</dataflow>
<dataflow id="8059" from="min_p_209" to="tmp_455" fromId="2346" toId="2388">
</dataflow>
<dataflow id="8060" from="and_ln55_82" to="and_ln55_83" fromId="2387" toId="2389">
</dataflow>
<dataflow id="8061" from="tmp_455" to="and_ln55_83" fromId="2388" toId="2389">
</dataflow>
<dataflow id="8062" from="and_ln55_83" to="min_p_211" fromId="2389" toId="2390">
</dataflow>
<dataflow id="8063" from="p_103" to="min_p_211" fromId="2266" toId="2390">
</dataflow>
<dataflow id="8064" from="min_p_209" to="min_p_211" fromId="2346" toId="2390">
</dataflow>
<dataflow id="8065" from="p_104" to="tmp_459" fromId="2307" toId="2391">
</dataflow>
<dataflow id="8066" from="min_p_211" to="tmp_459" fromId="2390" toId="2391">
</dataflow>
<dataflow id="8067" from="tmp_460" to="p_106" fromId="2198" toId="2392">
</dataflow>
<dataflow id="8068" from="bitcast_ln54_137" to="p_106" fromId="2227" toId="2392">
</dataflow>
<dataflow id="8069" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2393">
</dataflow>
<dataflow id="8070" from="p_106" to="specfucore_ln8" fromId="2392" toId="2393">
</dataflow>
<dataflow id="8071" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2393">
</dataflow>
<dataflow id="8072" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2393">
</dataflow>
<dataflow id="8073" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2393">
</dataflow>
<dataflow id="8074" from="tmp_464" to="p_107" fromId="2239" toId="2394">
</dataflow>
<dataflow id="8075" from="bitcast_ln54_140" to="p_107" fromId="2271" toId="2394">
</dataflow>
<dataflow id="8076" from="tmp_468" to="p_108" fromId="2283" toId="2395">
</dataflow>
<dataflow id="8077" from="bitcast_ln54_143" to="p_108" fromId="2312" toId="2395">
</dataflow>
<dataflow id="8078" from="tmp_472" to="p_109" fromId="2324" toId="2396">
</dataflow>
<dataflow id="8079" from="bitcast_ln54_146" to="p_109" fromId="2356" toId="2396">
</dataflow>
<dataflow id="8080" from="tmp_482" to="bitcast_ln54_149" fromId="385" toId="2397">
</dataflow>
<dataflow id="8081" from="tmp_476" to="p_110" fromId="2368" toId="2398">
</dataflow>
<dataflow id="8082" from="bitcast_ln54_149" to="p_110" fromId="2397" toId="2398">
</dataflow>
<dataflow id="8083" from="llike_addr_114" to="llike_load_82" fromId="2329" toId="2399">
</dataflow>
<dataflow id="8084" from="shl_ln1" to="zext_ln54_188" fromId="161" toId="2400">
</dataflow>
<dataflow id="8085" from="llike_load_82" to="lshr_ln54_113" fromId="2399" toId="2401">
</dataflow>
<dataflow id="8086" from="zext_ln54_188" to="lshr_ln54_113" fromId="2400" toId="2401">
</dataflow>
<dataflow id="8087" from="lshr_ln54_113" to="trunc_ln54_135" fromId="2401" toId="2402">
</dataflow>
<dataflow id="8088" from="trunc_ln54_135" to="bitcast_ln54_150" fromId="2402" toId="2403">
</dataflow>
<dataflow id="8089" from="llike_1_addr_114" to="llike_1_load_83" fromId="2330" toId="2404">
</dataflow>
<dataflow id="8090" from="shl_ln1" to="zext_ln54_189" fromId="161" toId="2405">
</dataflow>
<dataflow id="8091" from="llike_1_load_83" to="lshr_ln54_114" fromId="2404" toId="2406">
</dataflow>
<dataflow id="8092" from="zext_ln54_189" to="lshr_ln54_114" fromId="2405" toId="2406">
</dataflow>
<dataflow id="8093" from="lshr_ln54_114" to="trunc_ln54_136" fromId="2406" toId="2407">
</dataflow>
<dataflow id="8094" from="trunc_ln54_136" to="bitcast_ln54_151" fromId="2407" toId="2408">
</dataflow>
<dataflow id="8095" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_480" fromId="3700" toId="2409">
</dataflow>
<dataflow id="8096" from="bitcast_ln54_150" to="tmp_480" fromId="2403" toId="2409">
</dataflow>
<dataflow id="8097" from="bitcast_ln54_151" to="tmp_480" fromId="2408" toId="2409">
</dataflow>
<dataflow id="8098" from="tmp_12" to="tmp_480" fromId="120" toId="2409">
</dataflow>
<dataflow id="8099" from="llike_addr_115" to="llike_load_83" fromId="2373" toId="2410">
</dataflow>
<dataflow id="8100" from="llike_1_addr_115" to="llike_1_load_84" fromId="2374" toId="2411">
</dataflow>
<dataflow id="8101" from="tmp_s" to="or_ln54_51" fromId="148" toId="2412">
</dataflow>
<dataflow id="8103" from="StgValue_8102" to="or_ln54_51" fromId="8102" toId="2412">
</dataflow>
<dataflow id="8104" from="or_ln54_51" to="zext_ln54_60" fromId="2412" toId="2413">
</dataflow>
<dataflow id="8105" from="llike" to="llike_addr_116" fromId="3443" toId="2414">
</dataflow>
<dataflow id="8106" from="StgValue_3576" to="llike_addr_116" fromId="3576" toId="2414">
</dataflow>
<dataflow id="8107" from="zext_ln54_60" to="llike_addr_116" fromId="2413" toId="2414">
</dataflow>
<dataflow id="8108" from="llike_1" to="llike_1_addr_116" fromId="3444" toId="2415">
</dataflow>
<dataflow id="8109" from="StgValue_3576" to="llike_1_addr_116" fromId="3576" toId="2415">
</dataflow>
<dataflow id="8110" from="zext_ln54_60" to="llike_1_addr_116" fromId="2413" toId="2415">
</dataflow>
<dataflow id="8111" from="p_104" to="bitcast_ln55_84" fromId="2307" toId="2416">
</dataflow>
<dataflow id="8112" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_457" fromId="4538" toId="2417">
</dataflow>
<dataflow id="8113" from="bitcast_ln55_84" to="tmp_457" fromId="2416" toId="2417">
</dataflow>
<dataflow id="8114" from="StgValue_4541" to="tmp_457" fromId="4541" toId="2417">
</dataflow>
<dataflow id="8115" from="StgValue_4543" to="tmp_457" fromId="4543" toId="2417">
</dataflow>
<dataflow id="8116" from="bitcast_ln55_84" to="trunc_ln55_84" fromId="2416" toId="2418">
</dataflow>
<dataflow id="8117" from="min_p_211" to="bitcast_ln55_85" fromId="2390" toId="2419">
</dataflow>
<dataflow id="8118" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_458" fromId="4538" toId="2420">
</dataflow>
<dataflow id="8119" from="bitcast_ln55_85" to="tmp_458" fromId="2419" toId="2420">
</dataflow>
<dataflow id="8120" from="StgValue_4541" to="tmp_458" fromId="4541" toId="2420">
</dataflow>
<dataflow id="8121" from="StgValue_4543" to="tmp_458" fromId="4543" toId="2420">
</dataflow>
<dataflow id="8122" from="bitcast_ln55_85" to="trunc_ln55_85" fromId="2419" toId="2421">
</dataflow>
<dataflow id="8123" from="tmp_457" to="icmp_ln55_168" fromId="2417" toId="2422">
</dataflow>
<dataflow id="8124" from="StgValue_4553" to="icmp_ln55_168" fromId="4553" toId="2422">
</dataflow>
<dataflow id="8125" from="trunc_ln55_84" to="icmp_ln55_169" fromId="2418" toId="2423">
</dataflow>
<dataflow id="8126" from="StgValue_4556" to="icmp_ln55_169" fromId="4556" toId="2423">
</dataflow>
<dataflow id="8127" from="icmp_ln55_169" to="or_ln55_115" fromId="2423" toId="2424">
</dataflow>
<dataflow id="8128" from="icmp_ln55_168" to="or_ln55_115" fromId="2422" toId="2424">
</dataflow>
<dataflow id="8129" from="tmp_458" to="icmp_ln55_170" fromId="2420" toId="2425">
</dataflow>
<dataflow id="8130" from="StgValue_4553" to="icmp_ln55_170" fromId="4553" toId="2425">
</dataflow>
<dataflow id="8131" from="trunc_ln55_85" to="icmp_ln55_171" fromId="2421" toId="2426">
</dataflow>
<dataflow id="8132" from="StgValue_4556" to="icmp_ln55_171" fromId="4556" toId="2426">
</dataflow>
<dataflow id="8133" from="icmp_ln55_171" to="or_ln55_116" fromId="2426" toId="2427">
</dataflow>
<dataflow id="8134" from="icmp_ln55_170" to="or_ln55_116" fromId="2425" toId="2427">
</dataflow>
<dataflow id="8135" from="or_ln55_115" to="and_ln55_84" fromId="2424" toId="2428">
</dataflow>
<dataflow id="8136" from="or_ln55_116" to="and_ln55_84" fromId="2427" toId="2428">
</dataflow>
<dataflow id="8137" from="p_104" to="tmp_459" fromId="2307" toId="2429">
</dataflow>
<dataflow id="8138" from="min_p_211" to="tmp_459" fromId="2390" toId="2429">
</dataflow>
<dataflow id="8139" from="and_ln55_84" to="and_ln55_85" fromId="2428" toId="2430">
</dataflow>
<dataflow id="8140" from="tmp_459" to="and_ln55_85" fromId="2429" toId="2430">
</dataflow>
<dataflow id="8141" from="and_ln55_85" to="min_p_213" fromId="2430" toId="2431">
</dataflow>
<dataflow id="8142" from="p_104" to="min_p_213" fromId="2307" toId="2431">
</dataflow>
<dataflow id="8143" from="min_p_211" to="min_p_213" fromId="2390" toId="2431">
</dataflow>
<dataflow id="8144" from="and_ln55_85" to="select_ln55_80" fromId="2430" toId="2432">
</dataflow>
<dataflow id="8146" from="StgValue_8145" to="select_ln55_80" fromId="8145" toId="2432">
</dataflow>
<dataflow id="8148" from="StgValue_8147" to="select_ln55_80" fromId="8147" toId="2432">
</dataflow>
<dataflow id="8149" from="and_ln55_85" to="or_ln55_20" fromId="2430" toId="2433">
</dataflow>
<dataflow id="8150" from="and_ln55_83" to="or_ln55_20" fromId="2389" toId="2433">
</dataflow>
<dataflow id="8151" from="or_ln55_20" to="min_s_55" fromId="2433" toId="2434">
</dataflow>
<dataflow id="8152" from="select_ln55_80" to="min_s_55" fromId="2432" toId="2434">
</dataflow>
<dataflow id="8153" from="min_s_54" to="min_s_55" fromId="2349" toId="2434">
</dataflow>
<dataflow id="8154" from="p_105" to="tmp_463" fromId="2351" toId="2435">
</dataflow>
<dataflow id="8155" from="min_p_213" to="tmp_463" fromId="2431" toId="2435">
</dataflow>
<dataflow id="8156" from="tmp_464" to="p_107" fromId="2239" toId="2436">
</dataflow>
<dataflow id="8157" from="bitcast_ln54_140" to="p_107" fromId="2271" toId="2436">
</dataflow>
<dataflow id="8158" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2437">
</dataflow>
<dataflow id="8159" from="p_107" to="specfucore_ln8" fromId="2436" toId="2437">
</dataflow>
<dataflow id="8160" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2437">
</dataflow>
<dataflow id="8161" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2437">
</dataflow>
<dataflow id="8162" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2437">
</dataflow>
<dataflow id="8163" from="tmp_468" to="p_108" fromId="2283" toId="2438">
</dataflow>
<dataflow id="8164" from="bitcast_ln54_143" to="p_108" fromId="2312" toId="2438">
</dataflow>
<dataflow id="8165" from="tmp_472" to="p_109" fromId="2324" toId="2439">
</dataflow>
<dataflow id="8166" from="bitcast_ln54_146" to="p_109" fromId="2356" toId="2439">
</dataflow>
<dataflow id="8167" from="tmp_476" to="p_110" fromId="2368" toId="2440">
</dataflow>
<dataflow id="8168" from="bitcast_ln54_149" to="p_110" fromId="2397" toId="2440">
</dataflow>
<dataflow id="8169" from="tmp_487" to="bitcast_ln54_152" fromId="386" toId="2441">
</dataflow>
<dataflow id="8170" from="tmp_480" to="p_111" fromId="2409" toId="2442">
</dataflow>
<dataflow id="8171" from="bitcast_ln54_152" to="p_111" fromId="2441" toId="2442">
</dataflow>
<dataflow id="8172" from="llike_addr_115" to="llike_load_83" fromId="2373" toId="2443">
</dataflow>
<dataflow id="8173" from="shl_ln1" to="zext_ln54_190" fromId="161" toId="2444">
</dataflow>
<dataflow id="8174" from="llike_load_83" to="lshr_ln54_115" fromId="2443" toId="2445">
</dataflow>
<dataflow id="8175" from="zext_ln54_190" to="lshr_ln54_115" fromId="2444" toId="2445">
</dataflow>
<dataflow id="8176" from="lshr_ln54_115" to="trunc_ln54_137" fromId="2445" toId="2446">
</dataflow>
<dataflow id="8177" from="trunc_ln54_137" to="bitcast_ln54_153" fromId="2446" toId="2447">
</dataflow>
<dataflow id="8178" from="llike_1_addr_115" to="llike_1_load_84" fromId="2374" toId="2448">
</dataflow>
<dataflow id="8179" from="shl_ln1" to="zext_ln54_191" fromId="161" toId="2449">
</dataflow>
<dataflow id="8180" from="llike_1_load_84" to="lshr_ln54_116" fromId="2448" toId="2450">
</dataflow>
<dataflow id="8181" from="zext_ln54_191" to="lshr_ln54_116" fromId="2449" toId="2450">
</dataflow>
<dataflow id="8182" from="lshr_ln54_116" to="trunc_ln54_138" fromId="2450" toId="2451">
</dataflow>
<dataflow id="8183" from="trunc_ln54_138" to="bitcast_ln54_154" fromId="2451" toId="2452">
</dataflow>
<dataflow id="8184" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_484" fromId="3700" toId="2453">
</dataflow>
<dataflow id="8185" from="bitcast_ln54_153" to="tmp_484" fromId="2447" toId="2453">
</dataflow>
<dataflow id="8186" from="bitcast_ln54_154" to="tmp_484" fromId="2452" toId="2453">
</dataflow>
<dataflow id="8187" from="tmp_12" to="tmp_484" fromId="120" toId="2453">
</dataflow>
<dataflow id="8188" from="llike_addr_116" to="llike_load_84" fromId="2414" toId="2454">
</dataflow>
<dataflow id="8189" from="llike_1_addr_116" to="llike_1_load_85" fromId="2415" toId="2455">
</dataflow>
<dataflow id="8190" from="tmp_s" to="or_ln54_52" fromId="148" toId="2456">
</dataflow>
<dataflow id="8192" from="StgValue_8191" to="or_ln54_52" fromId="8191" toId="2456">
</dataflow>
<dataflow id="8193" from="or_ln54_52" to="zext_ln54_61" fromId="2456" toId="2457">
</dataflow>
<dataflow id="8194" from="llike" to="llike_addr_117" fromId="3443" toId="2458">
</dataflow>
<dataflow id="8195" from="StgValue_3576" to="llike_addr_117" fromId="3576" toId="2458">
</dataflow>
<dataflow id="8196" from="zext_ln54_61" to="llike_addr_117" fromId="2457" toId="2458">
</dataflow>
<dataflow id="8197" from="llike_1" to="llike_1_addr_117" fromId="3444" toId="2459">
</dataflow>
<dataflow id="8198" from="StgValue_3576" to="llike_1_addr_117" fromId="3576" toId="2459">
</dataflow>
<dataflow id="8199" from="zext_ln54_61" to="llike_1_addr_117" fromId="2457" toId="2459">
</dataflow>
<dataflow id="8200" from="p_105" to="bitcast_ln55_86" fromId="2351" toId="2460">
</dataflow>
<dataflow id="8201" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_461" fromId="4538" toId="2461">
</dataflow>
<dataflow id="8202" from="bitcast_ln55_86" to="tmp_461" fromId="2460" toId="2461">
</dataflow>
<dataflow id="8203" from="StgValue_4541" to="tmp_461" fromId="4541" toId="2461">
</dataflow>
<dataflow id="8204" from="StgValue_4543" to="tmp_461" fromId="4543" toId="2461">
</dataflow>
<dataflow id="8205" from="bitcast_ln55_86" to="trunc_ln55_86" fromId="2460" toId="2462">
</dataflow>
<dataflow id="8206" from="min_p_213" to="bitcast_ln55_87" fromId="2431" toId="2463">
</dataflow>
<dataflow id="8207" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_462" fromId="4538" toId="2464">
</dataflow>
<dataflow id="8208" from="bitcast_ln55_87" to="tmp_462" fromId="2463" toId="2464">
</dataflow>
<dataflow id="8209" from="StgValue_4541" to="tmp_462" fromId="4541" toId="2464">
</dataflow>
<dataflow id="8210" from="StgValue_4543" to="tmp_462" fromId="4543" toId="2464">
</dataflow>
<dataflow id="8211" from="bitcast_ln55_87" to="trunc_ln55_87" fromId="2463" toId="2465">
</dataflow>
<dataflow id="8212" from="tmp_461" to="icmp_ln55_172" fromId="2461" toId="2466">
</dataflow>
<dataflow id="8213" from="StgValue_4553" to="icmp_ln55_172" fromId="4553" toId="2466">
</dataflow>
<dataflow id="8214" from="trunc_ln55_86" to="icmp_ln55_173" fromId="2462" toId="2467">
</dataflow>
<dataflow id="8215" from="StgValue_4556" to="icmp_ln55_173" fromId="4556" toId="2467">
</dataflow>
<dataflow id="8216" from="icmp_ln55_173" to="or_ln55_117" fromId="2467" toId="2468">
</dataflow>
<dataflow id="8217" from="icmp_ln55_172" to="or_ln55_117" fromId="2466" toId="2468">
</dataflow>
<dataflow id="8218" from="tmp_462" to="icmp_ln55_174" fromId="2464" toId="2469">
</dataflow>
<dataflow id="8219" from="StgValue_4553" to="icmp_ln55_174" fromId="4553" toId="2469">
</dataflow>
<dataflow id="8220" from="trunc_ln55_87" to="icmp_ln55_175" fromId="2465" toId="2470">
</dataflow>
<dataflow id="8221" from="StgValue_4556" to="icmp_ln55_175" fromId="4556" toId="2470">
</dataflow>
<dataflow id="8222" from="icmp_ln55_175" to="or_ln55_118" fromId="2470" toId="2471">
</dataflow>
<dataflow id="8223" from="icmp_ln55_174" to="or_ln55_118" fromId="2469" toId="2471">
</dataflow>
<dataflow id="8224" from="or_ln55_117" to="and_ln55_86" fromId="2468" toId="2472">
</dataflow>
<dataflow id="8225" from="or_ln55_118" to="and_ln55_86" fromId="2471" toId="2472">
</dataflow>
<dataflow id="8226" from="p_105" to="tmp_463" fromId="2351" toId="2473">
</dataflow>
<dataflow id="8227" from="min_p_213" to="tmp_463" fromId="2431" toId="2473">
</dataflow>
<dataflow id="8228" from="and_ln55_86" to="and_ln55_87" fromId="2472" toId="2474">
</dataflow>
<dataflow id="8229" from="tmp_463" to="and_ln55_87" fromId="2473" toId="2474">
</dataflow>
<dataflow id="8230" from="and_ln55_87" to="min_p_215" fromId="2474" toId="2475">
</dataflow>
<dataflow id="8231" from="p_105" to="min_p_215" fromId="2351" toId="2475">
</dataflow>
<dataflow id="8232" from="min_p_213" to="min_p_215" fromId="2431" toId="2475">
</dataflow>
<dataflow id="8233" from="p_106" to="tmp_467" fromId="2392" toId="2476">
</dataflow>
<dataflow id="8234" from="min_p_215" to="tmp_467" fromId="2475" toId="2476">
</dataflow>
<dataflow id="8235" from="tmp_468" to="p_108" fromId="2283" toId="2477">
</dataflow>
<dataflow id="8236" from="bitcast_ln54_143" to="p_108" fromId="2312" toId="2477">
</dataflow>
<dataflow id="8237" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2478">
</dataflow>
<dataflow id="8238" from="p_108" to="specfucore_ln8" fromId="2477" toId="2478">
</dataflow>
<dataflow id="8239" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2478">
</dataflow>
<dataflow id="8240" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2478">
</dataflow>
<dataflow id="8241" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2478">
</dataflow>
<dataflow id="8242" from="tmp_472" to="p_109" fromId="2324" toId="2479">
</dataflow>
<dataflow id="8243" from="bitcast_ln54_146" to="p_109" fromId="2356" toId="2479">
</dataflow>
<dataflow id="8244" from="tmp_476" to="p_110" fromId="2368" toId="2480">
</dataflow>
<dataflow id="8245" from="bitcast_ln54_149" to="p_110" fromId="2397" toId="2480">
</dataflow>
<dataflow id="8246" from="tmp_480" to="p_111" fromId="2409" toId="2481">
</dataflow>
<dataflow id="8247" from="bitcast_ln54_152" to="p_111" fromId="2441" toId="2481">
</dataflow>
<dataflow id="8248" from="tmp_493" to="bitcast_ln54_155" fromId="432" toId="2482">
</dataflow>
<dataflow id="8249" from="tmp_484" to="p_112" fromId="2453" toId="2483">
</dataflow>
<dataflow id="8250" from="bitcast_ln54_155" to="p_112" fromId="2482" toId="2483">
</dataflow>
<dataflow id="8251" from="llike_addr_116" to="llike_load_84" fromId="2414" toId="2484">
</dataflow>
<dataflow id="8252" from="shl_ln1" to="zext_ln54_192" fromId="161" toId="2485">
</dataflow>
<dataflow id="8253" from="llike_load_84" to="lshr_ln54_117" fromId="2484" toId="2486">
</dataflow>
<dataflow id="8254" from="zext_ln54_192" to="lshr_ln54_117" fromId="2485" toId="2486">
</dataflow>
<dataflow id="8255" from="lshr_ln54_117" to="trunc_ln54_139" fromId="2486" toId="2487">
</dataflow>
<dataflow id="8256" from="trunc_ln54_139" to="bitcast_ln54_156" fromId="2487" toId="2488">
</dataflow>
<dataflow id="8257" from="llike_1_addr_116" to="llike_1_load_85" fromId="2415" toId="2489">
</dataflow>
<dataflow id="8258" from="shl_ln1" to="zext_ln54_193" fromId="161" toId="2490">
</dataflow>
<dataflow id="8259" from="llike_1_load_85" to="lshr_ln54_118" fromId="2489" toId="2491">
</dataflow>
<dataflow id="8260" from="zext_ln54_193" to="lshr_ln54_118" fromId="2490" toId="2491">
</dataflow>
<dataflow id="8261" from="lshr_ln54_118" to="trunc_ln54_140" fromId="2491" toId="2492">
</dataflow>
<dataflow id="8262" from="trunc_ln54_140" to="bitcast_ln54_157" fromId="2492" toId="2493">
</dataflow>
<dataflow id="8263" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_488" fromId="3700" toId="2494">
</dataflow>
<dataflow id="8264" from="bitcast_ln54_156" to="tmp_488" fromId="2488" toId="2494">
</dataflow>
<dataflow id="8265" from="bitcast_ln54_157" to="tmp_488" fromId="2493" toId="2494">
</dataflow>
<dataflow id="8266" from="tmp_12" to="tmp_488" fromId="120" toId="2494">
</dataflow>
<dataflow id="8267" from="llike_addr_117" to="llike_load_85" fromId="2458" toId="2495">
</dataflow>
<dataflow id="8268" from="llike_1_addr_117" to="llike_1_load_86" fromId="2459" toId="2496">
</dataflow>
<dataflow id="8269" from="tmp_s" to="or_ln54_53" fromId="148" toId="2497">
</dataflow>
<dataflow id="8271" from="StgValue_8270" to="or_ln54_53" fromId="8270" toId="2497">
</dataflow>
<dataflow id="8272" from="or_ln54_53" to="zext_ln54_62" fromId="2497" toId="2498">
</dataflow>
<dataflow id="8273" from="llike" to="llike_addr_118" fromId="3443" toId="2499">
</dataflow>
<dataflow id="8274" from="StgValue_3576" to="llike_addr_118" fromId="3576" toId="2499">
</dataflow>
<dataflow id="8275" from="zext_ln54_62" to="llike_addr_118" fromId="2498" toId="2499">
</dataflow>
<dataflow id="8276" from="llike_1" to="llike_1_addr_118" fromId="3444" toId="2500">
</dataflow>
<dataflow id="8277" from="StgValue_3576" to="llike_1_addr_118" fromId="3576" toId="2500">
</dataflow>
<dataflow id="8278" from="zext_ln54_62" to="llike_1_addr_118" fromId="2498" toId="2500">
</dataflow>
<dataflow id="8279" from="p_106" to="bitcast_ln55_88" fromId="2392" toId="2501">
</dataflow>
<dataflow id="8280" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_465" fromId="4538" toId="2502">
</dataflow>
<dataflow id="8281" from="bitcast_ln55_88" to="tmp_465" fromId="2501" toId="2502">
</dataflow>
<dataflow id="8282" from="StgValue_4541" to="tmp_465" fromId="4541" toId="2502">
</dataflow>
<dataflow id="8283" from="StgValue_4543" to="tmp_465" fromId="4543" toId="2502">
</dataflow>
<dataflow id="8284" from="bitcast_ln55_88" to="trunc_ln55_88" fromId="2501" toId="2503">
</dataflow>
<dataflow id="8285" from="min_p_215" to="bitcast_ln55_89" fromId="2475" toId="2504">
</dataflow>
<dataflow id="8286" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_466" fromId="4538" toId="2505">
</dataflow>
<dataflow id="8287" from="bitcast_ln55_89" to="tmp_466" fromId="2504" toId="2505">
</dataflow>
<dataflow id="8288" from="StgValue_4541" to="tmp_466" fromId="4541" toId="2505">
</dataflow>
<dataflow id="8289" from="StgValue_4543" to="tmp_466" fromId="4543" toId="2505">
</dataflow>
<dataflow id="8290" from="bitcast_ln55_89" to="trunc_ln55_89" fromId="2504" toId="2506">
</dataflow>
<dataflow id="8291" from="tmp_465" to="icmp_ln55_176" fromId="2502" toId="2507">
</dataflow>
<dataflow id="8292" from="StgValue_4553" to="icmp_ln55_176" fromId="4553" toId="2507">
</dataflow>
<dataflow id="8293" from="trunc_ln55_88" to="icmp_ln55_177" fromId="2503" toId="2508">
</dataflow>
<dataflow id="8294" from="StgValue_4556" to="icmp_ln55_177" fromId="4556" toId="2508">
</dataflow>
<dataflow id="8295" from="icmp_ln55_177" to="or_ln55_119" fromId="2508" toId="2509">
</dataflow>
<dataflow id="8296" from="icmp_ln55_176" to="or_ln55_119" fromId="2507" toId="2509">
</dataflow>
<dataflow id="8297" from="tmp_466" to="icmp_ln55_178" fromId="2505" toId="2510">
</dataflow>
<dataflow id="8298" from="StgValue_4553" to="icmp_ln55_178" fromId="4553" toId="2510">
</dataflow>
<dataflow id="8299" from="trunc_ln55_89" to="icmp_ln55_179" fromId="2506" toId="2511">
</dataflow>
<dataflow id="8300" from="StgValue_4556" to="icmp_ln55_179" fromId="4556" toId="2511">
</dataflow>
<dataflow id="8301" from="icmp_ln55_179" to="or_ln55_120" fromId="2511" toId="2512">
</dataflow>
<dataflow id="8302" from="icmp_ln55_178" to="or_ln55_120" fromId="2510" toId="2512">
</dataflow>
<dataflow id="8303" from="or_ln55_119" to="and_ln55_88" fromId="2509" toId="2513">
</dataflow>
<dataflow id="8304" from="or_ln55_120" to="and_ln55_88" fromId="2512" toId="2513">
</dataflow>
<dataflow id="8305" from="p_106" to="tmp_467" fromId="2392" toId="2514">
</dataflow>
<dataflow id="8306" from="min_p_215" to="tmp_467" fromId="2475" toId="2514">
</dataflow>
<dataflow id="8307" from="and_ln55_88" to="and_ln55_89" fromId="2513" toId="2515">
</dataflow>
<dataflow id="8308" from="tmp_467" to="and_ln55_89" fromId="2514" toId="2515">
</dataflow>
<dataflow id="8309" from="and_ln55_89" to="min_p_217" fromId="2515" toId="2516">
</dataflow>
<dataflow id="8310" from="p_106" to="min_p_217" fromId="2392" toId="2516">
</dataflow>
<dataflow id="8311" from="min_p_215" to="min_p_217" fromId="2475" toId="2516">
</dataflow>
<dataflow id="8312" from="and_ln55_89" to="select_ln55_84" fromId="2515" toId="2517">
</dataflow>
<dataflow id="8314" from="StgValue_8313" to="select_ln55_84" fromId="8313" toId="2517">
</dataflow>
<dataflow id="8316" from="StgValue_8315" to="select_ln55_84" fromId="8315" toId="2517">
</dataflow>
<dataflow id="8317" from="and_ln55_89" to="or_ln55_21" fromId="2515" toId="2518">
</dataflow>
<dataflow id="8318" from="and_ln55_87" to="or_ln55_21" fromId="2474" toId="2518">
</dataflow>
<dataflow id="8319" from="or_ln55_21" to="min_s_56" fromId="2518" toId="2519">
</dataflow>
<dataflow id="8320" from="select_ln55_84" to="min_s_56" fromId="2517" toId="2519">
</dataflow>
<dataflow id="8321" from="min_s_55" to="min_s_56" fromId="2434" toId="2519">
</dataflow>
<dataflow id="8322" from="p_107" to="tmp_471" fromId="2436" toId="2520">
</dataflow>
<dataflow id="8323" from="min_p_217" to="tmp_471" fromId="2516" toId="2520">
</dataflow>
<dataflow id="8324" from="tmp_472" to="p_109" fromId="2324" toId="2521">
</dataflow>
<dataflow id="8325" from="bitcast_ln54_146" to="p_109" fromId="2356" toId="2521">
</dataflow>
<dataflow id="8326" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2522">
</dataflow>
<dataflow id="8327" from="p_109" to="specfucore_ln8" fromId="2521" toId="2522">
</dataflow>
<dataflow id="8328" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2522">
</dataflow>
<dataflow id="8329" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2522">
</dataflow>
<dataflow id="8330" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2522">
</dataflow>
<dataflow id="8331" from="tmp_476" to="p_110" fromId="2368" toId="2523">
</dataflow>
<dataflow id="8332" from="bitcast_ln54_149" to="p_110" fromId="2397" toId="2523">
</dataflow>
<dataflow id="8333" from="tmp_480" to="p_111" fromId="2409" toId="2524">
</dataflow>
<dataflow id="8334" from="bitcast_ln54_152" to="p_111" fromId="2441" toId="2524">
</dataflow>
<dataflow id="8335" from="tmp_484" to="p_112" fromId="2453" toId="2525">
</dataflow>
<dataflow id="8336" from="bitcast_ln54_155" to="p_112" fromId="2482" toId="2525">
</dataflow>
<dataflow id="8337" from="tmp_498" to="bitcast_ln54_158" fromId="433" toId="2526">
</dataflow>
<dataflow id="8338" from="tmp_488" to="p_113" fromId="2494" toId="2527">
</dataflow>
<dataflow id="8339" from="bitcast_ln54_158" to="p_113" fromId="2526" toId="2527">
</dataflow>
<dataflow id="8340" from="llike_addr_117" to="llike_load_85" fromId="2458" toId="2528">
</dataflow>
<dataflow id="8341" from="shl_ln1" to="zext_ln54_194" fromId="161" toId="2529">
</dataflow>
<dataflow id="8342" from="llike_load_85" to="lshr_ln54_119" fromId="2528" toId="2530">
</dataflow>
<dataflow id="8343" from="zext_ln54_194" to="lshr_ln54_119" fromId="2529" toId="2530">
</dataflow>
<dataflow id="8344" from="lshr_ln54_119" to="trunc_ln54_141" fromId="2530" toId="2531">
</dataflow>
<dataflow id="8345" from="trunc_ln54_141" to="bitcast_ln54_159" fromId="2531" toId="2532">
</dataflow>
<dataflow id="8346" from="llike_1_addr_117" to="llike_1_load_86" fromId="2459" toId="2533">
</dataflow>
<dataflow id="8347" from="shl_ln1" to="zext_ln54_195" fromId="161" toId="2534">
</dataflow>
<dataflow id="8348" from="llike_1_load_86" to="lshr_ln54_120" fromId="2533" toId="2535">
</dataflow>
<dataflow id="8349" from="zext_ln54_195" to="lshr_ln54_120" fromId="2534" toId="2535">
</dataflow>
<dataflow id="8350" from="lshr_ln54_120" to="trunc_ln54_142" fromId="2535" toId="2536">
</dataflow>
<dataflow id="8351" from="trunc_ln54_142" to="bitcast_ln54_160" fromId="2536" toId="2537">
</dataflow>
<dataflow id="8352" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_492" fromId="3700" toId="2538">
</dataflow>
<dataflow id="8353" from="bitcast_ln54_159" to="tmp_492" fromId="2532" toId="2538">
</dataflow>
<dataflow id="8354" from="bitcast_ln54_160" to="tmp_492" fromId="2537" toId="2538">
</dataflow>
<dataflow id="8355" from="tmp_12" to="tmp_492" fromId="120" toId="2538">
</dataflow>
<dataflow id="8356" from="llike_addr_118" to="llike_load_86" fromId="2499" toId="2539">
</dataflow>
<dataflow id="8357" from="llike_1_addr_118" to="llike_1_load_87" fromId="2500" toId="2540">
</dataflow>
<dataflow id="8358" from="tmp_s" to="or_ln54_54" fromId="148" toId="2541">
</dataflow>
<dataflow id="8360" from="StgValue_8359" to="or_ln54_54" fromId="8359" toId="2541">
</dataflow>
<dataflow id="8361" from="or_ln54_54" to="zext_ln54_63" fromId="2541" toId="2542">
</dataflow>
<dataflow id="8362" from="llike" to="llike_addr_119" fromId="3443" toId="2543">
</dataflow>
<dataflow id="8363" from="StgValue_3576" to="llike_addr_119" fromId="3576" toId="2543">
</dataflow>
<dataflow id="8364" from="zext_ln54_63" to="llike_addr_119" fromId="2542" toId="2543">
</dataflow>
<dataflow id="8365" from="llike_1" to="llike_1_addr_119" fromId="3444" toId="2544">
</dataflow>
<dataflow id="8366" from="StgValue_3576" to="llike_1_addr_119" fromId="3576" toId="2544">
</dataflow>
<dataflow id="8367" from="zext_ln54_63" to="llike_1_addr_119" fromId="2542" toId="2544">
</dataflow>
<dataflow id="8368" from="p_107" to="bitcast_ln55_90" fromId="2436" toId="2545">
</dataflow>
<dataflow id="8369" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_469" fromId="4538" toId="2546">
</dataflow>
<dataflow id="8370" from="bitcast_ln55_90" to="tmp_469" fromId="2545" toId="2546">
</dataflow>
<dataflow id="8371" from="StgValue_4541" to="tmp_469" fromId="4541" toId="2546">
</dataflow>
<dataflow id="8372" from="StgValue_4543" to="tmp_469" fromId="4543" toId="2546">
</dataflow>
<dataflow id="8373" from="bitcast_ln55_90" to="trunc_ln55_90" fromId="2545" toId="2547">
</dataflow>
<dataflow id="8374" from="min_p_217" to="bitcast_ln55_91" fromId="2516" toId="2548">
</dataflow>
<dataflow id="8375" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_470" fromId="4538" toId="2549">
</dataflow>
<dataflow id="8376" from="bitcast_ln55_91" to="tmp_470" fromId="2548" toId="2549">
</dataflow>
<dataflow id="8377" from="StgValue_4541" to="tmp_470" fromId="4541" toId="2549">
</dataflow>
<dataflow id="8378" from="StgValue_4543" to="tmp_470" fromId="4543" toId="2549">
</dataflow>
<dataflow id="8379" from="bitcast_ln55_91" to="trunc_ln55_91" fromId="2548" toId="2550">
</dataflow>
<dataflow id="8380" from="tmp_469" to="icmp_ln55_180" fromId="2546" toId="2551">
</dataflow>
<dataflow id="8381" from="StgValue_4553" to="icmp_ln55_180" fromId="4553" toId="2551">
</dataflow>
<dataflow id="8382" from="trunc_ln55_90" to="icmp_ln55_181" fromId="2547" toId="2552">
</dataflow>
<dataflow id="8383" from="StgValue_4556" to="icmp_ln55_181" fromId="4556" toId="2552">
</dataflow>
<dataflow id="8384" from="icmp_ln55_181" to="or_ln55_121" fromId="2552" toId="2553">
</dataflow>
<dataflow id="8385" from="icmp_ln55_180" to="or_ln55_121" fromId="2551" toId="2553">
</dataflow>
<dataflow id="8386" from="tmp_470" to="icmp_ln55_182" fromId="2549" toId="2554">
</dataflow>
<dataflow id="8387" from="StgValue_4553" to="icmp_ln55_182" fromId="4553" toId="2554">
</dataflow>
<dataflow id="8388" from="trunc_ln55_91" to="icmp_ln55_183" fromId="2550" toId="2555">
</dataflow>
<dataflow id="8389" from="StgValue_4556" to="icmp_ln55_183" fromId="4556" toId="2555">
</dataflow>
<dataflow id="8390" from="icmp_ln55_183" to="or_ln55_122" fromId="2555" toId="2556">
</dataflow>
<dataflow id="8391" from="icmp_ln55_182" to="or_ln55_122" fromId="2554" toId="2556">
</dataflow>
<dataflow id="8392" from="or_ln55_121" to="and_ln55_90" fromId="2553" toId="2557">
</dataflow>
<dataflow id="8393" from="or_ln55_122" to="and_ln55_90" fromId="2556" toId="2557">
</dataflow>
<dataflow id="8394" from="p_107" to="tmp_471" fromId="2436" toId="2558">
</dataflow>
<dataflow id="8395" from="min_p_217" to="tmp_471" fromId="2516" toId="2558">
</dataflow>
<dataflow id="8396" from="and_ln55_90" to="and_ln55_91" fromId="2557" toId="2559">
</dataflow>
<dataflow id="8397" from="tmp_471" to="and_ln55_91" fromId="2558" toId="2559">
</dataflow>
<dataflow id="8398" from="and_ln55_91" to="min_p_219" fromId="2559" toId="2560">
</dataflow>
<dataflow id="8399" from="p_107" to="min_p_219" fromId="2436" toId="2560">
</dataflow>
<dataflow id="8400" from="min_p_217" to="min_p_219" fromId="2516" toId="2560">
</dataflow>
<dataflow id="8401" from="p_108" to="tmp_475" fromId="2477" toId="2561">
</dataflow>
<dataflow id="8402" from="min_p_219" to="tmp_475" fromId="2560" toId="2561">
</dataflow>
<dataflow id="8403" from="tmp_476" to="p_110" fromId="2368" toId="2562">
</dataflow>
<dataflow id="8404" from="bitcast_ln54_149" to="p_110" fromId="2397" toId="2562">
</dataflow>
<dataflow id="8405" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2563">
</dataflow>
<dataflow id="8406" from="p_110" to="specfucore_ln8" fromId="2562" toId="2563">
</dataflow>
<dataflow id="8407" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2563">
</dataflow>
<dataflow id="8408" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2563">
</dataflow>
<dataflow id="8409" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2563">
</dataflow>
<dataflow id="8410" from="tmp_480" to="p_111" fromId="2409" toId="2564">
</dataflow>
<dataflow id="8411" from="bitcast_ln54_152" to="p_111" fromId="2441" toId="2564">
</dataflow>
<dataflow id="8412" from="tmp_484" to="p_112" fromId="2453" toId="2565">
</dataflow>
<dataflow id="8413" from="bitcast_ln54_155" to="p_112" fromId="2482" toId="2565">
</dataflow>
<dataflow id="8414" from="tmp_488" to="p_113" fromId="2494" toId="2566">
</dataflow>
<dataflow id="8415" from="bitcast_ln54_158" to="p_113" fromId="2526" toId="2566">
</dataflow>
<dataflow id="8416" from="tmp_503" to="bitcast_ln54_161" fromId="480" toId="2567">
</dataflow>
<dataflow id="8417" from="tmp_492" to="p_114" fromId="2538" toId="2568">
</dataflow>
<dataflow id="8418" from="bitcast_ln54_161" to="p_114" fromId="2567" toId="2568">
</dataflow>
<dataflow id="8419" from="llike_addr_118" to="llike_load_86" fromId="2499" toId="2569">
</dataflow>
<dataflow id="8420" from="shl_ln1" to="zext_ln54_196" fromId="161" toId="2570">
</dataflow>
<dataflow id="8421" from="llike_load_86" to="lshr_ln54_121" fromId="2569" toId="2571">
</dataflow>
<dataflow id="8422" from="zext_ln54_196" to="lshr_ln54_121" fromId="2570" toId="2571">
</dataflow>
<dataflow id="8423" from="lshr_ln54_121" to="trunc_ln54_143" fromId="2571" toId="2572">
</dataflow>
<dataflow id="8424" from="trunc_ln54_143" to="bitcast_ln54_162" fromId="2572" toId="2573">
</dataflow>
<dataflow id="8425" from="llike_1_addr_118" to="llike_1_load_87" fromId="2500" toId="2574">
</dataflow>
<dataflow id="8426" from="shl_ln1" to="zext_ln54_197" fromId="161" toId="2575">
</dataflow>
<dataflow id="8427" from="llike_1_load_87" to="lshr_ln54_122" fromId="2574" toId="2576">
</dataflow>
<dataflow id="8428" from="zext_ln54_197" to="lshr_ln54_122" fromId="2575" toId="2576">
</dataflow>
<dataflow id="8429" from="lshr_ln54_122" to="trunc_ln54_144" fromId="2576" toId="2577">
</dataflow>
<dataflow id="8430" from="trunc_ln54_144" to="bitcast_ln54_163" fromId="2577" toId="2578">
</dataflow>
<dataflow id="8431" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_496" fromId="3700" toId="2579">
</dataflow>
<dataflow id="8432" from="bitcast_ln54_162" to="tmp_496" fromId="2573" toId="2579">
</dataflow>
<dataflow id="8433" from="bitcast_ln54_163" to="tmp_496" fromId="2578" toId="2579">
</dataflow>
<dataflow id="8434" from="tmp_12" to="tmp_496" fromId="120" toId="2579">
</dataflow>
<dataflow id="8435" from="llike_addr_119" to="llike_load_87" fromId="2543" toId="2580">
</dataflow>
<dataflow id="8436" from="llike_1_addr_119" to="llike_1_load_88" fromId="2544" toId="2581">
</dataflow>
<dataflow id="8437" from="tmp_s" to="or_ln54_55" fromId="148" toId="2582">
</dataflow>
<dataflow id="8439" from="StgValue_8438" to="or_ln54_55" fromId="8438" toId="2582">
</dataflow>
<dataflow id="8440" from="or_ln54_55" to="zext_ln54_64" fromId="2582" toId="2583">
</dataflow>
<dataflow id="8441" from="llike" to="llike_addr_120" fromId="3443" toId="2584">
</dataflow>
<dataflow id="8442" from="StgValue_3576" to="llike_addr_120" fromId="3576" toId="2584">
</dataflow>
<dataflow id="8443" from="zext_ln54_64" to="llike_addr_120" fromId="2583" toId="2584">
</dataflow>
<dataflow id="8444" from="llike_1" to="llike_1_addr_120" fromId="3444" toId="2585">
</dataflow>
<dataflow id="8445" from="StgValue_3576" to="llike_1_addr_120" fromId="3576" toId="2585">
</dataflow>
<dataflow id="8446" from="zext_ln54_64" to="llike_1_addr_120" fromId="2583" toId="2585">
</dataflow>
<dataflow id="8447" from="p_108" to="bitcast_ln55_92" fromId="2477" toId="2586">
</dataflow>
<dataflow id="8448" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_473" fromId="4538" toId="2587">
</dataflow>
<dataflow id="8449" from="bitcast_ln55_92" to="tmp_473" fromId="2586" toId="2587">
</dataflow>
<dataflow id="8450" from="StgValue_4541" to="tmp_473" fromId="4541" toId="2587">
</dataflow>
<dataflow id="8451" from="StgValue_4543" to="tmp_473" fromId="4543" toId="2587">
</dataflow>
<dataflow id="8452" from="bitcast_ln55_92" to="trunc_ln55_92" fromId="2586" toId="2588">
</dataflow>
<dataflow id="8453" from="min_p_219" to="bitcast_ln55_93" fromId="2560" toId="2589">
</dataflow>
<dataflow id="8454" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_474" fromId="4538" toId="2590">
</dataflow>
<dataflow id="8455" from="bitcast_ln55_93" to="tmp_474" fromId="2589" toId="2590">
</dataflow>
<dataflow id="8456" from="StgValue_4541" to="tmp_474" fromId="4541" toId="2590">
</dataflow>
<dataflow id="8457" from="StgValue_4543" to="tmp_474" fromId="4543" toId="2590">
</dataflow>
<dataflow id="8458" from="bitcast_ln55_93" to="trunc_ln55_93" fromId="2589" toId="2591">
</dataflow>
<dataflow id="8459" from="tmp_473" to="icmp_ln55_184" fromId="2587" toId="2592">
</dataflow>
<dataflow id="8460" from="StgValue_4553" to="icmp_ln55_184" fromId="4553" toId="2592">
</dataflow>
<dataflow id="8461" from="trunc_ln55_92" to="icmp_ln55_185" fromId="2588" toId="2593">
</dataflow>
<dataflow id="8462" from="StgValue_4556" to="icmp_ln55_185" fromId="4556" toId="2593">
</dataflow>
<dataflow id="8463" from="icmp_ln55_185" to="or_ln55_123" fromId="2593" toId="2594">
</dataflow>
<dataflow id="8464" from="icmp_ln55_184" to="or_ln55_123" fromId="2592" toId="2594">
</dataflow>
<dataflow id="8465" from="tmp_474" to="icmp_ln55_186" fromId="2590" toId="2595">
</dataflow>
<dataflow id="8466" from="StgValue_4553" to="icmp_ln55_186" fromId="4553" toId="2595">
</dataflow>
<dataflow id="8467" from="trunc_ln55_93" to="icmp_ln55_187" fromId="2591" toId="2596">
</dataflow>
<dataflow id="8468" from="StgValue_4556" to="icmp_ln55_187" fromId="4556" toId="2596">
</dataflow>
<dataflow id="8469" from="icmp_ln55_187" to="or_ln55_124" fromId="2596" toId="2597">
</dataflow>
<dataflow id="8470" from="icmp_ln55_186" to="or_ln55_124" fromId="2595" toId="2597">
</dataflow>
<dataflow id="8471" from="or_ln55_123" to="and_ln55_92" fromId="2594" toId="2598">
</dataflow>
<dataflow id="8472" from="or_ln55_124" to="and_ln55_92" fromId="2597" toId="2598">
</dataflow>
<dataflow id="8473" from="p_108" to="tmp_475" fromId="2477" toId="2599">
</dataflow>
<dataflow id="8474" from="min_p_219" to="tmp_475" fromId="2560" toId="2599">
</dataflow>
<dataflow id="8475" from="and_ln55_92" to="and_ln55_93" fromId="2598" toId="2600">
</dataflow>
<dataflow id="8476" from="tmp_475" to="and_ln55_93" fromId="2599" toId="2600">
</dataflow>
<dataflow id="8477" from="and_ln55_93" to="min_p_221" fromId="2600" toId="2601">
</dataflow>
<dataflow id="8478" from="p_108" to="min_p_221" fromId="2477" toId="2601">
</dataflow>
<dataflow id="8479" from="min_p_219" to="min_p_221" fromId="2560" toId="2601">
</dataflow>
<dataflow id="8480" from="and_ln55_93" to="select_ln55_88" fromId="2600" toId="2602">
</dataflow>
<dataflow id="8482" from="StgValue_8481" to="select_ln55_88" fromId="8481" toId="2602">
</dataflow>
<dataflow id="8484" from="StgValue_8483" to="select_ln55_88" fromId="8483" toId="2602">
</dataflow>
<dataflow id="8485" from="and_ln55_93" to="or_ln55_22" fromId="2600" toId="2603">
</dataflow>
<dataflow id="8486" from="and_ln55_91" to="or_ln55_22" fromId="2559" toId="2603">
</dataflow>
<dataflow id="8487" from="or_ln55_22" to="min_s_57" fromId="2603" toId="2604">
</dataflow>
<dataflow id="8488" from="select_ln55_88" to="min_s_57" fromId="2602" toId="2604">
</dataflow>
<dataflow id="8489" from="min_s_56" to="min_s_57" fromId="2519" toId="2604">
</dataflow>
<dataflow id="8490" from="p_109" to="tmp_481" fromId="2521" toId="2605">
</dataflow>
<dataflow id="8491" from="min_p_221" to="tmp_481" fromId="2601" toId="2605">
</dataflow>
<dataflow id="8492" from="tmp_480" to="p_111" fromId="2409" toId="2606">
</dataflow>
<dataflow id="8493" from="bitcast_ln54_152" to="p_111" fromId="2441" toId="2606">
</dataflow>
<dataflow id="8494" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2607">
</dataflow>
<dataflow id="8495" from="p_111" to="specfucore_ln8" fromId="2606" toId="2607">
</dataflow>
<dataflow id="8496" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2607">
</dataflow>
<dataflow id="8497" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2607">
</dataflow>
<dataflow id="8498" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2607">
</dataflow>
<dataflow id="8499" from="tmp_484" to="p_112" fromId="2453" toId="2608">
</dataflow>
<dataflow id="8500" from="bitcast_ln54_155" to="p_112" fromId="2482" toId="2608">
</dataflow>
<dataflow id="8501" from="tmp_488" to="p_113" fromId="2494" toId="2609">
</dataflow>
<dataflow id="8502" from="bitcast_ln54_158" to="p_113" fromId="2526" toId="2609">
</dataflow>
<dataflow id="8503" from="tmp_492" to="p_114" fromId="2538" toId="2610">
</dataflow>
<dataflow id="8504" from="bitcast_ln54_161" to="p_114" fromId="2567" toId="2610">
</dataflow>
<dataflow id="8505" from="tmp_509" to="bitcast_ln54_164" fromId="481" toId="2611">
</dataflow>
<dataflow id="8506" from="tmp_496" to="p_115" fromId="2579" toId="2612">
</dataflow>
<dataflow id="8507" from="bitcast_ln54_164" to="p_115" fromId="2611" toId="2612">
</dataflow>
<dataflow id="8508" from="llike_addr_119" to="llike_load_87" fromId="2543" toId="2613">
</dataflow>
<dataflow id="8509" from="shl_ln1" to="zext_ln54_198" fromId="161" toId="2614">
</dataflow>
<dataflow id="8510" from="llike_load_87" to="lshr_ln54_123" fromId="2613" toId="2615">
</dataflow>
<dataflow id="8511" from="zext_ln54_198" to="lshr_ln54_123" fromId="2614" toId="2615">
</dataflow>
<dataflow id="8512" from="lshr_ln54_123" to="trunc_ln54_145" fromId="2615" toId="2616">
</dataflow>
<dataflow id="8513" from="trunc_ln54_145" to="bitcast_ln54_165" fromId="2616" toId="2617">
</dataflow>
<dataflow id="8514" from="llike_1_addr_119" to="llike_1_load_88" fromId="2544" toId="2618">
</dataflow>
<dataflow id="8515" from="shl_ln1" to="zext_ln54_199" fromId="161" toId="2619">
</dataflow>
<dataflow id="8516" from="llike_1_load_88" to="lshr_ln54_124" fromId="2618" toId="2620">
</dataflow>
<dataflow id="8517" from="zext_ln54_199" to="lshr_ln54_124" fromId="2619" toId="2620">
</dataflow>
<dataflow id="8518" from="lshr_ln54_124" to="trunc_ln54_146" fromId="2620" toId="2621">
</dataflow>
<dataflow id="8519" from="trunc_ln54_146" to="bitcast_ln54_166" fromId="2621" toId="2622">
</dataflow>
<dataflow id="8520" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_500" fromId="3700" toId="2623">
</dataflow>
<dataflow id="8521" from="bitcast_ln54_165" to="tmp_500" fromId="2617" toId="2623">
</dataflow>
<dataflow id="8522" from="bitcast_ln54_166" to="tmp_500" fromId="2622" toId="2623">
</dataflow>
<dataflow id="8523" from="tmp_12" to="tmp_500" fromId="120" toId="2623">
</dataflow>
<dataflow id="8524" from="llike_addr_120" to="llike_load_88" fromId="2584" toId="2624">
</dataflow>
<dataflow id="8525" from="llike_1_addr_120" to="llike_1_load_89" fromId="2585" toId="2625">
</dataflow>
<dataflow id="8526" from="tmp_s" to="or_ln54_56" fromId="148" toId="2626">
</dataflow>
<dataflow id="8528" from="StgValue_8527" to="or_ln54_56" fromId="8527" toId="2626">
</dataflow>
<dataflow id="8529" from="or_ln54_56" to="zext_ln54_65" fromId="2626" toId="2627">
</dataflow>
<dataflow id="8530" from="llike" to="llike_addr_121" fromId="3443" toId="2628">
</dataflow>
<dataflow id="8531" from="StgValue_3576" to="llike_addr_121" fromId="3576" toId="2628">
</dataflow>
<dataflow id="8532" from="zext_ln54_65" to="llike_addr_121" fromId="2627" toId="2628">
</dataflow>
<dataflow id="8533" from="llike_1" to="llike_1_addr_121" fromId="3444" toId="2629">
</dataflow>
<dataflow id="8534" from="StgValue_3576" to="llike_1_addr_121" fromId="3576" toId="2629">
</dataflow>
<dataflow id="8535" from="zext_ln54_65" to="llike_1_addr_121" fromId="2627" toId="2629">
</dataflow>
<dataflow id="8536" from="p_109" to="bitcast_ln55_94" fromId="2521" toId="2630">
</dataflow>
<dataflow id="8537" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_478" fromId="4538" toId="2631">
</dataflow>
<dataflow id="8538" from="bitcast_ln55_94" to="tmp_478" fromId="2630" toId="2631">
</dataflow>
<dataflow id="8539" from="StgValue_4541" to="tmp_478" fromId="4541" toId="2631">
</dataflow>
<dataflow id="8540" from="StgValue_4543" to="tmp_478" fromId="4543" toId="2631">
</dataflow>
<dataflow id="8541" from="bitcast_ln55_94" to="trunc_ln55_94" fromId="2630" toId="2632">
</dataflow>
<dataflow id="8542" from="min_p_221" to="bitcast_ln55_95" fromId="2601" toId="2633">
</dataflow>
<dataflow id="8543" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_479" fromId="4538" toId="2634">
</dataflow>
<dataflow id="8544" from="bitcast_ln55_95" to="tmp_479" fromId="2633" toId="2634">
</dataflow>
<dataflow id="8545" from="StgValue_4541" to="tmp_479" fromId="4541" toId="2634">
</dataflow>
<dataflow id="8546" from="StgValue_4543" to="tmp_479" fromId="4543" toId="2634">
</dataflow>
<dataflow id="8547" from="bitcast_ln55_95" to="trunc_ln55_95" fromId="2633" toId="2635">
</dataflow>
<dataflow id="8548" from="tmp_478" to="icmp_ln55_188" fromId="2631" toId="2636">
</dataflow>
<dataflow id="8549" from="StgValue_4553" to="icmp_ln55_188" fromId="4553" toId="2636">
</dataflow>
<dataflow id="8550" from="trunc_ln55_94" to="icmp_ln55_189" fromId="2632" toId="2637">
</dataflow>
<dataflow id="8551" from="StgValue_4556" to="icmp_ln55_189" fromId="4556" toId="2637">
</dataflow>
<dataflow id="8552" from="icmp_ln55_189" to="or_ln55_125" fromId="2637" toId="2638">
</dataflow>
<dataflow id="8553" from="icmp_ln55_188" to="or_ln55_125" fromId="2636" toId="2638">
</dataflow>
<dataflow id="8554" from="tmp_479" to="icmp_ln55_190" fromId="2634" toId="2639">
</dataflow>
<dataflow id="8555" from="StgValue_4553" to="icmp_ln55_190" fromId="4553" toId="2639">
</dataflow>
<dataflow id="8556" from="trunc_ln55_95" to="icmp_ln55_191" fromId="2635" toId="2640">
</dataflow>
<dataflow id="8557" from="StgValue_4556" to="icmp_ln55_191" fromId="4556" toId="2640">
</dataflow>
<dataflow id="8558" from="icmp_ln55_191" to="or_ln55_126" fromId="2640" toId="2641">
</dataflow>
<dataflow id="8559" from="icmp_ln55_190" to="or_ln55_126" fromId="2639" toId="2641">
</dataflow>
<dataflow id="8560" from="or_ln55_125" to="and_ln55_94" fromId="2638" toId="2642">
</dataflow>
<dataflow id="8561" from="or_ln55_126" to="and_ln55_94" fromId="2641" toId="2642">
</dataflow>
<dataflow id="8562" from="p_109" to="tmp_481" fromId="2521" toId="2643">
</dataflow>
<dataflow id="8563" from="min_p_221" to="tmp_481" fromId="2601" toId="2643">
</dataflow>
<dataflow id="8564" from="and_ln55_94" to="and_ln55_95" fromId="2642" toId="2644">
</dataflow>
<dataflow id="8565" from="tmp_481" to="and_ln55_95" fromId="2643" toId="2644">
</dataflow>
<dataflow id="8566" from="and_ln55_95" to="min_p_223" fromId="2644" toId="2645">
</dataflow>
<dataflow id="8567" from="p_109" to="min_p_223" fromId="2521" toId="2645">
</dataflow>
<dataflow id="8568" from="min_p_221" to="min_p_223" fromId="2601" toId="2645">
</dataflow>
<dataflow id="8569" from="p_110" to="tmp_486" fromId="2562" toId="2646">
</dataflow>
<dataflow id="8570" from="min_p_223" to="tmp_486" fromId="2645" toId="2646">
</dataflow>
<dataflow id="8571" from="tmp_484" to="p_112" fromId="2453" toId="2647">
</dataflow>
<dataflow id="8572" from="bitcast_ln54_155" to="p_112" fromId="2482" toId="2647">
</dataflow>
<dataflow id="8573" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2648">
</dataflow>
<dataflow id="8574" from="p_112" to="specfucore_ln8" fromId="2647" toId="2648">
</dataflow>
<dataflow id="8575" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2648">
</dataflow>
<dataflow id="8576" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2648">
</dataflow>
<dataflow id="8577" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2648">
</dataflow>
<dataflow id="8578" from="tmp_488" to="p_113" fromId="2494" toId="2649">
</dataflow>
<dataflow id="8579" from="bitcast_ln54_158" to="p_113" fromId="2526" toId="2649">
</dataflow>
<dataflow id="8580" from="tmp_492" to="p_114" fromId="2538" toId="2650">
</dataflow>
<dataflow id="8581" from="bitcast_ln54_161" to="p_114" fromId="2567" toId="2650">
</dataflow>
<dataflow id="8582" from="tmp_496" to="p_115" fromId="2579" toId="2651">
</dataflow>
<dataflow id="8583" from="bitcast_ln54_164" to="p_115" fromId="2611" toId="2651">
</dataflow>
<dataflow id="8584" from="tmp_514" to="bitcast_ln54_167" fromId="529" toId="2652">
</dataflow>
<dataflow id="8585" from="tmp_500" to="p_116" fromId="2623" toId="2653">
</dataflow>
<dataflow id="8586" from="bitcast_ln54_167" to="p_116" fromId="2652" toId="2653">
</dataflow>
<dataflow id="8587" from="llike_addr_120" to="llike_load_88" fromId="2584" toId="2654">
</dataflow>
<dataflow id="8588" from="shl_ln1" to="zext_ln54_200" fromId="161" toId="2655">
</dataflow>
<dataflow id="8589" from="llike_load_88" to="lshr_ln54_125" fromId="2654" toId="2656">
</dataflow>
<dataflow id="8590" from="zext_ln54_200" to="lshr_ln54_125" fromId="2655" toId="2656">
</dataflow>
<dataflow id="8591" from="lshr_ln54_125" to="trunc_ln54_147" fromId="2656" toId="2657">
</dataflow>
<dataflow id="8592" from="trunc_ln54_147" to="bitcast_ln54_168" fromId="2657" toId="2658">
</dataflow>
<dataflow id="8593" from="llike_1_addr_120" to="llike_1_load_89" fromId="2585" toId="2659">
</dataflow>
<dataflow id="8594" from="shl_ln1" to="zext_ln54_201" fromId="161" toId="2660">
</dataflow>
<dataflow id="8595" from="llike_1_load_89" to="lshr_ln54_126" fromId="2659" toId="2661">
</dataflow>
<dataflow id="8596" from="zext_ln54_201" to="lshr_ln54_126" fromId="2660" toId="2661">
</dataflow>
<dataflow id="8597" from="lshr_ln54_126" to="trunc_ln54_148" fromId="2661" toId="2662">
</dataflow>
<dataflow id="8598" from="trunc_ln54_148" to="bitcast_ln54_169" fromId="2662" toId="2663">
</dataflow>
<dataflow id="8599" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_504" fromId="3700" toId="2664">
</dataflow>
<dataflow id="8600" from="bitcast_ln54_168" to="tmp_504" fromId="2658" toId="2664">
</dataflow>
<dataflow id="8601" from="bitcast_ln54_169" to="tmp_504" fromId="2663" toId="2664">
</dataflow>
<dataflow id="8602" from="tmp_12" to="tmp_504" fromId="120" toId="2664">
</dataflow>
<dataflow id="8603" from="llike_addr_121" to="llike_load_89" fromId="2628" toId="2665">
</dataflow>
<dataflow id="8604" from="llike_1_addr_121" to="llike_1_load_90" fromId="2629" toId="2666">
</dataflow>
<dataflow id="8605" from="tmp_s" to="or_ln54_57" fromId="148" toId="2667">
</dataflow>
<dataflow id="8607" from="StgValue_8606" to="or_ln54_57" fromId="8606" toId="2667">
</dataflow>
<dataflow id="8608" from="or_ln54_57" to="zext_ln54_66" fromId="2667" toId="2668">
</dataflow>
<dataflow id="8609" from="llike" to="llike_addr_122" fromId="3443" toId="2669">
</dataflow>
<dataflow id="8610" from="StgValue_3576" to="llike_addr_122" fromId="3576" toId="2669">
</dataflow>
<dataflow id="8611" from="zext_ln54_66" to="llike_addr_122" fromId="2668" toId="2669">
</dataflow>
<dataflow id="8612" from="llike_1" to="llike_1_addr_122" fromId="3444" toId="2670">
</dataflow>
<dataflow id="8613" from="StgValue_3576" to="llike_1_addr_122" fromId="3576" toId="2670">
</dataflow>
<dataflow id="8614" from="zext_ln54_66" to="llike_1_addr_122" fromId="2668" toId="2670">
</dataflow>
<dataflow id="8615" from="p_110" to="bitcast_ln55_96" fromId="2562" toId="2671">
</dataflow>
<dataflow id="8616" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_483" fromId="4538" toId="2672">
</dataflow>
<dataflow id="8617" from="bitcast_ln55_96" to="tmp_483" fromId="2671" toId="2672">
</dataflow>
<dataflow id="8618" from="StgValue_4541" to="tmp_483" fromId="4541" toId="2672">
</dataflow>
<dataflow id="8619" from="StgValue_4543" to="tmp_483" fromId="4543" toId="2672">
</dataflow>
<dataflow id="8620" from="bitcast_ln55_96" to="trunc_ln55_96" fromId="2671" toId="2673">
</dataflow>
<dataflow id="8621" from="min_p_223" to="bitcast_ln55_97" fromId="2645" toId="2674">
</dataflow>
<dataflow id="8622" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_485" fromId="4538" toId="2675">
</dataflow>
<dataflow id="8623" from="bitcast_ln55_97" to="tmp_485" fromId="2674" toId="2675">
</dataflow>
<dataflow id="8624" from="StgValue_4541" to="tmp_485" fromId="4541" toId="2675">
</dataflow>
<dataflow id="8625" from="StgValue_4543" to="tmp_485" fromId="4543" toId="2675">
</dataflow>
<dataflow id="8626" from="bitcast_ln55_97" to="trunc_ln55_97" fromId="2674" toId="2676">
</dataflow>
<dataflow id="8627" from="tmp_483" to="icmp_ln55_192" fromId="2672" toId="2677">
</dataflow>
<dataflow id="8628" from="StgValue_4553" to="icmp_ln55_192" fromId="4553" toId="2677">
</dataflow>
<dataflow id="8629" from="trunc_ln55_96" to="icmp_ln55_193" fromId="2673" toId="2678">
</dataflow>
<dataflow id="8630" from="StgValue_4556" to="icmp_ln55_193" fromId="4556" toId="2678">
</dataflow>
<dataflow id="8631" from="icmp_ln55_193" to="or_ln55_127" fromId="2678" toId="2679">
</dataflow>
<dataflow id="8632" from="icmp_ln55_192" to="or_ln55_127" fromId="2677" toId="2679">
</dataflow>
<dataflow id="8633" from="tmp_485" to="icmp_ln55_194" fromId="2675" toId="2680">
</dataflow>
<dataflow id="8634" from="StgValue_4553" to="icmp_ln55_194" fromId="4553" toId="2680">
</dataflow>
<dataflow id="8635" from="trunc_ln55_97" to="icmp_ln55_195" fromId="2676" toId="2681">
</dataflow>
<dataflow id="8636" from="StgValue_4556" to="icmp_ln55_195" fromId="4556" toId="2681">
</dataflow>
<dataflow id="8637" from="icmp_ln55_195" to="or_ln55_128" fromId="2681" toId="2682">
</dataflow>
<dataflow id="8638" from="icmp_ln55_194" to="or_ln55_128" fromId="2680" toId="2682">
</dataflow>
<dataflow id="8639" from="or_ln55_127" to="and_ln55_96" fromId="2679" toId="2683">
</dataflow>
<dataflow id="8640" from="or_ln55_128" to="and_ln55_96" fromId="2682" toId="2683">
</dataflow>
<dataflow id="8641" from="p_110" to="tmp_486" fromId="2562" toId="2684">
</dataflow>
<dataflow id="8642" from="min_p_223" to="tmp_486" fromId="2645" toId="2684">
</dataflow>
<dataflow id="8643" from="and_ln55_96" to="and_ln55_97" fromId="2683" toId="2685">
</dataflow>
<dataflow id="8644" from="tmp_486" to="and_ln55_97" fromId="2684" toId="2685">
</dataflow>
<dataflow id="8645" from="and_ln55_97" to="min_p_225" fromId="2685" toId="2686">
</dataflow>
<dataflow id="8646" from="p_110" to="min_p_225" fromId="2562" toId="2686">
</dataflow>
<dataflow id="8647" from="min_p_223" to="min_p_225" fromId="2645" toId="2686">
</dataflow>
<dataflow id="8648" from="and_ln55_97" to="select_ln55_95" fromId="2685" toId="2687">
</dataflow>
<dataflow id="8650" from="StgValue_8649" to="select_ln55_95" fromId="8649" toId="2687">
</dataflow>
<dataflow id="8652" from="StgValue_8651" to="select_ln55_95" fromId="8651" toId="2687">
</dataflow>
<dataflow id="8653" from="and_ln55_97" to="or_ln55_23" fromId="2685" toId="2688">
</dataflow>
<dataflow id="8654" from="and_ln55_95" to="or_ln55_23" fromId="2644" toId="2688">
</dataflow>
<dataflow id="8655" from="or_ln55_23" to="min_s_58" fromId="2688" toId="2689">
</dataflow>
<dataflow id="8656" from="select_ln55_95" to="min_s_58" fromId="2687" toId="2689">
</dataflow>
<dataflow id="8657" from="min_s_57" to="min_s_58" fromId="2604" toId="2689">
</dataflow>
<dataflow id="8658" from="p_111" to="tmp_491" fromId="2606" toId="2690">
</dataflow>
<dataflow id="8659" from="min_p_225" to="tmp_491" fromId="2686" toId="2690">
</dataflow>
<dataflow id="8660" from="tmp_488" to="p_113" fromId="2494" toId="2691">
</dataflow>
<dataflow id="8661" from="bitcast_ln54_158" to="p_113" fromId="2526" toId="2691">
</dataflow>
<dataflow id="8662" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2692">
</dataflow>
<dataflow id="8663" from="p_113" to="specfucore_ln8" fromId="2691" toId="2692">
</dataflow>
<dataflow id="8664" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2692">
</dataflow>
<dataflow id="8665" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2692">
</dataflow>
<dataflow id="8666" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2692">
</dataflow>
<dataflow id="8667" from="tmp_492" to="p_114" fromId="2538" toId="2693">
</dataflow>
<dataflow id="8668" from="bitcast_ln54_161" to="p_114" fromId="2567" toId="2693">
</dataflow>
<dataflow id="8669" from="tmp_496" to="p_115" fromId="2579" toId="2694">
</dataflow>
<dataflow id="8670" from="bitcast_ln54_164" to="p_115" fromId="2611" toId="2694">
</dataflow>
<dataflow id="8671" from="tmp_500" to="p_116" fromId="2623" toId="2695">
</dataflow>
<dataflow id="8672" from="bitcast_ln54_167" to="p_116" fromId="2652" toId="2695">
</dataflow>
<dataflow id="8673" from="tmp_519" to="bitcast_ln54_170" fromId="530" toId="2696">
</dataflow>
<dataflow id="8674" from="tmp_504" to="p_117" fromId="2664" toId="2697">
</dataflow>
<dataflow id="8675" from="bitcast_ln54_170" to="p_117" fromId="2696" toId="2697">
</dataflow>
<dataflow id="8676" from="llike_addr_121" to="llike_load_89" fromId="2628" toId="2698">
</dataflow>
<dataflow id="8677" from="shl_ln1" to="zext_ln54_202" fromId="161" toId="2699">
</dataflow>
<dataflow id="8678" from="llike_load_89" to="lshr_ln54_127" fromId="2698" toId="2700">
</dataflow>
<dataflow id="8679" from="zext_ln54_202" to="lshr_ln54_127" fromId="2699" toId="2700">
</dataflow>
<dataflow id="8680" from="lshr_ln54_127" to="trunc_ln54_149" fromId="2700" toId="2701">
</dataflow>
<dataflow id="8681" from="trunc_ln54_149" to="bitcast_ln54_171" fromId="2701" toId="2702">
</dataflow>
<dataflow id="8682" from="llike_1_addr_121" to="llike_1_load_90" fromId="2629" toId="2703">
</dataflow>
<dataflow id="8683" from="shl_ln1" to="zext_ln54_203" fromId="161" toId="2704">
</dataflow>
<dataflow id="8684" from="llike_1_load_90" to="lshr_ln54_128" fromId="2703" toId="2705">
</dataflow>
<dataflow id="8685" from="zext_ln54_203" to="lshr_ln54_128" fromId="2704" toId="2705">
</dataflow>
<dataflow id="8686" from="lshr_ln54_128" to="trunc_ln54_150" fromId="2705" toId="2706">
</dataflow>
<dataflow id="8687" from="trunc_ln54_150" to="bitcast_ln54_172" fromId="2706" toId="2707">
</dataflow>
<dataflow id="8688" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_508" fromId="3700" toId="2708">
</dataflow>
<dataflow id="8689" from="bitcast_ln54_171" to="tmp_508" fromId="2702" toId="2708">
</dataflow>
<dataflow id="8690" from="bitcast_ln54_172" to="tmp_508" fromId="2707" toId="2708">
</dataflow>
<dataflow id="8691" from="tmp_12" to="tmp_508" fromId="120" toId="2708">
</dataflow>
<dataflow id="8692" from="llike_addr_122" to="llike_load_90" fromId="2669" toId="2709">
</dataflow>
<dataflow id="8693" from="llike_1_addr_122" to="llike_1_load_91" fromId="2670" toId="2710">
</dataflow>
<dataflow id="8694" from="tmp_s" to="or_ln54_58" fromId="148" toId="2711">
</dataflow>
<dataflow id="8696" from="StgValue_8695" to="or_ln54_58" fromId="8695" toId="2711">
</dataflow>
<dataflow id="8697" from="or_ln54_58" to="zext_ln54_67" fromId="2711" toId="2712">
</dataflow>
<dataflow id="8698" from="llike" to="llike_addr_123" fromId="3443" toId="2713">
</dataflow>
<dataflow id="8699" from="StgValue_3576" to="llike_addr_123" fromId="3576" toId="2713">
</dataflow>
<dataflow id="8700" from="zext_ln54_67" to="llike_addr_123" fromId="2712" toId="2713">
</dataflow>
<dataflow id="8701" from="llike_1" to="llike_1_addr_123" fromId="3444" toId="2714">
</dataflow>
<dataflow id="8702" from="StgValue_3576" to="llike_1_addr_123" fromId="3576" toId="2714">
</dataflow>
<dataflow id="8703" from="zext_ln54_67" to="llike_1_addr_123" fromId="2712" toId="2714">
</dataflow>
<dataflow id="8704" from="p_111" to="bitcast_ln55_98" fromId="2606" toId="2715">
</dataflow>
<dataflow id="8705" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_489" fromId="4538" toId="2716">
</dataflow>
<dataflow id="8706" from="bitcast_ln55_98" to="tmp_489" fromId="2715" toId="2716">
</dataflow>
<dataflow id="8707" from="StgValue_4541" to="tmp_489" fromId="4541" toId="2716">
</dataflow>
<dataflow id="8708" from="StgValue_4543" to="tmp_489" fromId="4543" toId="2716">
</dataflow>
<dataflow id="8709" from="bitcast_ln55_98" to="trunc_ln55_98" fromId="2715" toId="2717">
</dataflow>
<dataflow id="8710" from="min_p_225" to="bitcast_ln55_99" fromId="2686" toId="2718">
</dataflow>
<dataflow id="8711" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_490" fromId="4538" toId="2719">
</dataflow>
<dataflow id="8712" from="bitcast_ln55_99" to="tmp_490" fromId="2718" toId="2719">
</dataflow>
<dataflow id="8713" from="StgValue_4541" to="tmp_490" fromId="4541" toId="2719">
</dataflow>
<dataflow id="8714" from="StgValue_4543" to="tmp_490" fromId="4543" toId="2719">
</dataflow>
<dataflow id="8715" from="bitcast_ln55_99" to="trunc_ln55_99" fromId="2718" toId="2720">
</dataflow>
<dataflow id="8716" from="tmp_489" to="icmp_ln55_196" fromId="2716" toId="2721">
</dataflow>
<dataflow id="8717" from="StgValue_4553" to="icmp_ln55_196" fromId="4553" toId="2721">
</dataflow>
<dataflow id="8718" from="trunc_ln55_98" to="icmp_ln55_197" fromId="2717" toId="2722">
</dataflow>
<dataflow id="8719" from="StgValue_4556" to="icmp_ln55_197" fromId="4556" toId="2722">
</dataflow>
<dataflow id="8720" from="icmp_ln55_197" to="or_ln55_129" fromId="2722" toId="2723">
</dataflow>
<dataflow id="8721" from="icmp_ln55_196" to="or_ln55_129" fromId="2721" toId="2723">
</dataflow>
<dataflow id="8722" from="tmp_490" to="icmp_ln55_198" fromId="2719" toId="2724">
</dataflow>
<dataflow id="8723" from="StgValue_4553" to="icmp_ln55_198" fromId="4553" toId="2724">
</dataflow>
<dataflow id="8724" from="trunc_ln55_99" to="icmp_ln55_199" fromId="2720" toId="2725">
</dataflow>
<dataflow id="8725" from="StgValue_4556" to="icmp_ln55_199" fromId="4556" toId="2725">
</dataflow>
<dataflow id="8726" from="icmp_ln55_199" to="or_ln55_130" fromId="2725" toId="2726">
</dataflow>
<dataflow id="8727" from="icmp_ln55_198" to="or_ln55_130" fromId="2724" toId="2726">
</dataflow>
<dataflow id="8728" from="or_ln55_129" to="and_ln55_98" fromId="2723" toId="2727">
</dataflow>
<dataflow id="8729" from="or_ln55_130" to="and_ln55_98" fromId="2726" toId="2727">
</dataflow>
<dataflow id="8730" from="p_111" to="tmp_491" fromId="2606" toId="2728">
</dataflow>
<dataflow id="8731" from="min_p_225" to="tmp_491" fromId="2686" toId="2728">
</dataflow>
<dataflow id="8732" from="and_ln55_98" to="and_ln55_99" fromId="2727" toId="2729">
</dataflow>
<dataflow id="8733" from="tmp_491" to="and_ln55_99" fromId="2728" toId="2729">
</dataflow>
<dataflow id="8734" from="and_ln55_99" to="min_p_227" fromId="2729" toId="2730">
</dataflow>
<dataflow id="8735" from="p_111" to="min_p_227" fromId="2606" toId="2730">
</dataflow>
<dataflow id="8736" from="min_p_225" to="min_p_227" fromId="2686" toId="2730">
</dataflow>
<dataflow id="8737" from="p_112" to="tmp_497" fromId="2647" toId="2731">
</dataflow>
<dataflow id="8738" from="min_p_227" to="tmp_497" fromId="2730" toId="2731">
</dataflow>
<dataflow id="8739" from="tmp_492" to="p_114" fromId="2538" toId="2732">
</dataflow>
<dataflow id="8740" from="bitcast_ln54_161" to="p_114" fromId="2567" toId="2732">
</dataflow>
<dataflow id="8741" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2733">
</dataflow>
<dataflow id="8742" from="p_114" to="specfucore_ln8" fromId="2732" toId="2733">
</dataflow>
<dataflow id="8743" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2733">
</dataflow>
<dataflow id="8744" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2733">
</dataflow>
<dataflow id="8745" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2733">
</dataflow>
<dataflow id="8746" from="tmp_496" to="p_115" fromId="2579" toId="2734">
</dataflow>
<dataflow id="8747" from="bitcast_ln54_164" to="p_115" fromId="2611" toId="2734">
</dataflow>
<dataflow id="8748" from="tmp_500" to="p_116" fromId="2623" toId="2735">
</dataflow>
<dataflow id="8749" from="bitcast_ln54_167" to="p_116" fromId="2652" toId="2735">
</dataflow>
<dataflow id="8750" from="tmp_504" to="p_117" fromId="2664" toId="2736">
</dataflow>
<dataflow id="8751" from="bitcast_ln54_170" to="p_117" fromId="2696" toId="2736">
</dataflow>
<dataflow id="8752" from="tmp_27" to="bitcast_ln54_173" fromId="591" toId="2737">
</dataflow>
<dataflow id="8753" from="tmp_508" to="p_118" fromId="2708" toId="2738">
</dataflow>
<dataflow id="8754" from="bitcast_ln54_173" to="p_118" fromId="2737" toId="2738">
</dataflow>
<dataflow id="8755" from="llike_addr_122" to="llike_load_90" fromId="2669" toId="2739">
</dataflow>
<dataflow id="8756" from="shl_ln1" to="zext_ln54_204" fromId="161" toId="2740">
</dataflow>
<dataflow id="8757" from="llike_load_90" to="lshr_ln54_129" fromId="2739" toId="2741">
</dataflow>
<dataflow id="8758" from="zext_ln54_204" to="lshr_ln54_129" fromId="2740" toId="2741">
</dataflow>
<dataflow id="8759" from="lshr_ln54_129" to="trunc_ln54_151" fromId="2741" toId="2742">
</dataflow>
<dataflow id="8760" from="trunc_ln54_151" to="bitcast_ln54_174" fromId="2742" toId="2743">
</dataflow>
<dataflow id="8761" from="llike_1_addr_122" to="llike_1_load_91" fromId="2670" toId="2744">
</dataflow>
<dataflow id="8762" from="shl_ln1" to="zext_ln54_205" fromId="161" toId="2745">
</dataflow>
<dataflow id="8763" from="llike_1_load_91" to="lshr_ln54_130" fromId="2744" toId="2746">
</dataflow>
<dataflow id="8764" from="zext_ln54_205" to="lshr_ln54_130" fromId="2745" toId="2746">
</dataflow>
<dataflow id="8765" from="lshr_ln54_130" to="trunc_ln54_152" fromId="2746" toId="2747">
</dataflow>
<dataflow id="8766" from="trunc_ln54_152" to="bitcast_ln54_175" fromId="2747" toId="2748">
</dataflow>
<dataflow id="8767" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_512" fromId="3700" toId="2749">
</dataflow>
<dataflow id="8768" from="bitcast_ln54_174" to="tmp_512" fromId="2743" toId="2749">
</dataflow>
<dataflow id="8769" from="bitcast_ln54_175" to="tmp_512" fromId="2748" toId="2749">
</dataflow>
<dataflow id="8770" from="tmp_12" to="tmp_512" fromId="120" toId="2749">
</dataflow>
<dataflow id="8771" from="llike_addr_123" to="llike_load_91" fromId="2713" toId="2750">
</dataflow>
<dataflow id="8772" from="llike_1_addr_123" to="llike_1_load_92" fromId="2714" toId="2751">
</dataflow>
<dataflow id="8773" from="t_1" to="add_ln50" fromId="102" toId="2752">
</dataflow>
<dataflow id="8775" from="StgValue_8774" to="add_ln50" fromId="8774" toId="2752">
</dataflow>
<dataflow id="8776" from="add_ln50" to="store_ln50" fromId="2752" toId="2753">
</dataflow>
<dataflow id="8777" from="t" to="store_ln50" fromId="90" toId="2753">
</dataflow>
<dataflow id="8778" from="tmp_s" to="or_ln54_59" fromId="148" toId="2754">
</dataflow>
<dataflow id="8780" from="StgValue_8779" to="or_ln54_59" fromId="8779" toId="2754">
</dataflow>
<dataflow id="8781" from="or_ln54_59" to="zext_ln54_68" fromId="2754" toId="2755">
</dataflow>
<dataflow id="8782" from="llike" to="llike_addr_124" fromId="3443" toId="2756">
</dataflow>
<dataflow id="8783" from="StgValue_3576" to="llike_addr_124" fromId="3576" toId="2756">
</dataflow>
<dataflow id="8784" from="zext_ln54_68" to="llike_addr_124" fromId="2755" toId="2756">
</dataflow>
<dataflow id="8785" from="llike_1" to="llike_1_addr_124" fromId="3444" toId="2757">
</dataflow>
<dataflow id="8786" from="StgValue_3576" to="llike_1_addr_124" fromId="3576" toId="2757">
</dataflow>
<dataflow id="8787" from="zext_ln54_68" to="llike_1_addr_124" fromId="2755" toId="2757">
</dataflow>
<dataflow id="8788" from="p_112" to="bitcast_ln55_100" fromId="2647" toId="2758">
</dataflow>
<dataflow id="8789" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_494" fromId="4538" toId="2759">
</dataflow>
<dataflow id="8790" from="bitcast_ln55_100" to="tmp_494" fromId="2758" toId="2759">
</dataflow>
<dataflow id="8791" from="StgValue_4541" to="tmp_494" fromId="4541" toId="2759">
</dataflow>
<dataflow id="8792" from="StgValue_4543" to="tmp_494" fromId="4543" toId="2759">
</dataflow>
<dataflow id="8793" from="bitcast_ln55_100" to="trunc_ln55_100" fromId="2758" toId="2760">
</dataflow>
<dataflow id="8794" from="min_p_227" to="bitcast_ln55_101" fromId="2730" toId="2761">
</dataflow>
<dataflow id="8795" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_495" fromId="4538" toId="2762">
</dataflow>
<dataflow id="8796" from="bitcast_ln55_101" to="tmp_495" fromId="2761" toId="2762">
</dataflow>
<dataflow id="8797" from="StgValue_4541" to="tmp_495" fromId="4541" toId="2762">
</dataflow>
<dataflow id="8798" from="StgValue_4543" to="tmp_495" fromId="4543" toId="2762">
</dataflow>
<dataflow id="8799" from="bitcast_ln55_101" to="trunc_ln55_101" fromId="2761" toId="2763">
</dataflow>
<dataflow id="8800" from="tmp_494" to="icmp_ln55_200" fromId="2759" toId="2764">
</dataflow>
<dataflow id="8801" from="StgValue_4553" to="icmp_ln55_200" fromId="4553" toId="2764">
</dataflow>
<dataflow id="8802" from="trunc_ln55_100" to="icmp_ln55_201" fromId="2760" toId="2765">
</dataflow>
<dataflow id="8803" from="StgValue_4556" to="icmp_ln55_201" fromId="4556" toId="2765">
</dataflow>
<dataflow id="8804" from="icmp_ln55_201" to="or_ln55_131" fromId="2765" toId="2766">
</dataflow>
<dataflow id="8805" from="icmp_ln55_200" to="or_ln55_131" fromId="2764" toId="2766">
</dataflow>
<dataflow id="8806" from="tmp_495" to="icmp_ln55_202" fromId="2762" toId="2767">
</dataflow>
<dataflow id="8807" from="StgValue_4553" to="icmp_ln55_202" fromId="4553" toId="2767">
</dataflow>
<dataflow id="8808" from="trunc_ln55_101" to="icmp_ln55_203" fromId="2763" toId="2768">
</dataflow>
<dataflow id="8809" from="StgValue_4556" to="icmp_ln55_203" fromId="4556" toId="2768">
</dataflow>
<dataflow id="8810" from="icmp_ln55_203" to="or_ln55_132" fromId="2768" toId="2769">
</dataflow>
<dataflow id="8811" from="icmp_ln55_202" to="or_ln55_132" fromId="2767" toId="2769">
</dataflow>
<dataflow id="8812" from="or_ln55_131" to="and_ln55_100" fromId="2766" toId="2770">
</dataflow>
<dataflow id="8813" from="or_ln55_132" to="and_ln55_100" fromId="2769" toId="2770">
</dataflow>
<dataflow id="8814" from="p_112" to="tmp_497" fromId="2647" toId="2771">
</dataflow>
<dataflow id="8815" from="min_p_227" to="tmp_497" fromId="2730" toId="2771">
</dataflow>
<dataflow id="8816" from="and_ln55_100" to="and_ln55_101" fromId="2770" toId="2772">
</dataflow>
<dataflow id="8817" from="tmp_497" to="and_ln55_101" fromId="2771" toId="2772">
</dataflow>
<dataflow id="8818" from="and_ln55_101" to="min_p_229" fromId="2772" toId="2773">
</dataflow>
<dataflow id="8819" from="p_112" to="min_p_229" fromId="2647" toId="2773">
</dataflow>
<dataflow id="8820" from="min_p_227" to="min_p_229" fromId="2730" toId="2773">
</dataflow>
<dataflow id="8821" from="and_ln55_101" to="select_ln55_99" fromId="2772" toId="2774">
</dataflow>
<dataflow id="8823" from="StgValue_8822" to="select_ln55_99" fromId="8822" toId="2774">
</dataflow>
<dataflow id="8825" from="StgValue_8824" to="select_ln55_99" fromId="8824" toId="2774">
</dataflow>
<dataflow id="8826" from="and_ln55_101" to="or_ln55_24" fromId="2772" toId="2775">
</dataflow>
<dataflow id="8827" from="and_ln55_99" to="or_ln55_24" fromId="2729" toId="2775">
</dataflow>
<dataflow id="8828" from="or_ln55_24" to="min_s_59" fromId="2775" toId="2776">
</dataflow>
<dataflow id="8829" from="select_ln55_99" to="min_s_59" fromId="2774" toId="2776">
</dataflow>
<dataflow id="8830" from="min_s_58" to="min_s_59" fromId="2689" toId="2776">
</dataflow>
<dataflow id="8831" from="p_113" to="tmp_502" fromId="2691" toId="2777">
</dataflow>
<dataflow id="8832" from="min_p_229" to="tmp_502" fromId="2773" toId="2777">
</dataflow>
<dataflow id="8833" from="tmp_496" to="p_115" fromId="2579" toId="2778">
</dataflow>
<dataflow id="8834" from="bitcast_ln54_164" to="p_115" fromId="2611" toId="2778">
</dataflow>
<dataflow id="8835" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2779">
</dataflow>
<dataflow id="8836" from="p_115" to="specfucore_ln8" fromId="2778" toId="2779">
</dataflow>
<dataflow id="8837" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2779">
</dataflow>
<dataflow id="8838" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2779">
</dataflow>
<dataflow id="8839" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2779">
</dataflow>
<dataflow id="8840" from="tmp_500" to="p_116" fromId="2623" toId="2780">
</dataflow>
<dataflow id="8841" from="bitcast_ln54_167" to="p_116" fromId="2652" toId="2780">
</dataflow>
<dataflow id="8842" from="tmp_504" to="p_117" fromId="2664" toId="2781">
</dataflow>
<dataflow id="8843" from="bitcast_ln54_170" to="p_117" fromId="2696" toId="2781">
</dataflow>
<dataflow id="8844" from="tmp_508" to="p_118" fromId="2708" toId="2782">
</dataflow>
<dataflow id="8845" from="bitcast_ln54_173" to="p_118" fromId="2737" toId="2782">
</dataflow>
<dataflow id="8846" from="tmp_28" to="bitcast_ln54_176" fromId="592" toId="2783">
</dataflow>
<dataflow id="8847" from="tmp_512" to="p_119" fromId="2749" toId="2784">
</dataflow>
<dataflow id="8848" from="bitcast_ln54_176" to="p_119" fromId="2783" toId="2784">
</dataflow>
<dataflow id="8849" from="llike_addr_123" to="llike_load_91" fromId="2713" toId="2785">
</dataflow>
<dataflow id="8850" from="shl_ln1" to="zext_ln54_206" fromId="161" toId="2786">
</dataflow>
<dataflow id="8851" from="llike_load_91" to="lshr_ln54_131" fromId="2785" toId="2787">
</dataflow>
<dataflow id="8852" from="zext_ln54_206" to="lshr_ln54_131" fromId="2786" toId="2787">
</dataflow>
<dataflow id="8853" from="lshr_ln54_131" to="trunc_ln54_153" fromId="2787" toId="2788">
</dataflow>
<dataflow id="8854" from="trunc_ln54_153" to="bitcast_ln54_177" fromId="2788" toId="2789">
</dataflow>
<dataflow id="8855" from="llike_1_addr_123" to="llike_1_load_92" fromId="2714" toId="2790">
</dataflow>
<dataflow id="8856" from="shl_ln1" to="zext_ln54_207" fromId="161" toId="2791">
</dataflow>
<dataflow id="8857" from="llike_1_load_92" to="lshr_ln54_132" fromId="2790" toId="2792">
</dataflow>
<dataflow id="8858" from="zext_ln54_207" to="lshr_ln54_132" fromId="2791" toId="2792">
</dataflow>
<dataflow id="8859" from="lshr_ln54_132" to="trunc_ln54_154" fromId="2792" toId="2793">
</dataflow>
<dataflow id="8860" from="trunc_ln54_154" to="bitcast_ln54_178" fromId="2793" toId="2794">
</dataflow>
<dataflow id="8861" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_516" fromId="3700" toId="2795">
</dataflow>
<dataflow id="8862" from="bitcast_ln54_177" to="tmp_516" fromId="2789" toId="2795">
</dataflow>
<dataflow id="8863" from="bitcast_ln54_178" to="tmp_516" fromId="2794" toId="2795">
</dataflow>
<dataflow id="8864" from="tmp_12" to="tmp_516" fromId="120" toId="2795">
</dataflow>
<dataflow id="8865" from="llike_addr_124" to="llike_load_92" fromId="2756" toId="2796">
</dataflow>
<dataflow id="8866" from="llike_1_addr_124" to="llike_1_load_93" fromId="2757" toId="2797">
</dataflow>
<dataflow id="8867" from="tmp_s" to="or_ln54_60" fromId="148" toId="2798">
</dataflow>
<dataflow id="8869" from="StgValue_8868" to="or_ln54_60" fromId="8868" toId="2798">
</dataflow>
<dataflow id="8870" from="or_ln54_60" to="zext_ln54_69" fromId="2798" toId="2799">
</dataflow>
<dataflow id="8871" from="llike" to="llike_addr_125" fromId="3443" toId="2800">
</dataflow>
<dataflow id="8872" from="StgValue_3576" to="llike_addr_125" fromId="3576" toId="2800">
</dataflow>
<dataflow id="8873" from="zext_ln54_69" to="llike_addr_125" fromId="2799" toId="2800">
</dataflow>
<dataflow id="8874" from="llike_1" to="llike_1_addr_125" fromId="3444" toId="2801">
</dataflow>
<dataflow id="8875" from="StgValue_3576" to="llike_1_addr_125" fromId="3576" toId="2801">
</dataflow>
<dataflow id="8876" from="zext_ln54_69" to="llike_1_addr_125" fromId="2799" toId="2801">
</dataflow>
<dataflow id="8877" from="p_113" to="bitcast_ln55_102" fromId="2691" toId="2802">
</dataflow>
<dataflow id="8878" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_499" fromId="4538" toId="2803">
</dataflow>
<dataflow id="8879" from="bitcast_ln55_102" to="tmp_499" fromId="2802" toId="2803">
</dataflow>
<dataflow id="8880" from="StgValue_4541" to="tmp_499" fromId="4541" toId="2803">
</dataflow>
<dataflow id="8881" from="StgValue_4543" to="tmp_499" fromId="4543" toId="2803">
</dataflow>
<dataflow id="8882" from="bitcast_ln55_102" to="trunc_ln55_102" fromId="2802" toId="2804">
</dataflow>
<dataflow id="8883" from="min_p_229" to="bitcast_ln55_103" fromId="2773" toId="2805">
</dataflow>
<dataflow id="8884" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_501" fromId="4538" toId="2806">
</dataflow>
<dataflow id="8885" from="bitcast_ln55_103" to="tmp_501" fromId="2805" toId="2806">
</dataflow>
<dataflow id="8886" from="StgValue_4541" to="tmp_501" fromId="4541" toId="2806">
</dataflow>
<dataflow id="8887" from="StgValue_4543" to="tmp_501" fromId="4543" toId="2806">
</dataflow>
<dataflow id="8888" from="bitcast_ln55_103" to="trunc_ln55_103" fromId="2805" toId="2807">
</dataflow>
<dataflow id="8889" from="tmp_499" to="icmp_ln55_204" fromId="2803" toId="2808">
</dataflow>
<dataflow id="8890" from="StgValue_4553" to="icmp_ln55_204" fromId="4553" toId="2808">
</dataflow>
<dataflow id="8891" from="trunc_ln55_102" to="icmp_ln55_205" fromId="2804" toId="2809">
</dataflow>
<dataflow id="8892" from="StgValue_4556" to="icmp_ln55_205" fromId="4556" toId="2809">
</dataflow>
<dataflow id="8893" from="icmp_ln55_205" to="or_ln55_133" fromId="2809" toId="2810">
</dataflow>
<dataflow id="8894" from="icmp_ln55_204" to="or_ln55_133" fromId="2808" toId="2810">
</dataflow>
<dataflow id="8895" from="tmp_501" to="icmp_ln55_206" fromId="2806" toId="2811">
</dataflow>
<dataflow id="8896" from="StgValue_4553" to="icmp_ln55_206" fromId="4553" toId="2811">
</dataflow>
<dataflow id="8897" from="trunc_ln55_103" to="icmp_ln55_207" fromId="2807" toId="2812">
</dataflow>
<dataflow id="8898" from="StgValue_4556" to="icmp_ln55_207" fromId="4556" toId="2812">
</dataflow>
<dataflow id="8899" from="icmp_ln55_207" to="or_ln55_134" fromId="2812" toId="2813">
</dataflow>
<dataflow id="8900" from="icmp_ln55_206" to="or_ln55_134" fromId="2811" toId="2813">
</dataflow>
<dataflow id="8901" from="or_ln55_133" to="and_ln55_102" fromId="2810" toId="2814">
</dataflow>
<dataflow id="8902" from="or_ln55_134" to="and_ln55_102" fromId="2813" toId="2814">
</dataflow>
<dataflow id="8903" from="p_113" to="tmp_502" fromId="2691" toId="2815">
</dataflow>
<dataflow id="8904" from="min_p_229" to="tmp_502" fromId="2773" toId="2815">
</dataflow>
<dataflow id="8905" from="and_ln55_102" to="and_ln55_103" fromId="2814" toId="2816">
</dataflow>
<dataflow id="8906" from="tmp_502" to="and_ln55_103" fromId="2815" toId="2816">
</dataflow>
<dataflow id="8907" from="and_ln55_103" to="min_p_231" fromId="2816" toId="2817">
</dataflow>
<dataflow id="8908" from="p_113" to="min_p_231" fromId="2691" toId="2817">
</dataflow>
<dataflow id="8909" from="min_p_229" to="min_p_231" fromId="2773" toId="2817">
</dataflow>
<dataflow id="8910" from="p_114" to="tmp_507" fromId="2732" toId="2818">
</dataflow>
<dataflow id="8911" from="min_p_231" to="tmp_507" fromId="2817" toId="2818">
</dataflow>
<dataflow id="8912" from="tmp_500" to="p_116" fromId="2623" toId="2819">
</dataflow>
<dataflow id="8913" from="bitcast_ln54_167" to="p_116" fromId="2652" toId="2819">
</dataflow>
<dataflow id="8914" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2820">
</dataflow>
<dataflow id="8915" from="p_116" to="specfucore_ln8" fromId="2819" toId="2820">
</dataflow>
<dataflow id="8916" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2820">
</dataflow>
<dataflow id="8917" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2820">
</dataflow>
<dataflow id="8918" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2820">
</dataflow>
<dataflow id="8919" from="tmp_504" to="p_117" fromId="2664" toId="2821">
</dataflow>
<dataflow id="8920" from="bitcast_ln54_170" to="p_117" fromId="2696" toId="2821">
</dataflow>
<dataflow id="8921" from="tmp_508" to="p_118" fromId="2708" toId="2822">
</dataflow>
<dataflow id="8922" from="bitcast_ln54_173" to="p_118" fromId="2737" toId="2822">
</dataflow>
<dataflow id="8923" from="tmp_512" to="p_119" fromId="2749" toId="2823">
</dataflow>
<dataflow id="8924" from="bitcast_ln54_176" to="p_119" fromId="2783" toId="2823">
</dataflow>
<dataflow id="8925" from="tmp_29" to="bitcast_ln54_179" fromId="653" toId="2824">
</dataflow>
<dataflow id="8926" from="tmp_516" to="p_120" fromId="2795" toId="2825">
</dataflow>
<dataflow id="8927" from="bitcast_ln54_179" to="p_120" fromId="2824" toId="2825">
</dataflow>
<dataflow id="8928" from="llike_addr_124" to="llike_load_92" fromId="2756" toId="2826">
</dataflow>
<dataflow id="8929" from="shl_ln1" to="zext_ln54_208" fromId="161" toId="2827">
</dataflow>
<dataflow id="8930" from="llike_load_92" to="lshr_ln54_133" fromId="2826" toId="2828">
</dataflow>
<dataflow id="8931" from="zext_ln54_208" to="lshr_ln54_133" fromId="2827" toId="2828">
</dataflow>
<dataflow id="8932" from="lshr_ln54_133" to="trunc_ln54_155" fromId="2828" toId="2829">
</dataflow>
<dataflow id="8933" from="trunc_ln54_155" to="bitcast_ln54_180" fromId="2829" toId="2830">
</dataflow>
<dataflow id="8934" from="llike_1_addr_124" to="llike_1_load_93" fromId="2757" toId="2831">
</dataflow>
<dataflow id="8935" from="shl_ln1" to="zext_ln54_209" fromId="161" toId="2832">
</dataflow>
<dataflow id="8936" from="llike_1_load_93" to="lshr_ln54_134" fromId="2831" toId="2833">
</dataflow>
<dataflow id="8937" from="zext_ln54_209" to="lshr_ln54_134" fromId="2832" toId="2833">
</dataflow>
<dataflow id="8938" from="lshr_ln54_134" to="trunc_ln54_156" fromId="2833" toId="2834">
</dataflow>
<dataflow id="8939" from="trunc_ln54_156" to="bitcast_ln54_181" fromId="2834" toId="2835">
</dataflow>
<dataflow id="8940" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_520" fromId="3700" toId="2836">
</dataflow>
<dataflow id="8941" from="bitcast_ln54_180" to="tmp_520" fromId="2830" toId="2836">
</dataflow>
<dataflow id="8942" from="bitcast_ln54_181" to="tmp_520" fromId="2835" toId="2836">
</dataflow>
<dataflow id="8943" from="tmp_12" to="tmp_520" fromId="120" toId="2836">
</dataflow>
<dataflow id="8944" from="llike_addr_125" to="llike_load_93" fromId="2800" toId="2837">
</dataflow>
<dataflow id="8945" from="llike_1_addr_125" to="llike_1_load_94" fromId="2801" toId="2838">
</dataflow>
<dataflow id="8946" from="tmp_s" to="or_ln54_61" fromId="148" toId="2839">
</dataflow>
<dataflow id="8948" from="StgValue_8947" to="or_ln54_61" fromId="8947" toId="2839">
</dataflow>
<dataflow id="8949" from="or_ln54_61" to="zext_ln54_70" fromId="2839" toId="2840">
</dataflow>
<dataflow id="8950" from="llike" to="llike_addr_126" fromId="3443" toId="2841">
</dataflow>
<dataflow id="8951" from="StgValue_3576" to="llike_addr_126" fromId="3576" toId="2841">
</dataflow>
<dataflow id="8952" from="zext_ln54_70" to="llike_addr_126" fromId="2840" toId="2841">
</dataflow>
<dataflow id="8953" from="llike_1" to="llike_1_addr_126" fromId="3444" toId="2842">
</dataflow>
<dataflow id="8954" from="StgValue_3576" to="llike_1_addr_126" fromId="3576" toId="2842">
</dataflow>
<dataflow id="8955" from="zext_ln54_70" to="llike_1_addr_126" fromId="2840" toId="2842">
</dataflow>
<dataflow id="8956" from="p_114" to="bitcast_ln55_104" fromId="2732" toId="2843">
</dataflow>
<dataflow id="8957" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_505" fromId="4538" toId="2844">
</dataflow>
<dataflow id="8958" from="bitcast_ln55_104" to="tmp_505" fromId="2843" toId="2844">
</dataflow>
<dataflow id="8959" from="StgValue_4541" to="tmp_505" fromId="4541" toId="2844">
</dataflow>
<dataflow id="8960" from="StgValue_4543" to="tmp_505" fromId="4543" toId="2844">
</dataflow>
<dataflow id="8961" from="bitcast_ln55_104" to="trunc_ln55_104" fromId="2843" toId="2845">
</dataflow>
<dataflow id="8962" from="min_p_231" to="bitcast_ln55_105" fromId="2817" toId="2846">
</dataflow>
<dataflow id="8963" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_506" fromId="4538" toId="2847">
</dataflow>
<dataflow id="8964" from="bitcast_ln55_105" to="tmp_506" fromId="2846" toId="2847">
</dataflow>
<dataflow id="8965" from="StgValue_4541" to="tmp_506" fromId="4541" toId="2847">
</dataflow>
<dataflow id="8966" from="StgValue_4543" to="tmp_506" fromId="4543" toId="2847">
</dataflow>
<dataflow id="8967" from="bitcast_ln55_105" to="trunc_ln55_105" fromId="2846" toId="2848">
</dataflow>
<dataflow id="8968" from="tmp_505" to="icmp_ln55_208" fromId="2844" toId="2849">
</dataflow>
<dataflow id="8969" from="StgValue_4553" to="icmp_ln55_208" fromId="4553" toId="2849">
</dataflow>
<dataflow id="8970" from="trunc_ln55_104" to="icmp_ln55_209" fromId="2845" toId="2850">
</dataflow>
<dataflow id="8971" from="StgValue_4556" to="icmp_ln55_209" fromId="4556" toId="2850">
</dataflow>
<dataflow id="8972" from="icmp_ln55_209" to="or_ln55_135" fromId="2850" toId="2851">
</dataflow>
<dataflow id="8973" from="icmp_ln55_208" to="or_ln55_135" fromId="2849" toId="2851">
</dataflow>
<dataflow id="8974" from="tmp_506" to="icmp_ln55_210" fromId="2847" toId="2852">
</dataflow>
<dataflow id="8975" from="StgValue_4553" to="icmp_ln55_210" fromId="4553" toId="2852">
</dataflow>
<dataflow id="8976" from="trunc_ln55_105" to="icmp_ln55_211" fromId="2848" toId="2853">
</dataflow>
<dataflow id="8977" from="StgValue_4556" to="icmp_ln55_211" fromId="4556" toId="2853">
</dataflow>
<dataflow id="8978" from="icmp_ln55_211" to="or_ln55_136" fromId="2853" toId="2854">
</dataflow>
<dataflow id="8979" from="icmp_ln55_210" to="or_ln55_136" fromId="2852" toId="2854">
</dataflow>
<dataflow id="8980" from="or_ln55_135" to="and_ln55_104" fromId="2851" toId="2855">
</dataflow>
<dataflow id="8981" from="or_ln55_136" to="and_ln55_104" fromId="2854" toId="2855">
</dataflow>
<dataflow id="8982" from="p_114" to="tmp_507" fromId="2732" toId="2856">
</dataflow>
<dataflow id="8983" from="min_p_231" to="tmp_507" fromId="2817" toId="2856">
</dataflow>
<dataflow id="8984" from="and_ln55_104" to="and_ln55_105" fromId="2855" toId="2857">
</dataflow>
<dataflow id="8985" from="tmp_507" to="and_ln55_105" fromId="2856" toId="2857">
</dataflow>
<dataflow id="8986" from="and_ln55_105" to="min_p_233" fromId="2857" toId="2858">
</dataflow>
<dataflow id="8987" from="p_114" to="min_p_233" fromId="2732" toId="2858">
</dataflow>
<dataflow id="8988" from="min_p_231" to="min_p_233" fromId="2817" toId="2858">
</dataflow>
<dataflow id="8989" from="p_115" to="tmp_513" fromId="2778" toId="2859">
</dataflow>
<dataflow id="8990" from="min_p_233" to="tmp_513" fromId="2858" toId="2859">
</dataflow>
<dataflow id="8991" from="tmp_504" to="p_117" fromId="2664" toId="2860">
</dataflow>
<dataflow id="8992" from="bitcast_ln54_170" to="p_117" fromId="2696" toId="2860">
</dataflow>
<dataflow id="8993" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2861">
</dataflow>
<dataflow id="8994" from="p_117" to="specfucore_ln8" fromId="2860" toId="2861">
</dataflow>
<dataflow id="8995" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2861">
</dataflow>
<dataflow id="8996" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2861">
</dataflow>
<dataflow id="8997" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2861">
</dataflow>
<dataflow id="8998" from="tmp_508" to="p_118" fromId="2708" toId="2862">
</dataflow>
<dataflow id="8999" from="bitcast_ln54_173" to="p_118" fromId="2737" toId="2862">
</dataflow>
<dataflow id="9000" from="tmp_512" to="p_119" fromId="2749" toId="2863">
</dataflow>
<dataflow id="9001" from="bitcast_ln54_176" to="p_119" fromId="2783" toId="2863">
</dataflow>
<dataflow id="9002" from="tmp_516" to="p_120" fromId="2795" toId="2864">
</dataflow>
<dataflow id="9003" from="bitcast_ln54_179" to="p_120" fromId="2824" toId="2864">
</dataflow>
<dataflow id="9004" from="tmp_539" to="bitcast_ln54_182" fromId="654" toId="2865">
</dataflow>
<dataflow id="9005" from="tmp_520" to="p_121" fromId="2836" toId="2866">
</dataflow>
<dataflow id="9006" from="bitcast_ln54_182" to="p_121" fromId="2865" toId="2866">
</dataflow>
<dataflow id="9007" from="llike_addr_125" to="llike_load_93" fromId="2800" toId="2867">
</dataflow>
<dataflow id="9008" from="shl_ln1" to="zext_ln54_210" fromId="161" toId="2868">
</dataflow>
<dataflow id="9009" from="llike_load_93" to="lshr_ln54_135" fromId="2867" toId="2869">
</dataflow>
<dataflow id="9010" from="zext_ln54_210" to="lshr_ln54_135" fromId="2868" toId="2869">
</dataflow>
<dataflow id="9011" from="lshr_ln54_135" to="trunc_ln54_157" fromId="2869" toId="2870">
</dataflow>
<dataflow id="9012" from="trunc_ln54_157" to="bitcast_ln54_183" fromId="2870" toId="2871">
</dataflow>
<dataflow id="9013" from="llike_1_addr_125" to="llike_1_load_94" fromId="2801" toId="2872">
</dataflow>
<dataflow id="9014" from="shl_ln1" to="zext_ln54_211" fromId="161" toId="2873">
</dataflow>
<dataflow id="9015" from="llike_1_load_94" to="lshr_ln54_136" fromId="2872" toId="2874">
</dataflow>
<dataflow id="9016" from="zext_ln54_211" to="lshr_ln54_136" fromId="2873" toId="2874">
</dataflow>
<dataflow id="9017" from="lshr_ln54_136" to="trunc_ln54_158" fromId="2874" toId="2875">
</dataflow>
<dataflow id="9018" from="trunc_ln54_158" to="bitcast_ln54_184" fromId="2875" toId="2876">
</dataflow>
<dataflow id="9019" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_524" fromId="3700" toId="2877">
</dataflow>
<dataflow id="9020" from="bitcast_ln54_183" to="tmp_524" fromId="2871" toId="2877">
</dataflow>
<dataflow id="9021" from="bitcast_ln54_184" to="tmp_524" fromId="2876" toId="2877">
</dataflow>
<dataflow id="9022" from="tmp_12" to="tmp_524" fromId="120" toId="2877">
</dataflow>
<dataflow id="9023" from="llike_addr_126" to="llike_load_94" fromId="2841" toId="2878">
</dataflow>
<dataflow id="9024" from="llike_1_addr_126" to="llike_1_load_95" fromId="2842" toId="2879">
</dataflow>
<dataflow id="9025" from="tmp_s" to="or_ln54_62" fromId="148" toId="2880">
</dataflow>
<dataflow id="9027" from="StgValue_9026" to="or_ln54_62" fromId="9026" toId="2880">
</dataflow>
<dataflow id="9028" from="or_ln54_62" to="zext_ln54_71" fromId="2880" toId="2881">
</dataflow>
<dataflow id="9029" from="llike" to="llike_addr_127" fromId="3443" toId="2882">
</dataflow>
<dataflow id="9030" from="StgValue_3576" to="llike_addr_127" fromId="3576" toId="2882">
</dataflow>
<dataflow id="9031" from="zext_ln54_71" to="llike_addr_127" fromId="2881" toId="2882">
</dataflow>
<dataflow id="9032" from="llike_1" to="llike_1_addr_127" fromId="3444" toId="2883">
</dataflow>
<dataflow id="9033" from="StgValue_3576" to="llike_1_addr_127" fromId="3576" toId="2883">
</dataflow>
<dataflow id="9034" from="zext_ln54_71" to="llike_1_addr_127" fromId="2881" toId="2883">
</dataflow>
<dataflow id="9035" from="p_115" to="bitcast_ln55_106" fromId="2778" toId="2884">
</dataflow>
<dataflow id="9036" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_510" fromId="4538" toId="2885">
</dataflow>
<dataflow id="9037" from="bitcast_ln55_106" to="tmp_510" fromId="2884" toId="2885">
</dataflow>
<dataflow id="9038" from="StgValue_4541" to="tmp_510" fromId="4541" toId="2885">
</dataflow>
<dataflow id="9039" from="StgValue_4543" to="tmp_510" fromId="4543" toId="2885">
</dataflow>
<dataflow id="9040" from="bitcast_ln55_106" to="trunc_ln55_106" fromId="2884" toId="2886">
</dataflow>
<dataflow id="9041" from="min_p_233" to="bitcast_ln55_107" fromId="2858" toId="2887">
</dataflow>
<dataflow id="9042" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_511" fromId="4538" toId="2888">
</dataflow>
<dataflow id="9043" from="bitcast_ln55_107" to="tmp_511" fromId="2887" toId="2888">
</dataflow>
<dataflow id="9044" from="StgValue_4541" to="tmp_511" fromId="4541" toId="2888">
</dataflow>
<dataflow id="9045" from="StgValue_4543" to="tmp_511" fromId="4543" toId="2888">
</dataflow>
<dataflow id="9046" from="bitcast_ln55_107" to="trunc_ln55_107" fromId="2887" toId="2889">
</dataflow>
<dataflow id="9047" from="tmp_510" to="icmp_ln55_212" fromId="2885" toId="2890">
</dataflow>
<dataflow id="9048" from="StgValue_4553" to="icmp_ln55_212" fromId="4553" toId="2890">
</dataflow>
<dataflow id="9049" from="trunc_ln55_106" to="icmp_ln55_213" fromId="2886" toId="2891">
</dataflow>
<dataflow id="9050" from="StgValue_4556" to="icmp_ln55_213" fromId="4556" toId="2891">
</dataflow>
<dataflow id="9051" from="icmp_ln55_213" to="or_ln55_137" fromId="2891" toId="2892">
</dataflow>
<dataflow id="9052" from="icmp_ln55_212" to="or_ln55_137" fromId="2890" toId="2892">
</dataflow>
<dataflow id="9053" from="tmp_511" to="icmp_ln55_214" fromId="2888" toId="2893">
</dataflow>
<dataflow id="9054" from="StgValue_4553" to="icmp_ln55_214" fromId="4553" toId="2893">
</dataflow>
<dataflow id="9055" from="trunc_ln55_107" to="icmp_ln55_215" fromId="2889" toId="2894">
</dataflow>
<dataflow id="9056" from="StgValue_4556" to="icmp_ln55_215" fromId="4556" toId="2894">
</dataflow>
<dataflow id="9057" from="icmp_ln55_215" to="or_ln55_138" fromId="2894" toId="2895">
</dataflow>
<dataflow id="9058" from="icmp_ln55_214" to="or_ln55_138" fromId="2893" toId="2895">
</dataflow>
<dataflow id="9059" from="or_ln55_137" to="and_ln55_106" fromId="2892" toId="2896">
</dataflow>
<dataflow id="9060" from="or_ln55_138" to="and_ln55_106" fromId="2895" toId="2896">
</dataflow>
<dataflow id="9061" from="p_115" to="tmp_513" fromId="2778" toId="2897">
</dataflow>
<dataflow id="9062" from="min_p_233" to="tmp_513" fromId="2858" toId="2897">
</dataflow>
<dataflow id="9063" from="and_ln55_106" to="and_ln55_107" fromId="2896" toId="2898">
</dataflow>
<dataflow id="9064" from="tmp_513" to="and_ln55_107" fromId="2897" toId="2898">
</dataflow>
<dataflow id="9065" from="and_ln55_107" to="min_p_235" fromId="2898" toId="2899">
</dataflow>
<dataflow id="9066" from="p_115" to="min_p_235" fromId="2778" toId="2899">
</dataflow>
<dataflow id="9067" from="min_p_233" to="min_p_235" fromId="2858" toId="2899">
</dataflow>
<dataflow id="9068" from="p_116" to="tmp_518" fromId="2819" toId="2900">
</dataflow>
<dataflow id="9069" from="min_p_235" to="tmp_518" fromId="2899" toId="2900">
</dataflow>
<dataflow id="9070" from="tmp_508" to="p_118" fromId="2708" toId="2901">
</dataflow>
<dataflow id="9071" from="bitcast_ln54_173" to="p_118" fromId="2737" toId="2901">
</dataflow>
<dataflow id="9072" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2902">
</dataflow>
<dataflow id="9073" from="p_118" to="specfucore_ln8" fromId="2901" toId="2902">
</dataflow>
<dataflow id="9074" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2902">
</dataflow>
<dataflow id="9075" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2902">
</dataflow>
<dataflow id="9076" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2902">
</dataflow>
<dataflow id="9077" from="tmp_512" to="p_119" fromId="2749" toId="2903">
</dataflow>
<dataflow id="9078" from="bitcast_ln54_176" to="p_119" fromId="2783" toId="2903">
</dataflow>
<dataflow id="9079" from="tmp_516" to="p_120" fromId="2795" toId="2904">
</dataflow>
<dataflow id="9080" from="bitcast_ln54_179" to="p_120" fromId="2824" toId="2904">
</dataflow>
<dataflow id="9081" from="tmp_520" to="p_121" fromId="2836" toId="2905">
</dataflow>
<dataflow id="9082" from="bitcast_ln54_182" to="p_121" fromId="2865" toId="2905">
</dataflow>
<dataflow id="9083" from="tmp_524" to="p_122" fromId="2877" toId="2906">
</dataflow>
<dataflow id="9084" from="tmp_526" to="p_122" fromId="595" toId="2906">
</dataflow>
<dataflow id="9085" from="llike_addr_126" to="llike_load_94" fromId="2841" toId="2907">
</dataflow>
<dataflow id="9086" from="shl_ln1" to="zext_ln54_212" fromId="161" toId="2908">
</dataflow>
<dataflow id="9087" from="llike_load_94" to="lshr_ln54_137" fromId="2907" toId="2909">
</dataflow>
<dataflow id="9088" from="zext_ln54_212" to="lshr_ln54_137" fromId="2908" toId="2909">
</dataflow>
<dataflow id="9089" from="lshr_ln54_137" to="trunc_ln54_159" fromId="2909" toId="2910">
</dataflow>
<dataflow id="9090" from="trunc_ln54_159" to="bitcast_ln54_185" fromId="2910" toId="2911">
</dataflow>
<dataflow id="9091" from="llike_1_addr_126" to="llike_1_load_95" fromId="2842" toId="2912">
</dataflow>
<dataflow id="9092" from="shl_ln1" to="zext_ln54_213" fromId="161" toId="2913">
</dataflow>
<dataflow id="9093" from="llike_1_load_95" to="lshr_ln54_138" fromId="2912" toId="2914">
</dataflow>
<dataflow id="9094" from="zext_ln54_213" to="lshr_ln54_138" fromId="2913" toId="2914">
</dataflow>
<dataflow id="9095" from="lshr_ln54_138" to="trunc_ln54_160" fromId="2914" toId="2915">
</dataflow>
<dataflow id="9096" from="trunc_ln54_160" to="bitcast_ln54_186" fromId="2915" toId="2916">
</dataflow>
<dataflow id="9097" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_529" fromId="3700" toId="2917">
</dataflow>
<dataflow id="9098" from="bitcast_ln54_185" to="tmp_529" fromId="2911" toId="2917">
</dataflow>
<dataflow id="9099" from="bitcast_ln54_186" to="tmp_529" fromId="2916" toId="2917">
</dataflow>
<dataflow id="9100" from="tmp_12" to="tmp_529" fromId="120" toId="2917">
</dataflow>
<dataflow id="9101" from="llike_addr_127" to="llike_load_95" fromId="2882" toId="2918">
</dataflow>
<dataflow id="9102" from="llike_1_addr_127" to="llike_1_load_96" fromId="2883" toId="2919">
</dataflow>
<dataflow id="9103" from="p_116" to="bitcast_ln55_108" fromId="2819" toId="2920">
</dataflow>
<dataflow id="9104" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_515" fromId="4538" toId="2921">
</dataflow>
<dataflow id="9105" from="bitcast_ln55_108" to="tmp_515" fromId="2920" toId="2921">
</dataflow>
<dataflow id="9106" from="StgValue_4541" to="tmp_515" fromId="4541" toId="2921">
</dataflow>
<dataflow id="9107" from="StgValue_4543" to="tmp_515" fromId="4543" toId="2921">
</dataflow>
<dataflow id="9108" from="bitcast_ln55_108" to="trunc_ln55_108" fromId="2920" toId="2922">
</dataflow>
<dataflow id="9109" from="min_p_235" to="bitcast_ln55_109" fromId="2899" toId="2923">
</dataflow>
<dataflow id="9110" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_517" fromId="4538" toId="2924">
</dataflow>
<dataflow id="9111" from="bitcast_ln55_109" to="tmp_517" fromId="2923" toId="2924">
</dataflow>
<dataflow id="9112" from="StgValue_4541" to="tmp_517" fromId="4541" toId="2924">
</dataflow>
<dataflow id="9113" from="StgValue_4543" to="tmp_517" fromId="4543" toId="2924">
</dataflow>
<dataflow id="9114" from="bitcast_ln55_109" to="trunc_ln55_109" fromId="2923" toId="2925">
</dataflow>
<dataflow id="9115" from="tmp_515" to="icmp_ln55_216" fromId="2921" toId="2926">
</dataflow>
<dataflow id="9116" from="StgValue_4553" to="icmp_ln55_216" fromId="4553" toId="2926">
</dataflow>
<dataflow id="9117" from="trunc_ln55_108" to="icmp_ln55_217" fromId="2922" toId="2927">
</dataflow>
<dataflow id="9118" from="StgValue_4556" to="icmp_ln55_217" fromId="4556" toId="2927">
</dataflow>
<dataflow id="9119" from="icmp_ln55_217" to="or_ln55_139" fromId="2927" toId="2928">
</dataflow>
<dataflow id="9120" from="icmp_ln55_216" to="or_ln55_139" fromId="2926" toId="2928">
</dataflow>
<dataflow id="9121" from="tmp_517" to="icmp_ln55_218" fromId="2924" toId="2929">
</dataflow>
<dataflow id="9122" from="StgValue_4553" to="icmp_ln55_218" fromId="4553" toId="2929">
</dataflow>
<dataflow id="9123" from="trunc_ln55_109" to="icmp_ln55_219" fromId="2925" toId="2930">
</dataflow>
<dataflow id="9124" from="StgValue_4556" to="icmp_ln55_219" fromId="4556" toId="2930">
</dataflow>
<dataflow id="9125" from="icmp_ln55_219" to="or_ln55_140" fromId="2930" toId="2931">
</dataflow>
<dataflow id="9126" from="icmp_ln55_218" to="or_ln55_140" fromId="2929" toId="2931">
</dataflow>
<dataflow id="9127" from="or_ln55_139" to="and_ln55_108" fromId="2928" toId="2932">
</dataflow>
<dataflow id="9128" from="or_ln55_140" to="and_ln55_108" fromId="2931" toId="2932">
</dataflow>
<dataflow id="9129" from="p_116" to="tmp_518" fromId="2819" toId="2933">
</dataflow>
<dataflow id="9130" from="min_p_235" to="tmp_518" fromId="2899" toId="2933">
</dataflow>
<dataflow id="9131" from="and_ln55_108" to="and_ln55_109" fromId="2932" toId="2934">
</dataflow>
<dataflow id="9132" from="tmp_518" to="and_ln55_109" fromId="2933" toId="2934">
</dataflow>
<dataflow id="9133" from="and_ln55_109" to="min_p_237" fromId="2934" toId="2935">
</dataflow>
<dataflow id="9134" from="p_116" to="min_p_237" fromId="2819" toId="2935">
</dataflow>
<dataflow id="9135" from="min_p_235" to="min_p_237" fromId="2899" toId="2935">
</dataflow>
<dataflow id="9136" from="p_117" to="tmp_523" fromId="2860" toId="2936">
</dataflow>
<dataflow id="9137" from="min_p_237" to="tmp_523" fromId="2935" toId="2936">
</dataflow>
<dataflow id="9138" from="tmp_512" to="p_119" fromId="2749" toId="2937">
</dataflow>
<dataflow id="9139" from="bitcast_ln54_176" to="p_119" fromId="2783" toId="2937">
</dataflow>
<dataflow id="9140" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2938">
</dataflow>
<dataflow id="9141" from="p_119" to="specfucore_ln8" fromId="2937" toId="2938">
</dataflow>
<dataflow id="9142" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2938">
</dataflow>
<dataflow id="9143" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2938">
</dataflow>
<dataflow id="9144" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2938">
</dataflow>
<dataflow id="9145" from="tmp_516" to="p_120" fromId="2795" toId="2939">
</dataflow>
<dataflow id="9146" from="bitcast_ln54_179" to="p_120" fromId="2824" toId="2939">
</dataflow>
<dataflow id="9147" from="tmp_520" to="p_121" fromId="2836" toId="2940">
</dataflow>
<dataflow id="9148" from="bitcast_ln54_182" to="p_121" fromId="2865" toId="2940">
</dataflow>
<dataflow id="9149" from="tmp_524" to="p_122" fromId="2877" toId="2941">
</dataflow>
<dataflow id="9150" from="tmp_526" to="p_122" fromId="595" toId="2941">
</dataflow>
<dataflow id="9151" from="tmp_529" to="p_123" fromId="2917" toId="2942">
</dataflow>
<dataflow id="9152" from="tmp_531" to="p_123" fromId="708" toId="2942">
</dataflow>
<dataflow id="9153" from="llike_addr_127" to="llike_load_95" fromId="2882" toId="2943">
</dataflow>
<dataflow id="9154" from="shl_ln1" to="zext_ln54_214" fromId="161" toId="2944">
</dataflow>
<dataflow id="9155" from="llike_load_95" to="lshr_ln54_139" fromId="2943" toId="2945">
</dataflow>
<dataflow id="9156" from="zext_ln54_214" to="lshr_ln54_139" fromId="2944" toId="2945">
</dataflow>
<dataflow id="9157" from="lshr_ln54_139" to="trunc_ln54_161" fromId="2945" toId="2946">
</dataflow>
<dataflow id="9158" from="trunc_ln54_161" to="bitcast_ln54_187" fromId="2946" toId="2947">
</dataflow>
<dataflow id="9159" from="llike_1_addr_127" to="llike_1_load_96" fromId="2883" toId="2948">
</dataflow>
<dataflow id="9160" from="shl_ln1" to="zext_ln54_215" fromId="161" toId="2949">
</dataflow>
<dataflow id="9161" from="llike_1_load_96" to="lshr_ln54_140" fromId="2948" toId="2950">
</dataflow>
<dataflow id="9162" from="zext_ln54_215" to="lshr_ln54_140" fromId="2949" toId="2950">
</dataflow>
<dataflow id="9163" from="lshr_ln54_140" to="trunc_ln54_162" fromId="2950" toId="2951">
</dataflow>
<dataflow id="9164" from="trunc_ln54_162" to="bitcast_ln54_188" fromId="2951" toId="2952">
</dataflow>
<dataflow id="9165" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_534" fromId="3700" toId="2953">
</dataflow>
<dataflow id="9166" from="bitcast_ln54_187" to="tmp_534" fromId="2947" toId="2953">
</dataflow>
<dataflow id="9167" from="bitcast_ln54_188" to="tmp_534" fromId="2952" toId="2953">
</dataflow>
<dataflow id="9168" from="tmp_12" to="tmp_534" fromId="120" toId="2953">
</dataflow>
<dataflow id="9169" from="p_117" to="bitcast_ln55_110" fromId="2860" toId="2954">
</dataflow>
<dataflow id="9170" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_521" fromId="4538" toId="2955">
</dataflow>
<dataflow id="9171" from="bitcast_ln55_110" to="tmp_521" fromId="2954" toId="2955">
</dataflow>
<dataflow id="9172" from="StgValue_4541" to="tmp_521" fromId="4541" toId="2955">
</dataflow>
<dataflow id="9173" from="StgValue_4543" to="tmp_521" fromId="4543" toId="2955">
</dataflow>
<dataflow id="9174" from="bitcast_ln55_110" to="trunc_ln55_110" fromId="2954" toId="2956">
</dataflow>
<dataflow id="9175" from="min_p_237" to="bitcast_ln55_111" fromId="2935" toId="2957">
</dataflow>
<dataflow id="9176" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_522" fromId="4538" toId="2958">
</dataflow>
<dataflow id="9177" from="bitcast_ln55_111" to="tmp_522" fromId="2957" toId="2958">
</dataflow>
<dataflow id="9178" from="StgValue_4541" to="tmp_522" fromId="4541" toId="2958">
</dataflow>
<dataflow id="9179" from="StgValue_4543" to="tmp_522" fromId="4543" toId="2958">
</dataflow>
<dataflow id="9180" from="bitcast_ln55_111" to="trunc_ln55_111" fromId="2957" toId="2959">
</dataflow>
<dataflow id="9181" from="tmp_521" to="icmp_ln55_220" fromId="2955" toId="2960">
</dataflow>
<dataflow id="9182" from="StgValue_4553" to="icmp_ln55_220" fromId="4553" toId="2960">
</dataflow>
<dataflow id="9183" from="trunc_ln55_110" to="icmp_ln55_221" fromId="2956" toId="2961">
</dataflow>
<dataflow id="9184" from="StgValue_4556" to="icmp_ln55_221" fromId="4556" toId="2961">
</dataflow>
<dataflow id="9185" from="icmp_ln55_221" to="or_ln55_141" fromId="2961" toId="2962">
</dataflow>
<dataflow id="9186" from="icmp_ln55_220" to="or_ln55_141" fromId="2960" toId="2962">
</dataflow>
<dataflow id="9187" from="tmp_522" to="icmp_ln55_222" fromId="2958" toId="2963">
</dataflow>
<dataflow id="9188" from="StgValue_4553" to="icmp_ln55_222" fromId="4553" toId="2963">
</dataflow>
<dataflow id="9189" from="trunc_ln55_111" to="icmp_ln55_223" fromId="2959" toId="2964">
</dataflow>
<dataflow id="9190" from="StgValue_4556" to="icmp_ln55_223" fromId="4556" toId="2964">
</dataflow>
<dataflow id="9191" from="icmp_ln55_223" to="or_ln55_142" fromId="2964" toId="2965">
</dataflow>
<dataflow id="9192" from="icmp_ln55_222" to="or_ln55_142" fromId="2963" toId="2965">
</dataflow>
<dataflow id="9193" from="or_ln55_141" to="and_ln55_110" fromId="2962" toId="2966">
</dataflow>
<dataflow id="9194" from="or_ln55_142" to="and_ln55_110" fromId="2965" toId="2966">
</dataflow>
<dataflow id="9195" from="p_117" to="tmp_523" fromId="2860" toId="2967">
</dataflow>
<dataflow id="9196" from="min_p_237" to="tmp_523" fromId="2935" toId="2967">
</dataflow>
<dataflow id="9197" from="and_ln55_110" to="and_ln55_111" fromId="2966" toId="2968">
</dataflow>
<dataflow id="9198" from="tmp_523" to="and_ln55_111" fromId="2967" toId="2968">
</dataflow>
<dataflow id="9199" from="and_ln55_111" to="min_p_239" fromId="2968" toId="2969">
</dataflow>
<dataflow id="9200" from="p_117" to="min_p_239" fromId="2860" toId="2969">
</dataflow>
<dataflow id="9201" from="min_p_237" to="min_p_239" fromId="2935" toId="2969">
</dataflow>
<dataflow id="9202" from="p_118" to="tmp_528" fromId="2901" toId="2970">
</dataflow>
<dataflow id="9203" from="min_p_239" to="tmp_528" fromId="2969" toId="2970">
</dataflow>
<dataflow id="9204" from="tmp_516" to="p_120" fromId="2795" toId="2971">
</dataflow>
<dataflow id="9205" from="bitcast_ln54_179" to="p_120" fromId="2824" toId="2971">
</dataflow>
<dataflow id="9206" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2972">
</dataflow>
<dataflow id="9207" from="p_120" to="specfucore_ln8" fromId="2971" toId="2972">
</dataflow>
<dataflow id="9208" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2972">
</dataflow>
<dataflow id="9209" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2972">
</dataflow>
<dataflow id="9210" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2972">
</dataflow>
<dataflow id="9211" from="tmp_520" to="p_121" fromId="2836" toId="2973">
</dataflow>
<dataflow id="9212" from="bitcast_ln54_182" to="p_121" fromId="2865" toId="2973">
</dataflow>
<dataflow id="9213" from="tmp_524" to="p_122" fromId="2877" toId="2974">
</dataflow>
<dataflow id="9214" from="tmp_526" to="p_122" fromId="595" toId="2974">
</dataflow>
<dataflow id="9215" from="tmp_529" to="p_123" fromId="2917" toId="2975">
</dataflow>
<dataflow id="9216" from="tmp_531" to="p_123" fromId="708" toId="2975">
</dataflow>
<dataflow id="9217" from="tmp_534" to="p_124" fromId="2953" toId="2976">
</dataflow>
<dataflow id="9218" from="tmp_536" to="p_124" fromId="709" toId="2976">
</dataflow>
<dataflow id="9219" from="p_118" to="bitcast_ln55_112" fromId="2901" toId="2977">
</dataflow>
<dataflow id="9220" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_525" fromId="4538" toId="2978">
</dataflow>
<dataflow id="9221" from="bitcast_ln55_112" to="tmp_525" fromId="2977" toId="2978">
</dataflow>
<dataflow id="9222" from="StgValue_4541" to="tmp_525" fromId="4541" toId="2978">
</dataflow>
<dataflow id="9223" from="StgValue_4543" to="tmp_525" fromId="4543" toId="2978">
</dataflow>
<dataflow id="9224" from="bitcast_ln55_112" to="trunc_ln55_112" fromId="2977" toId="2979">
</dataflow>
<dataflow id="9225" from="min_p_239" to="bitcast_ln55_113" fromId="2969" toId="2980">
</dataflow>
<dataflow id="9226" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_527" fromId="4538" toId="2981">
</dataflow>
<dataflow id="9227" from="bitcast_ln55_113" to="tmp_527" fromId="2980" toId="2981">
</dataflow>
<dataflow id="9228" from="StgValue_4541" to="tmp_527" fromId="4541" toId="2981">
</dataflow>
<dataflow id="9229" from="StgValue_4543" to="tmp_527" fromId="4543" toId="2981">
</dataflow>
<dataflow id="9230" from="bitcast_ln55_113" to="trunc_ln55_113" fromId="2980" toId="2982">
</dataflow>
<dataflow id="9231" from="tmp_525" to="icmp_ln55_224" fromId="2978" toId="2983">
</dataflow>
<dataflow id="9232" from="StgValue_4553" to="icmp_ln55_224" fromId="4553" toId="2983">
</dataflow>
<dataflow id="9233" from="trunc_ln55_112" to="icmp_ln55_225" fromId="2979" toId="2984">
</dataflow>
<dataflow id="9234" from="StgValue_4556" to="icmp_ln55_225" fromId="4556" toId="2984">
</dataflow>
<dataflow id="9235" from="icmp_ln55_225" to="or_ln55_143" fromId="2984" toId="2985">
</dataflow>
<dataflow id="9236" from="icmp_ln55_224" to="or_ln55_143" fromId="2983" toId="2985">
</dataflow>
<dataflow id="9237" from="tmp_527" to="icmp_ln55_226" fromId="2981" toId="2986">
</dataflow>
<dataflow id="9238" from="StgValue_4553" to="icmp_ln55_226" fromId="4553" toId="2986">
</dataflow>
<dataflow id="9239" from="trunc_ln55_113" to="icmp_ln55_227" fromId="2982" toId="2987">
</dataflow>
<dataflow id="9240" from="StgValue_4556" to="icmp_ln55_227" fromId="4556" toId="2987">
</dataflow>
<dataflow id="9241" from="icmp_ln55_227" to="or_ln55_144" fromId="2987" toId="2988">
</dataflow>
<dataflow id="9242" from="icmp_ln55_226" to="or_ln55_144" fromId="2986" toId="2988">
</dataflow>
<dataflow id="9243" from="or_ln55_143" to="and_ln55_112" fromId="2985" toId="2989">
</dataflow>
<dataflow id="9244" from="or_ln55_144" to="and_ln55_112" fromId="2988" toId="2989">
</dataflow>
<dataflow id="9245" from="p_118" to="tmp_528" fromId="2901" toId="2990">
</dataflow>
<dataflow id="9246" from="min_p_239" to="tmp_528" fromId="2969" toId="2990">
</dataflow>
<dataflow id="9247" from="and_ln55_112" to="and_ln55_113" fromId="2989" toId="2991">
</dataflow>
<dataflow id="9248" from="tmp_528" to="and_ln55_113" fromId="2990" toId="2991">
</dataflow>
<dataflow id="9249" from="and_ln55_113" to="min_p_241" fromId="2991" toId="2992">
</dataflow>
<dataflow id="9250" from="p_118" to="min_p_241" fromId="2901" toId="2992">
</dataflow>
<dataflow id="9251" from="min_p_239" to="min_p_241" fromId="2969" toId="2992">
</dataflow>
<dataflow id="9252" from="p_119" to="tmp_533" fromId="2937" toId="2993">
</dataflow>
<dataflow id="9253" from="min_p_241" to="tmp_533" fromId="2992" toId="2993">
</dataflow>
<dataflow id="9254" from="tmp_520" to="p_121" fromId="2836" toId="2994">
</dataflow>
<dataflow id="9255" from="bitcast_ln54_182" to="p_121" fromId="2865" toId="2994">
</dataflow>
<dataflow id="9256" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="2995">
</dataflow>
<dataflow id="9257" from="p_121" to="specfucore_ln8" fromId="2994" toId="2995">
</dataflow>
<dataflow id="9258" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="2995">
</dataflow>
<dataflow id="9259" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="2995">
</dataflow>
<dataflow id="9260" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="2995">
</dataflow>
<dataflow id="9261" from="tmp_524" to="p_122" fromId="2877" toId="2996">
</dataflow>
<dataflow id="9262" from="tmp_526" to="p_122" fromId="595" toId="2996">
</dataflow>
<dataflow id="9263" from="tmp_529" to="p_123" fromId="2917" toId="2997">
</dataflow>
<dataflow id="9264" from="tmp_531" to="p_123" fromId="708" toId="2997">
</dataflow>
<dataflow id="9265" from="tmp_534" to="p_124" fromId="2953" toId="2998">
</dataflow>
<dataflow id="9266" from="tmp_536" to="p_124" fromId="709" toId="2998">
</dataflow>
<dataflow id="9267" from="p_119" to="bitcast_ln55_114" fromId="2937" toId="2999">
</dataflow>
<dataflow id="9268" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_530" fromId="4538" toId="3000">
</dataflow>
<dataflow id="9269" from="bitcast_ln55_114" to="tmp_530" fromId="2999" toId="3000">
</dataflow>
<dataflow id="9270" from="StgValue_4541" to="tmp_530" fromId="4541" toId="3000">
</dataflow>
<dataflow id="9271" from="StgValue_4543" to="tmp_530" fromId="4543" toId="3000">
</dataflow>
<dataflow id="9272" from="bitcast_ln55_114" to="trunc_ln55_114" fromId="2999" toId="3001">
</dataflow>
<dataflow id="9273" from="min_p_241" to="bitcast_ln55_115" fromId="2992" toId="3002">
</dataflow>
<dataflow id="9274" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_532" fromId="4538" toId="3003">
</dataflow>
<dataflow id="9275" from="bitcast_ln55_115" to="tmp_532" fromId="3002" toId="3003">
</dataflow>
<dataflow id="9276" from="StgValue_4541" to="tmp_532" fromId="4541" toId="3003">
</dataflow>
<dataflow id="9277" from="StgValue_4543" to="tmp_532" fromId="4543" toId="3003">
</dataflow>
<dataflow id="9278" from="bitcast_ln55_115" to="trunc_ln55_115" fromId="3002" toId="3004">
</dataflow>
<dataflow id="9279" from="tmp_530" to="icmp_ln55_228" fromId="3000" toId="3005">
</dataflow>
<dataflow id="9280" from="StgValue_4553" to="icmp_ln55_228" fromId="4553" toId="3005">
</dataflow>
<dataflow id="9281" from="trunc_ln55_114" to="icmp_ln55_229" fromId="3001" toId="3006">
</dataflow>
<dataflow id="9282" from="StgValue_4556" to="icmp_ln55_229" fromId="4556" toId="3006">
</dataflow>
<dataflow id="9283" from="icmp_ln55_229" to="or_ln55_145" fromId="3006" toId="3007">
</dataflow>
<dataflow id="9284" from="icmp_ln55_228" to="or_ln55_145" fromId="3005" toId="3007">
</dataflow>
<dataflow id="9285" from="tmp_532" to="icmp_ln55_230" fromId="3003" toId="3008">
</dataflow>
<dataflow id="9286" from="StgValue_4553" to="icmp_ln55_230" fromId="4553" toId="3008">
</dataflow>
<dataflow id="9287" from="trunc_ln55_115" to="icmp_ln55_231" fromId="3004" toId="3009">
</dataflow>
<dataflow id="9288" from="StgValue_4556" to="icmp_ln55_231" fromId="4556" toId="3009">
</dataflow>
<dataflow id="9289" from="icmp_ln55_231" to="or_ln55_146" fromId="3009" toId="3010">
</dataflow>
<dataflow id="9290" from="icmp_ln55_230" to="or_ln55_146" fromId="3008" toId="3010">
</dataflow>
<dataflow id="9291" from="or_ln55_145" to="and_ln55_114" fromId="3007" toId="3011">
</dataflow>
<dataflow id="9292" from="or_ln55_146" to="and_ln55_114" fromId="3010" toId="3011">
</dataflow>
<dataflow id="9293" from="p_119" to="tmp_533" fromId="2937" toId="3012">
</dataflow>
<dataflow id="9294" from="min_p_241" to="tmp_533" fromId="2992" toId="3012">
</dataflow>
<dataflow id="9295" from="and_ln55_114" to="and_ln55_115" fromId="3011" toId="3013">
</dataflow>
<dataflow id="9296" from="tmp_533" to="and_ln55_115" fromId="3012" toId="3013">
</dataflow>
<dataflow id="9297" from="and_ln55_115" to="min_p_243" fromId="3013" toId="3014">
</dataflow>
<dataflow id="9298" from="p_119" to="min_p_243" fromId="2937" toId="3014">
</dataflow>
<dataflow id="9299" from="min_p_241" to="min_p_243" fromId="2992" toId="3014">
</dataflow>
<dataflow id="9300" from="p_120" to="tmp_538" fromId="2971" toId="3015">
</dataflow>
<dataflow id="9301" from="min_p_243" to="tmp_538" fromId="3014" toId="3015">
</dataflow>
<dataflow id="9302" from="tmp_524" to="p_122" fromId="2877" toId="3016">
</dataflow>
<dataflow id="9303" from="tmp_526" to="p_122" fromId="595" toId="3016">
</dataflow>
<dataflow id="9304" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="3017">
</dataflow>
<dataflow id="9305" from="p_122" to="specfucore_ln8" fromId="3016" toId="3017">
</dataflow>
<dataflow id="9306" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="3017">
</dataflow>
<dataflow id="9307" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="3017">
</dataflow>
<dataflow id="9308" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="3017">
</dataflow>
<dataflow id="9309" from="tmp_529" to="p_123" fromId="2917" toId="3018">
</dataflow>
<dataflow id="9310" from="tmp_531" to="p_123" fromId="708" toId="3018">
</dataflow>
<dataflow id="9311" from="tmp_534" to="p_124" fromId="2953" toId="3019">
</dataflow>
<dataflow id="9312" from="tmp_536" to="p_124" fromId="709" toId="3019">
</dataflow>
<dataflow id="9313" from="p_120" to="bitcast_ln55_116" fromId="2971" toId="3020">
</dataflow>
<dataflow id="9314" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_535" fromId="4538" toId="3021">
</dataflow>
<dataflow id="9315" from="bitcast_ln55_116" to="tmp_535" fromId="3020" toId="3021">
</dataflow>
<dataflow id="9316" from="StgValue_4541" to="tmp_535" fromId="4541" toId="3021">
</dataflow>
<dataflow id="9317" from="StgValue_4543" to="tmp_535" fromId="4543" toId="3021">
</dataflow>
<dataflow id="9318" from="bitcast_ln55_116" to="trunc_ln55_116" fromId="3020" toId="3022">
</dataflow>
<dataflow id="9319" from="min_p_243" to="bitcast_ln55_117" fromId="3014" toId="3023">
</dataflow>
<dataflow id="9320" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_537" fromId="4538" toId="3024">
</dataflow>
<dataflow id="9321" from="bitcast_ln55_117" to="tmp_537" fromId="3023" toId="3024">
</dataflow>
<dataflow id="9322" from="StgValue_4541" to="tmp_537" fromId="4541" toId="3024">
</dataflow>
<dataflow id="9323" from="StgValue_4543" to="tmp_537" fromId="4543" toId="3024">
</dataflow>
<dataflow id="9324" from="bitcast_ln55_117" to="trunc_ln55_117" fromId="3023" toId="3025">
</dataflow>
<dataflow id="9325" from="tmp_535" to="icmp_ln55_232" fromId="3021" toId="3026">
</dataflow>
<dataflow id="9326" from="StgValue_4553" to="icmp_ln55_232" fromId="4553" toId="3026">
</dataflow>
<dataflow id="9327" from="trunc_ln55_116" to="icmp_ln55_233" fromId="3022" toId="3027">
</dataflow>
<dataflow id="9328" from="StgValue_4556" to="icmp_ln55_233" fromId="4556" toId="3027">
</dataflow>
<dataflow id="9329" from="icmp_ln55_233" to="or_ln55_147" fromId="3027" toId="3028">
</dataflow>
<dataflow id="9330" from="icmp_ln55_232" to="or_ln55_147" fromId="3026" toId="3028">
</dataflow>
<dataflow id="9331" from="tmp_537" to="icmp_ln55_234" fromId="3024" toId="3029">
</dataflow>
<dataflow id="9332" from="StgValue_4553" to="icmp_ln55_234" fromId="4553" toId="3029">
</dataflow>
<dataflow id="9333" from="trunc_ln55_117" to="icmp_ln55_235" fromId="3025" toId="3030">
</dataflow>
<dataflow id="9334" from="StgValue_4556" to="icmp_ln55_235" fromId="4556" toId="3030">
</dataflow>
<dataflow id="9335" from="icmp_ln55_235" to="or_ln55_148" fromId="3030" toId="3031">
</dataflow>
<dataflow id="9336" from="icmp_ln55_234" to="or_ln55_148" fromId="3029" toId="3031">
</dataflow>
<dataflow id="9337" from="or_ln55_147" to="and_ln55_116" fromId="3028" toId="3032">
</dataflow>
<dataflow id="9338" from="or_ln55_148" to="and_ln55_116" fromId="3031" toId="3032">
</dataflow>
<dataflow id="9339" from="p_120" to="tmp_538" fromId="2971" toId="3033">
</dataflow>
<dataflow id="9340" from="min_p_243" to="tmp_538" fromId="3014" toId="3033">
</dataflow>
<dataflow id="9341" from="and_ln55_116" to="and_ln55_117" fromId="3032" toId="3034">
</dataflow>
<dataflow id="9342" from="tmp_538" to="and_ln55_117" fromId="3033" toId="3034">
</dataflow>
<dataflow id="9343" from="and_ln55_117" to="min_p_245" fromId="3034" toId="3035">
</dataflow>
<dataflow id="9344" from="p_120" to="min_p_245" fromId="2971" toId="3035">
</dataflow>
<dataflow id="9345" from="min_p_243" to="min_p_245" fromId="3014" toId="3035">
</dataflow>
<dataflow id="9346" from="p_121" to="tmp_542" fromId="2994" toId="3036">
</dataflow>
<dataflow id="9347" from="min_p_245" to="tmp_542" fromId="3035" toId="3036">
</dataflow>
<dataflow id="9348" from="tmp_529" to="p_123" fromId="2917" toId="3037">
</dataflow>
<dataflow id="9349" from="tmp_531" to="p_123" fromId="708" toId="3037">
</dataflow>
<dataflow id="9350" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="3038">
</dataflow>
<dataflow id="9351" from="p_123" to="specfucore_ln8" fromId="3037" toId="3038">
</dataflow>
<dataflow id="9352" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="3038">
</dataflow>
<dataflow id="9353" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="3038">
</dataflow>
<dataflow id="9354" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="3038">
</dataflow>
<dataflow id="9355" from="tmp_534" to="p_124" fromId="2953" toId="3039">
</dataflow>
<dataflow id="9356" from="tmp_536" to="p_124" fromId="709" toId="3039">
</dataflow>
<dataflow id="9357" from="p_121" to="bitcast_ln55_118" fromId="2994" toId="3040">
</dataflow>
<dataflow id="9358" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_540" fromId="4538" toId="3041">
</dataflow>
<dataflow id="9359" from="bitcast_ln55_118" to="tmp_540" fromId="3040" toId="3041">
</dataflow>
<dataflow id="9360" from="StgValue_4541" to="tmp_540" fromId="4541" toId="3041">
</dataflow>
<dataflow id="9361" from="StgValue_4543" to="tmp_540" fromId="4543" toId="3041">
</dataflow>
<dataflow id="9362" from="bitcast_ln55_118" to="trunc_ln55_118" fromId="3040" toId="3042">
</dataflow>
<dataflow id="9363" from="min_p_245" to="bitcast_ln55_119" fromId="3035" toId="3043">
</dataflow>
<dataflow id="9364" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_541" fromId="4538" toId="3044">
</dataflow>
<dataflow id="9365" from="bitcast_ln55_119" to="tmp_541" fromId="3043" toId="3044">
</dataflow>
<dataflow id="9366" from="StgValue_4541" to="tmp_541" fromId="4541" toId="3044">
</dataflow>
<dataflow id="9367" from="StgValue_4543" to="tmp_541" fromId="4543" toId="3044">
</dataflow>
<dataflow id="9368" from="bitcast_ln55_119" to="trunc_ln55_119" fromId="3043" toId="3045">
</dataflow>
<dataflow id="9369" from="tmp_540" to="icmp_ln55_236" fromId="3041" toId="3046">
</dataflow>
<dataflow id="9370" from="StgValue_4553" to="icmp_ln55_236" fromId="4553" toId="3046">
</dataflow>
<dataflow id="9371" from="trunc_ln55_118" to="icmp_ln55_237" fromId="3042" toId="3047">
</dataflow>
<dataflow id="9372" from="StgValue_4556" to="icmp_ln55_237" fromId="4556" toId="3047">
</dataflow>
<dataflow id="9373" from="icmp_ln55_237" to="or_ln55_149" fromId="3047" toId="3048">
</dataflow>
<dataflow id="9374" from="icmp_ln55_236" to="or_ln55_149" fromId="3046" toId="3048">
</dataflow>
<dataflow id="9375" from="tmp_541" to="icmp_ln55_238" fromId="3044" toId="3049">
</dataflow>
<dataflow id="9376" from="StgValue_4553" to="icmp_ln55_238" fromId="4553" toId="3049">
</dataflow>
<dataflow id="9377" from="trunc_ln55_119" to="icmp_ln55_239" fromId="3045" toId="3050">
</dataflow>
<dataflow id="9378" from="StgValue_4556" to="icmp_ln55_239" fromId="4556" toId="3050">
</dataflow>
<dataflow id="9379" from="icmp_ln55_239" to="or_ln55_150" fromId="3050" toId="3051">
</dataflow>
<dataflow id="9380" from="icmp_ln55_238" to="or_ln55_150" fromId="3049" toId="3051">
</dataflow>
<dataflow id="9381" from="or_ln55_149" to="and_ln55_118" fromId="3048" toId="3052">
</dataflow>
<dataflow id="9382" from="or_ln55_150" to="and_ln55_118" fromId="3051" toId="3052">
</dataflow>
<dataflow id="9383" from="p_121" to="tmp_542" fromId="2994" toId="3053">
</dataflow>
<dataflow id="9384" from="min_p_245" to="tmp_542" fromId="3035" toId="3053">
</dataflow>
<dataflow id="9385" from="and_ln55_118" to="and_ln55_119" fromId="3052" toId="3054">
</dataflow>
<dataflow id="9386" from="tmp_542" to="and_ln55_119" fromId="3053" toId="3054">
</dataflow>
<dataflow id="9387" from="and_ln55_119" to="min_p_247" fromId="3054" toId="3055">
</dataflow>
<dataflow id="9388" from="p_121" to="min_p_247" fromId="2994" toId="3055">
</dataflow>
<dataflow id="9389" from="min_p_245" to="min_p_247" fromId="3035" toId="3055">
</dataflow>
<dataflow id="9390" from="p_122" to="tmp_545" fromId="3016" toId="3056">
</dataflow>
<dataflow id="9391" from="min_p_247" to="tmp_545" fromId="3055" toId="3056">
</dataflow>
<dataflow id="9392" from="tmp_534" to="p_124" fromId="2953" toId="3057">
</dataflow>
<dataflow id="9393" from="tmp_536" to="p_124" fromId="709" toId="3057">
</dataflow>
<dataflow id="9394" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4288" toId="3058">
</dataflow>
<dataflow id="9395" from="p_124" to="specfucore_ln8" fromId="3057" toId="3058">
</dataflow>
<dataflow id="9396" from="StgValue_4291" to="specfucore_ln8" fromId="4291" toId="3058">
</dataflow>
<dataflow id="9397" from="StgValue_4293" to="specfucore_ln8" fromId="4293" toId="3058">
</dataflow>
<dataflow id="9398" from="StgValue_3464" to="specfucore_ln8" fromId="3464" toId="3058">
</dataflow>
<dataflow id="9399" from="p_122" to="bitcast_ln55_120" fromId="3016" toId="3059">
</dataflow>
<dataflow id="9400" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_543" fromId="4538" toId="3060">
</dataflow>
<dataflow id="9401" from="bitcast_ln55_120" to="tmp_543" fromId="3059" toId="3060">
</dataflow>
<dataflow id="9402" from="StgValue_4541" to="tmp_543" fromId="4541" toId="3060">
</dataflow>
<dataflow id="9403" from="StgValue_4543" to="tmp_543" fromId="4543" toId="3060">
</dataflow>
<dataflow id="9404" from="bitcast_ln55_120" to="trunc_ln55_120" fromId="3059" toId="3061">
</dataflow>
<dataflow id="9405" from="min_p_247" to="bitcast_ln55_121" fromId="3055" toId="3062">
</dataflow>
<dataflow id="9406" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_544" fromId="4538" toId="3063">
</dataflow>
<dataflow id="9407" from="bitcast_ln55_121" to="tmp_544" fromId="3062" toId="3063">
</dataflow>
<dataflow id="9408" from="StgValue_4541" to="tmp_544" fromId="4541" toId="3063">
</dataflow>
<dataflow id="9409" from="StgValue_4543" to="tmp_544" fromId="4543" toId="3063">
</dataflow>
<dataflow id="9410" from="bitcast_ln55_121" to="trunc_ln55_121" fromId="3062" toId="3064">
</dataflow>
<dataflow id="9411" from="tmp_543" to="icmp_ln55_240" fromId="3060" toId="3065">
</dataflow>
<dataflow id="9412" from="StgValue_4553" to="icmp_ln55_240" fromId="4553" toId="3065">
</dataflow>
<dataflow id="9413" from="trunc_ln55_120" to="icmp_ln55_241" fromId="3061" toId="3066">
</dataflow>
<dataflow id="9414" from="StgValue_4556" to="icmp_ln55_241" fromId="4556" toId="3066">
</dataflow>
<dataflow id="9415" from="icmp_ln55_241" to="or_ln55_151" fromId="3066" toId="3067">
</dataflow>
<dataflow id="9416" from="icmp_ln55_240" to="or_ln55_151" fromId="3065" toId="3067">
</dataflow>
<dataflow id="9417" from="tmp_544" to="icmp_ln55_242" fromId="3063" toId="3068">
</dataflow>
<dataflow id="9418" from="StgValue_4553" to="icmp_ln55_242" fromId="4553" toId="3068">
</dataflow>
<dataflow id="9419" from="trunc_ln55_121" to="icmp_ln55_243" fromId="3064" toId="3069">
</dataflow>
<dataflow id="9420" from="StgValue_4556" to="icmp_ln55_243" fromId="4556" toId="3069">
</dataflow>
<dataflow id="9421" from="icmp_ln55_243" to="or_ln55_152" fromId="3069" toId="3070">
</dataflow>
<dataflow id="9422" from="icmp_ln55_242" to="or_ln55_152" fromId="3068" toId="3070">
</dataflow>
<dataflow id="9423" from="or_ln55_151" to="and_ln55_120" fromId="3067" toId="3071">
</dataflow>
<dataflow id="9424" from="or_ln55_152" to="and_ln55_120" fromId="3070" toId="3071">
</dataflow>
<dataflow id="9425" from="p_122" to="tmp_545" fromId="3016" toId="3072">
</dataflow>
<dataflow id="9426" from="min_p_247" to="tmp_545" fromId="3055" toId="3072">
</dataflow>
<dataflow id="9427" from="and_ln55_120" to="and_ln55_121" fromId="3071" toId="3073">
</dataflow>
<dataflow id="9428" from="tmp_545" to="and_ln55_121" fromId="3072" toId="3073">
</dataflow>
<dataflow id="9429" from="and_ln55_121" to="min_p_249" fromId="3073" toId="3074">
</dataflow>
<dataflow id="9430" from="p_122" to="min_p_249" fromId="3016" toId="3074">
</dataflow>
<dataflow id="9431" from="min_p_247" to="min_p_249" fromId="3055" toId="3074">
</dataflow>
<dataflow id="9432" from="p_123" to="tmp_548" fromId="3037" toId="3075">
</dataflow>
<dataflow id="9433" from="min_p_249" to="tmp_548" fromId="3074" toId="3075">
</dataflow>
<dataflow id="9434" from="p_123" to="bitcast_ln55_122" fromId="3037" toId="3076">
</dataflow>
<dataflow id="9435" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_546" fromId="4538" toId="3077">
</dataflow>
<dataflow id="9436" from="bitcast_ln55_122" to="tmp_546" fromId="3076" toId="3077">
</dataflow>
<dataflow id="9437" from="StgValue_4541" to="tmp_546" fromId="4541" toId="3077">
</dataflow>
<dataflow id="9438" from="StgValue_4543" to="tmp_546" fromId="4543" toId="3077">
</dataflow>
<dataflow id="9439" from="bitcast_ln55_122" to="trunc_ln55_122" fromId="3076" toId="3078">
</dataflow>
<dataflow id="9440" from="min_p_249" to="bitcast_ln55_123" fromId="3074" toId="3079">
</dataflow>
<dataflow id="9441" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_547" fromId="4538" toId="3080">
</dataflow>
<dataflow id="9442" from="bitcast_ln55_123" to="tmp_547" fromId="3079" toId="3080">
</dataflow>
<dataflow id="9443" from="StgValue_4541" to="tmp_547" fromId="4541" toId="3080">
</dataflow>
<dataflow id="9444" from="StgValue_4543" to="tmp_547" fromId="4543" toId="3080">
</dataflow>
<dataflow id="9445" from="bitcast_ln55_123" to="trunc_ln55_123" fromId="3079" toId="3081">
</dataflow>
<dataflow id="9446" from="tmp_546" to="icmp_ln55_244" fromId="3077" toId="3082">
</dataflow>
<dataflow id="9447" from="StgValue_4553" to="icmp_ln55_244" fromId="4553" toId="3082">
</dataflow>
<dataflow id="9448" from="trunc_ln55_122" to="icmp_ln55_245" fromId="3078" toId="3083">
</dataflow>
<dataflow id="9449" from="StgValue_4556" to="icmp_ln55_245" fromId="4556" toId="3083">
</dataflow>
<dataflow id="9450" from="icmp_ln55_245" to="or_ln55_153" fromId="3083" toId="3084">
</dataflow>
<dataflow id="9451" from="icmp_ln55_244" to="or_ln55_153" fromId="3082" toId="3084">
</dataflow>
<dataflow id="9452" from="tmp_547" to="icmp_ln55_246" fromId="3080" toId="3085">
</dataflow>
<dataflow id="9453" from="StgValue_4553" to="icmp_ln55_246" fromId="4553" toId="3085">
</dataflow>
<dataflow id="9454" from="trunc_ln55_123" to="icmp_ln55_247" fromId="3081" toId="3086">
</dataflow>
<dataflow id="9455" from="StgValue_4556" to="icmp_ln55_247" fromId="4556" toId="3086">
</dataflow>
<dataflow id="9456" from="icmp_ln55_247" to="or_ln55_154" fromId="3086" toId="3087">
</dataflow>
<dataflow id="9457" from="icmp_ln55_246" to="or_ln55_154" fromId="3085" toId="3087">
</dataflow>
<dataflow id="9458" from="or_ln55_153" to="and_ln55_122" fromId="3084" toId="3088">
</dataflow>
<dataflow id="9459" from="or_ln55_154" to="and_ln55_122" fromId="3087" toId="3088">
</dataflow>
<dataflow id="9460" from="p_123" to="tmp_548" fromId="3037" toId="3089">
</dataflow>
<dataflow id="9461" from="min_p_249" to="tmp_548" fromId="3074" toId="3089">
</dataflow>
<dataflow id="9462" from="and_ln55_122" to="and_ln55_123" fromId="3088" toId="3090">
</dataflow>
<dataflow id="9463" from="tmp_548" to="and_ln55_123" fromId="3089" toId="3090">
</dataflow>
<dataflow id="9464" from="and_ln55_123" to="min_p_251" fromId="3090" toId="3091">
</dataflow>
<dataflow id="9465" from="p_123" to="min_p_251" fromId="3037" toId="3091">
</dataflow>
<dataflow id="9466" from="min_p_249" to="min_p_251" fromId="3074" toId="3091">
</dataflow>
<dataflow id="9467" from="p_124" to="bitcast_ln55_124" fromId="3057" toId="3092">
</dataflow>
<dataflow id="9468" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_549" fromId="4538" toId="3093">
</dataflow>
<dataflow id="9469" from="bitcast_ln55_124" to="tmp_549" fromId="3092" toId="3093">
</dataflow>
<dataflow id="9470" from="StgValue_4541" to="tmp_549" fromId="4541" toId="3093">
</dataflow>
<dataflow id="9471" from="StgValue_4543" to="tmp_549" fromId="4543" toId="3093">
</dataflow>
<dataflow id="9472" from="bitcast_ln55_124" to="trunc_ln55_124" fromId="3092" toId="3094">
</dataflow>
<dataflow id="9473" from="min_p_251" to="bitcast_ln55_125" fromId="3091" toId="3095">
</dataflow>
<dataflow id="9474" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_550" fromId="4538" toId="3096">
</dataflow>
<dataflow id="9475" from="bitcast_ln55_125" to="tmp_550" fromId="3095" toId="3096">
</dataflow>
<dataflow id="9476" from="StgValue_4541" to="tmp_550" fromId="4541" toId="3096">
</dataflow>
<dataflow id="9477" from="StgValue_4543" to="tmp_550" fromId="4543" toId="3096">
</dataflow>
<dataflow id="9478" from="bitcast_ln55_125" to="trunc_ln55_125" fromId="3095" toId="3097">
</dataflow>
<dataflow id="9479" from="tmp_549" to="icmp_ln55_248" fromId="3093" toId="3098">
</dataflow>
<dataflow id="9480" from="StgValue_4553" to="icmp_ln55_248" fromId="4553" toId="3098">
</dataflow>
<dataflow id="9481" from="trunc_ln55_124" to="icmp_ln55_249" fromId="3094" toId="3099">
</dataflow>
<dataflow id="9482" from="StgValue_4556" to="icmp_ln55_249" fromId="4556" toId="3099">
</dataflow>
<dataflow id="9483" from="tmp_550" to="icmp_ln55_250" fromId="3096" toId="3100">
</dataflow>
<dataflow id="9484" from="StgValue_4553" to="icmp_ln55_250" fromId="4553" toId="3100">
</dataflow>
<dataflow id="9485" from="trunc_ln55_125" to="icmp_ln55_251" fromId="3097" toId="3101">
</dataflow>
<dataflow id="9486" from="StgValue_4556" to="icmp_ln55_251" fromId="4556" toId="3101">
</dataflow>
<dataflow id="9487" from="p_124" to="tmp_551" fromId="3057" toId="3102">
</dataflow>
<dataflow id="9488" from="min_p_251" to="tmp_551" fromId="3091" toId="3102">
</dataflow>
<dataflow id="9489" from="and_ln55_105" to="select_ln55_103" fromId="2857" toId="3103">
</dataflow>
<dataflow id="9491" from="StgValue_9490" to="select_ln55_103" fromId="9490" toId="3103">
</dataflow>
<dataflow id="9493" from="StgValue_9492" to="select_ln55_103" fromId="9492" toId="3103">
</dataflow>
<dataflow id="9494" from="and_ln55_105" to="or_ln55_25" fromId="2857" toId="3104">
</dataflow>
<dataflow id="9495" from="and_ln55_103" to="or_ln55_25" fromId="2816" toId="3104">
</dataflow>
<dataflow id="9496" from="or_ln55_25" to="min_s_60" fromId="3104" toId="3105">
</dataflow>
<dataflow id="9497" from="select_ln55_103" to="min_s_60" fromId="3103" toId="3105">
</dataflow>
<dataflow id="9498" from="min_s_59" to="min_s_60" fromId="2776" toId="3105">
</dataflow>
<dataflow id="9499" from="and_ln55_109" to="select_ln55_107" fromId="2934" toId="3106">
</dataflow>
<dataflow id="9501" from="StgValue_9500" to="select_ln55_107" fromId="9500" toId="3106">
</dataflow>
<dataflow id="9503" from="StgValue_9502" to="select_ln55_107" fromId="9502" toId="3106">
</dataflow>
<dataflow id="9504" from="and_ln55_109" to="or_ln55_26" fromId="2934" toId="3107">
</dataflow>
<dataflow id="9505" from="and_ln55_107" to="or_ln55_26" fromId="2898" toId="3107">
</dataflow>
<dataflow id="9506" from="or_ln55_26" to="min_s_61" fromId="3107" toId="3108">
</dataflow>
<dataflow id="9507" from="select_ln55_107" to="min_s_61" fromId="3106" toId="3108">
</dataflow>
<dataflow id="9508" from="min_s_60" to="min_s_61" fromId="3105" toId="3108">
</dataflow>
<dataflow id="9509" from="and_ln55_113" to="select_ln55_111" fromId="2991" toId="3109">
</dataflow>
<dataflow id="9511" from="StgValue_9510" to="select_ln55_111" fromId="9510" toId="3109">
</dataflow>
<dataflow id="9513" from="StgValue_9512" to="select_ln55_111" fromId="9512" toId="3109">
</dataflow>
<dataflow id="9514" from="and_ln55_113" to="or_ln55_27" fromId="2991" toId="3110">
</dataflow>
<dataflow id="9515" from="and_ln55_111" to="or_ln55_27" fromId="2968" toId="3110">
</dataflow>
<dataflow id="9516" from="or_ln55_27" to="min_s_62" fromId="3110" toId="3111">
</dataflow>
<dataflow id="9517" from="select_ln55_111" to="min_s_62" fromId="3109" toId="3111">
</dataflow>
<dataflow id="9518" from="min_s_61" to="min_s_62" fromId="3108" toId="3111">
</dataflow>
<dataflow id="9519" from="and_ln55_117" to="select_ln55_115" fromId="3034" toId="3112">
</dataflow>
<dataflow id="9521" from="StgValue_9520" to="select_ln55_115" fromId="9520" toId="3112">
</dataflow>
<dataflow id="9523" from="StgValue_9522" to="select_ln55_115" fromId="9522" toId="3112">
</dataflow>
<dataflow id="9524" from="and_ln55_117" to="or_ln55_28" fromId="3034" toId="3113">
</dataflow>
<dataflow id="9525" from="and_ln55_115" to="or_ln55_28" fromId="3013" toId="3113">
</dataflow>
<dataflow id="9526" from="or_ln55_28" to="min_s_63" fromId="3113" toId="3114">
</dataflow>
<dataflow id="9527" from="select_ln55_115" to="min_s_63" fromId="3112" toId="3114">
</dataflow>
<dataflow id="9528" from="min_s_62" to="min_s_63" fromId="3111" toId="3114">
</dataflow>
<dataflow id="9529" from="and_ln55_121" to="select_ln55_119" fromId="3073" toId="3115">
</dataflow>
<dataflow id="9531" from="StgValue_9530" to="select_ln55_119" fromId="9530" toId="3115">
</dataflow>
<dataflow id="9533" from="StgValue_9532" to="select_ln55_119" fromId="9532" toId="3115">
</dataflow>
<dataflow id="9534" from="and_ln55_121" to="or_ln55_29" fromId="3073" toId="3116">
</dataflow>
<dataflow id="9535" from="and_ln55_119" to="or_ln55_29" fromId="3054" toId="3116">
</dataflow>
<dataflow id="9536" from="or_ln55_29" to="min_s_64" fromId="3116" toId="3117">
</dataflow>
<dataflow id="9537" from="select_ln55_119" to="min_s_64" fromId="3115" toId="3117">
</dataflow>
<dataflow id="9538" from="min_s_63" to="min_s_64" fromId="3114" toId="3117">
</dataflow>
<dataflow id="9539" from="icmp_ln55_249" to="or_ln55_155" fromId="3099" toId="3118">
</dataflow>
<dataflow id="9540" from="icmp_ln55_248" to="or_ln55_155" fromId="3098" toId="3118">
</dataflow>
<dataflow id="9541" from="icmp_ln55_251" to="or_ln55_156" fromId="3101" toId="3119">
</dataflow>
<dataflow id="9542" from="icmp_ln55_250" to="or_ln55_156" fromId="3100" toId="3119">
</dataflow>
<dataflow id="9543" from="or_ln55_155" to="and_ln55_124" fromId="3118" toId="3120">
</dataflow>
<dataflow id="9544" from="or_ln55_156" to="and_ln55_124" fromId="3119" toId="3120">
</dataflow>
<dataflow id="9545" from="p_124" to="tmp_551" fromId="3057" toId="3121">
</dataflow>
<dataflow id="9546" from="min_p_251" to="tmp_551" fromId="3091" toId="3121">
</dataflow>
<dataflow id="9547" from="and_ln55_124" to="and_ln55_125" fromId="3120" toId="3122">
</dataflow>
<dataflow id="9548" from="tmp_551" to="and_ln55_125" fromId="3121" toId="3122">
</dataflow>
<dataflow id="9549" from="and_ln55_125" to="select_ln55_122" fromId="3122" toId="3123">
</dataflow>
<dataflow id="9551" from="StgValue_9550" to="select_ln55_122" fromId="9550" toId="3123">
</dataflow>
<dataflow id="9553" from="StgValue_9552" to="select_ln55_122" fromId="9552" toId="3123">
</dataflow>
<dataflow id="9554" from="and_ln55_125" to="or_ln55_30" fromId="3122" toId="3124">
</dataflow>
<dataflow id="9555" from="and_ln55_123" to="or_ln55_30" fromId="3090" toId="3124">
</dataflow>
<dataflow id="9556" from="or_ln55_30" to="min_s_65" fromId="3124" toId="3125">
</dataflow>
<dataflow id="9557" from="select_ln55_122" to="min_s_65" fromId="3123" toId="3125">
</dataflow>
<dataflow id="9558" from="min_s_64" to="min_s_65" fromId="3117" toId="3125">
</dataflow>
<dataflow id="9559" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="shl_ln3" fromId="3721" toId="3126">
</dataflow>
<dataflow id="9560" from="tmp_30" to="shl_ln3" fromId="123" toId="3126">
</dataflow>
<dataflow id="9561" from="StgValue_3724" to="shl_ln3" fromId="3724" toId="3126">
</dataflow>
<dataflow id="9562" from="shl_ln3" to="zext_ln60" fromId="3126" toId="3127">
</dataflow>
<dataflow id="9564" from="StgValue_9563" to="shl_ln60" fromId="9563" toId="3128">
</dataflow>
<dataflow id="9565" from="zext_ln60" to="shl_ln60" fromId="3127" toId="3128">
</dataflow>
<dataflow id="9566" from="shl_ln60" to="xor_ln60" fromId="3128" toId="3129">
</dataflow>
<dataflow id="9568" from="StgValue_9567" to="xor_ln60" fromId="9567" toId="3129">
</dataflow>
<dataflow id="9569" from="path_load_1" to="and_ln60" fromId="124" toId="3130">
</dataflow>
<dataflow id="9570" from="xor_ln60" to="and_ln60" fromId="3129" toId="3130">
</dataflow>
<dataflow id="9571" from="min_s_65" to="zext_ln60_1" fromId="3125" toId="3131">
</dataflow>
<dataflow id="9572" from="zext_ln60_1" to="shl_ln60_1" fromId="3131" toId="3132">
</dataflow>
<dataflow id="9573" from="zext_ln60" to="shl_ln60_1" fromId="3127" toId="3132">
</dataflow>
<dataflow id="9574" from="and_ln60" to="or_ln60" fromId="3130" toId="3133">
</dataflow>
<dataflow id="9575" from="shl_ln60_1" to="or_ln60" fromId="3132" toId="3133">
</dataflow>
<dataflow id="9577" from="_ssdm_op_SpecPipeline" to="specpipeline_ln3" fromId="9576" toId="3134">
</dataflow>
<dataflow id="9578" from="StgValue_3481" to="specpipeline_ln3" fromId="3481" toId="3134">
</dataflow>
<dataflow id="9579" from="StgValue_3448" to="specpipeline_ln3" fromId="3448" toId="3134">
</dataflow>
<dataflow id="9580" from="StgValue_3476" to="specpipeline_ln3" fromId="3476" toId="3134">
</dataflow>
<dataflow id="9581" from="StgValue_3476" to="specpipeline_ln3" fromId="3476" toId="3134">
</dataflow>
<dataflow id="9582" from="empty_117" to="specpipeline_ln3" fromId="3479" toId="3134">
</dataflow>
<dataflow id="9584" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="9583" toId="3135">
</dataflow>
<dataflow id="9586" from="empty_128" to="specloopname_ln9" fromId="9585" toId="3135">
</dataflow>
<dataflow id="9588" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="9587" toId="3136">
</dataflow>
<dataflow id="9590" from="empty_122" to="rbegin5" fromId="9589" toId="3136">
</dataflow>
<dataflow id="9592" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="9591" toId="3137">
</dataflow>
<dataflow id="9593" from="empty_122" to="rend26" fromId="9589" toId="3137">
</dataflow>
<dataflow id="9594" from="rbegin5" to="rend26" fromId="3136" toId="3137">
</dataflow>
<dataflow id="9595" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="9587" toId="3138">
</dataflow>
<dataflow id="9597" from="empty_121" to="rbegin" fromId="9596" toId="3138">
</dataflow>
<dataflow id="9598" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="9591" toId="3139">
</dataflow>
<dataflow id="9599" from="empty_121" to="rend" fromId="9596" toId="3139">
</dataflow>
<dataflow id="9600" from="rbegin" to="rend" fromId="3138" toId="3139">
</dataflow>
<dataflow id="9601" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="9587" toId="3140">
</dataflow>
<dataflow id="9603" from="empty_131" to="rbegin9" fromId="9602" toId="3140">
</dataflow>
<dataflow id="9604" from="_ssdm_op_SpecRegionEnd" to="rend66" fromId="9591" toId="3141">
</dataflow>
<dataflow id="9605" from="empty_131" to="rend66" fromId="9602" toId="3141">
</dataflow>
<dataflow id="9606" from="rbegin9" to="rend66" fromId="3140" toId="3141">
</dataflow>
<dataflow id="9607" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="9587" toId="3142">
</dataflow>
<dataflow id="9609" from="empty_118" to="rbegin13" fromId="9608" toId="3142">
</dataflow>
<dataflow id="9610" from="_ssdm_op_SpecRegionEnd" to="rend32" fromId="9591" toId="3143">
</dataflow>
<dataflow id="9611" from="empty_118" to="rend32" fromId="9608" toId="3143">
</dataflow>
<dataflow id="9612" from="rbegin13" to="rend32" fromId="3142" toId="3143">
</dataflow>
<dataflow id="9613" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="9587" toId="3144">
</dataflow>
<dataflow id="9615" from="empty_126" to="rbegin17" fromId="9614" toId="3144">
</dataflow>
<dataflow id="9616" from="_ssdm_op_SpecRegionEnd" to="rend54" fromId="9591" toId="3145">
</dataflow>
<dataflow id="9617" from="empty_126" to="rend54" fromId="9614" toId="3145">
</dataflow>
<dataflow id="9618" from="rbegin17" to="rend54" fromId="3144" toId="3145">
</dataflow>
<dataflow id="9619" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="9587" toId="3146">
</dataflow>
<dataflow id="9621" from="empty_74" to="rbegin21" fromId="9620" toId="3146">
</dataflow>
<dataflow id="9622" from="_ssdm_op_SpecRegionEnd" to="rend78" fromId="9591" toId="3147">
</dataflow>
<dataflow id="9623" from="empty_74" to="rend78" fromId="9620" toId="3147">
</dataflow>
<dataflow id="9624" from="rbegin21" to="rend78" fromId="3146" toId="3147">
</dataflow>
<dataflow id="9625" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="9587" toId="3148">
</dataflow>
<dataflow id="9627" from="empty_130" to="rbegin25" fromId="9626" toId="3148">
</dataflow>
<dataflow id="9628" from="_ssdm_op_SpecRegionEnd" to="rend100" fromId="9591" toId="3149">
</dataflow>
<dataflow id="9629" from="empty_130" to="rend100" fromId="9626" toId="3149">
</dataflow>
<dataflow id="9630" from="rbegin25" to="rend100" fromId="3148" toId="3149">
</dataflow>
<dataflow id="9631" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="9587" toId="3150">
</dataflow>
<dataflow id="9633" from="empty_113" to="rbegin29" fromId="9632" toId="3150">
</dataflow>
<dataflow id="9634" from="_ssdm_op_SpecRegionEnd" to="rend122" fromId="9591" toId="3151">
</dataflow>
<dataflow id="9635" from="empty_113" to="rend122" fromId="9632" toId="3151">
</dataflow>
<dataflow id="9636" from="rbegin29" to="rend122" fromId="3150" toId="3151">
</dataflow>
<dataflow id="9637" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="9587" toId="3152">
</dataflow>
<dataflow id="9639" from="empty_112" to="rbegin34" fromId="9638" toId="3152">
</dataflow>
<dataflow id="9640" from="_ssdm_op_SpecRegionEnd" to="rend144" fromId="9591" toId="3153">
</dataflow>
<dataflow id="9641" from="empty_112" to="rend144" fromId="9638" toId="3153">
</dataflow>
<dataflow id="9642" from="rbegin34" to="rend144" fromId="3152" toId="3153">
</dataflow>
<dataflow id="9643" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="9587" toId="3154">
</dataflow>
<dataflow id="9645" from="empty_125" to="rbegin42" fromId="9644" toId="3154">
</dataflow>
<dataflow id="9646" from="_ssdm_op_SpecRegionEnd" to="rend150" fromId="9591" toId="3155">
</dataflow>
<dataflow id="9647" from="empty_125" to="rend150" fromId="9644" toId="3155">
</dataflow>
<dataflow id="9648" from="rbegin42" to="rend150" fromId="3154" toId="3155">
</dataflow>
<dataflow id="9649" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="9587" toId="3156">
</dataflow>
<dataflow id="9651" from="empty_120" to="rbegin50" fromId="9650" toId="3156">
</dataflow>
<dataflow id="9652" from="_ssdm_op_SpecRegionEnd" to="rend152" fromId="9591" toId="3157">
</dataflow>
<dataflow id="9653" from="empty_120" to="rend152" fromId="9650" toId="3157">
</dataflow>
<dataflow id="9654" from="rbegin50" to="rend152" fromId="3156" toId="3157">
</dataflow>
<dataflow id="9655" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="9587" toId="3158">
</dataflow>
<dataflow id="9657" from="empty_97" to="rbegin56" fromId="9656" toId="3158">
</dataflow>
<dataflow id="9658" from="_ssdm_op_SpecRegionEnd" to="rend154" fromId="9591" toId="3159">
</dataflow>
<dataflow id="9659" from="empty_97" to="rend154" fromId="9656" toId="3159">
</dataflow>
<dataflow id="9660" from="rbegin56" to="rend154" fromId="3158" toId="3159">
</dataflow>
<dataflow id="9661" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="9587" toId="3160">
</dataflow>
<dataflow id="9663" from="empty_75" to="rbegin33" fromId="9662" toId="3160">
</dataflow>
<dataflow id="9664" from="_ssdm_op_SpecRegionEnd" to="rend34" fromId="9591" toId="3161">
</dataflow>
<dataflow id="9665" from="empty_75" to="rend34" fromId="9662" toId="3161">
</dataflow>
<dataflow id="9666" from="rbegin33" to="rend34" fromId="3160" toId="3161">
</dataflow>
<dataflow id="9667" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="9587" toId="3162">
</dataflow>
<dataflow id="9669" from="empty_109" to="rbegin35" fromId="9668" toId="3162">
</dataflow>
<dataflow id="9670" from="_ssdm_op_SpecRegionEnd" to="rend36" fromId="9591" toId="3163">
</dataflow>
<dataflow id="9671" from="empty_109" to="rend36" fromId="9668" toId="3163">
</dataflow>
<dataflow id="9672" from="rbegin35" to="rend36" fromId="3162" toId="3163">
</dataflow>
<dataflow id="9673" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="9587" toId="3164">
</dataflow>
<dataflow id="9675" from="empty_115" to="rbegin37" fromId="9674" toId="3164">
</dataflow>
<dataflow id="9676" from="_ssdm_op_SpecRegionEnd" to="rend38" fromId="9591" toId="3165">
</dataflow>
<dataflow id="9677" from="empty_115" to="rend38" fromId="9674" toId="3165">
</dataflow>
<dataflow id="9678" from="rbegin37" to="rend38" fromId="3164" toId="3165">
</dataflow>
<dataflow id="9679" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="9587" toId="3166">
</dataflow>
<dataflow id="9681" from="empty_101" to="rbegin39" fromId="9680" toId="3166">
</dataflow>
<dataflow id="9682" from="_ssdm_op_SpecRegionEnd" to="rend40" fromId="9591" toId="3167">
</dataflow>
<dataflow id="9683" from="empty_101" to="rend40" fromId="9680" toId="3167">
</dataflow>
<dataflow id="9684" from="rbegin39" to="rend40" fromId="3166" toId="3167">
</dataflow>
<dataflow id="9685" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="9587" toId="3168">
</dataflow>
<dataflow id="9687" from="empty_105" to="rbegin41" fromId="9686" toId="3168">
</dataflow>
<dataflow id="9688" from="_ssdm_op_SpecRegionEnd" to="rend42" fromId="9591" toId="3169">
</dataflow>
<dataflow id="9689" from="empty_105" to="rend42" fromId="9686" toId="3169">
</dataflow>
<dataflow id="9690" from="rbegin41" to="rend42" fromId="3168" toId="3169">
</dataflow>
<dataflow id="9691" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="9587" toId="3170">
</dataflow>
<dataflow id="9693" from="empty_104" to="rbegin43" fromId="9692" toId="3170">
</dataflow>
<dataflow id="9694" from="_ssdm_op_SpecRegionEnd" to="rend44" fromId="9591" toId="3171">
</dataflow>
<dataflow id="9695" from="empty_104" to="rend44" fromId="9692" toId="3171">
</dataflow>
<dataflow id="9696" from="rbegin43" to="rend44" fromId="3170" toId="3171">
</dataflow>
<dataflow id="9697" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="9587" toId="3172">
</dataflow>
<dataflow id="9699" from="empty_91" to="rbegin45" fromId="9698" toId="3172">
</dataflow>
<dataflow id="9700" from="_ssdm_op_SpecRegionEnd" to="rend46" fromId="9591" toId="3173">
</dataflow>
<dataflow id="9701" from="empty_91" to="rend46" fromId="9698" toId="3173">
</dataflow>
<dataflow id="9702" from="rbegin45" to="rend46" fromId="3172" toId="3173">
</dataflow>
<dataflow id="9703" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="9587" toId="3174">
</dataflow>
<dataflow id="9705" from="empty_114" to="rbegin47" fromId="9704" toId="3174">
</dataflow>
<dataflow id="9706" from="_ssdm_op_SpecRegionEnd" to="rend48" fromId="9591" toId="3175">
</dataflow>
<dataflow id="9707" from="empty_114" to="rend48" fromId="9704" toId="3175">
</dataflow>
<dataflow id="9708" from="rbegin47" to="rend48" fromId="3174" toId="3175">
</dataflow>
<dataflow id="9709" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="9587" toId="3176">
</dataflow>
<dataflow id="9711" from="empty_102" to="rbegin49" fromId="9710" toId="3176">
</dataflow>
<dataflow id="9712" from="_ssdm_op_SpecRegionEnd" to="rend50" fromId="9591" toId="3177">
</dataflow>
<dataflow id="9713" from="empty_102" to="rend50" fromId="9710" toId="3177">
</dataflow>
<dataflow id="9714" from="rbegin49" to="rend50" fromId="3176" toId="3177">
</dataflow>
<dataflow id="9715" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="9587" toId="3178">
</dataflow>
<dataflow id="9717" from="empty_76" to="rbegin51" fromId="9716" toId="3178">
</dataflow>
<dataflow id="9718" from="_ssdm_op_SpecRegionEnd" to="rend52" fromId="9591" toId="3179">
</dataflow>
<dataflow id="9719" from="empty_76" to="rend52" fromId="9716" toId="3179">
</dataflow>
<dataflow id="9720" from="rbegin51" to="rend52" fromId="3178" toId="3179">
</dataflow>
<dataflow id="9721" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="9587" toId="3180">
</dataflow>
<dataflow id="9723" from="empty_96" to="rbegin55" fromId="9722" toId="3180">
</dataflow>
<dataflow id="9724" from="_ssdm_op_SpecRegionEnd" to="rend56" fromId="9591" toId="3181">
</dataflow>
<dataflow id="9725" from="empty_96" to="rend56" fromId="9722" toId="3181">
</dataflow>
<dataflow id="9726" from="rbegin55" to="rend56" fromId="3180" toId="3181">
</dataflow>
<dataflow id="9727" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="9587" toId="3182">
</dataflow>
<dataflow id="9729" from="empty_57" to="rbegin57" fromId="9728" toId="3182">
</dataflow>
<dataflow id="9730" from="_ssdm_op_SpecRegionEnd" to="rend58" fromId="9591" toId="3183">
</dataflow>
<dataflow id="9731" from="empty_57" to="rend58" fromId="9728" toId="3183">
</dataflow>
<dataflow id="9732" from="rbegin57" to="rend58" fromId="3182" toId="3183">
</dataflow>
<dataflow id="9733" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="9587" toId="3184">
</dataflow>
<dataflow id="9735" from="empty_99" to="rbegin59" fromId="9734" toId="3184">
</dataflow>
<dataflow id="9736" from="_ssdm_op_SpecRegionEnd" to="rend60" fromId="9591" toId="3185">
</dataflow>
<dataflow id="9737" from="empty_99" to="rend60" fromId="9734" toId="3185">
</dataflow>
<dataflow id="9738" from="rbegin59" to="rend60" fromId="3184" toId="3185">
</dataflow>
<dataflow id="9739" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="9587" toId="3186">
</dataflow>
<dataflow id="9741" from="empty_98" to="rbegin61" fromId="9740" toId="3186">
</dataflow>
<dataflow id="9742" from="_ssdm_op_SpecRegionEnd" to="rend62" fromId="9591" toId="3187">
</dataflow>
<dataflow id="9743" from="empty_98" to="rend62" fromId="9740" toId="3187">
</dataflow>
<dataflow id="9744" from="rbegin61" to="rend62" fromId="3186" toId="3187">
</dataflow>
<dataflow id="9745" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="9587" toId="3188">
</dataflow>
<dataflow id="9747" from="empty_103" to="rbegin63" fromId="9746" toId="3188">
</dataflow>
<dataflow id="9748" from="_ssdm_op_SpecRegionEnd" to="rend64" fromId="9591" toId="3189">
</dataflow>
<dataflow id="9749" from="empty_103" to="rend64" fromId="9746" toId="3189">
</dataflow>
<dataflow id="9750" from="rbegin63" to="rend64" fromId="3188" toId="3189">
</dataflow>
<dataflow id="9751" from="_ssdm_op_SpecRegionBegin" to="rbegin64" fromId="9587" toId="3190">
</dataflow>
<dataflow id="9753" from="empty_79" to="rbegin64" fromId="9752" toId="3190">
</dataflow>
<dataflow id="9754" from="_ssdm_op_SpecRegionEnd" to="rend68" fromId="9591" toId="3191">
</dataflow>
<dataflow id="9755" from="empty_79" to="rend68" fromId="9752" toId="3191">
</dataflow>
<dataflow id="9756" from="rbegin64" to="rend68" fromId="3190" toId="3191">
</dataflow>
<dataflow id="9757" from="_ssdm_op_SpecRegionBegin" to="rbegin65" fromId="9587" toId="3192">
</dataflow>
<dataflow id="9759" from="empty_106" to="rbegin65" fromId="9758" toId="3192">
</dataflow>
<dataflow id="9760" from="_ssdm_op_SpecRegionEnd" to="rend70" fromId="9591" toId="3193">
</dataflow>
<dataflow id="9761" from="empty_106" to="rend70" fromId="9758" toId="3193">
</dataflow>
<dataflow id="9762" from="rbegin65" to="rend70" fromId="3192" toId="3193">
</dataflow>
<dataflow id="9763" from="_ssdm_op_SpecRegionBegin" to="rbegin66" fromId="9587" toId="3194">
</dataflow>
<dataflow id="9765" from="empty_84" to="rbegin66" fromId="9764" toId="3194">
</dataflow>
<dataflow id="9766" from="_ssdm_op_SpecRegionEnd" to="rend72" fromId="9591" toId="3195">
</dataflow>
<dataflow id="9767" from="empty_84" to="rend72" fromId="9764" toId="3195">
</dataflow>
<dataflow id="9768" from="rbegin66" to="rend72" fromId="3194" toId="3195">
</dataflow>
<dataflow id="9769" from="_ssdm_op_SpecRegionBegin" to="rbegin67" fromId="9587" toId="3196">
</dataflow>
<dataflow id="9771" from="empty_92" to="rbegin67" fromId="9770" toId="3196">
</dataflow>
<dataflow id="9772" from="_ssdm_op_SpecRegionEnd" to="rend74" fromId="9591" toId="3197">
</dataflow>
<dataflow id="9773" from="empty_92" to="rend74" fromId="9770" toId="3197">
</dataflow>
<dataflow id="9774" from="rbegin67" to="rend74" fromId="3196" toId="3197">
</dataflow>
<dataflow id="9775" from="_ssdm_op_SpecRegionBegin" to="rbegin68" fromId="9587" toId="3198">
</dataflow>
<dataflow id="9777" from="empty_86" to="rbegin68" fromId="9776" toId="3198">
</dataflow>
<dataflow id="9778" from="_ssdm_op_SpecRegionEnd" to="rend76" fromId="9591" toId="3199">
</dataflow>
<dataflow id="9779" from="empty_86" to="rend76" fromId="9776" toId="3199">
</dataflow>
<dataflow id="9780" from="rbegin68" to="rend76" fromId="3198" toId="3199">
</dataflow>
<dataflow id="9781" from="_ssdm_op_SpecRegionBegin" to="rbegin69" fromId="9587" toId="3200">
</dataflow>
<dataflow id="9783" from="empty_90" to="rbegin69" fromId="9782" toId="3200">
</dataflow>
<dataflow id="9784" from="_ssdm_op_SpecRegionEnd" to="rend80" fromId="9591" toId="3201">
</dataflow>
<dataflow id="9785" from="empty_90" to="rend80" fromId="9782" toId="3201">
</dataflow>
<dataflow id="9786" from="rbegin69" to="rend80" fromId="3200" toId="3201">
</dataflow>
<dataflow id="9787" from="_ssdm_op_SpecRegionBegin" to="rbegin70" fromId="9587" toId="3202">
</dataflow>
<dataflow id="9789" from="empty_89" to="rbegin70" fromId="9788" toId="3202">
</dataflow>
<dataflow id="9790" from="_ssdm_op_SpecRegionEnd" to="rend82" fromId="9591" toId="3203">
</dataflow>
<dataflow id="9791" from="empty_89" to="rend82" fromId="9788" toId="3203">
</dataflow>
<dataflow id="9792" from="rbegin70" to="rend82" fromId="3202" toId="3203">
</dataflow>
<dataflow id="9793" from="_ssdm_op_SpecRegionBegin" to="rbegin71" fromId="9587" toId="3204">
</dataflow>
<dataflow id="9795" from="empty_88" to="rbegin71" fromId="9794" toId="3204">
</dataflow>
<dataflow id="9796" from="_ssdm_op_SpecRegionEnd" to="rend84" fromId="9591" toId="3205">
</dataflow>
<dataflow id="9797" from="empty_88" to="rend84" fromId="9794" toId="3205">
</dataflow>
<dataflow id="9798" from="rbegin71" to="rend84" fromId="3204" toId="3205">
</dataflow>
<dataflow id="9799" from="_ssdm_op_SpecRegionBegin" to="rbegin72" fromId="9587" toId="3206">
</dataflow>
<dataflow id="9801" from="empty_95" to="rbegin72" fromId="9800" toId="3206">
</dataflow>
<dataflow id="9802" from="_ssdm_op_SpecRegionEnd" to="rend86" fromId="9591" toId="3207">
</dataflow>
<dataflow id="9803" from="empty_95" to="rend86" fromId="9800" toId="3207">
</dataflow>
<dataflow id="9804" from="rbegin72" to="rend86" fromId="3206" toId="3207">
</dataflow>
<dataflow id="9805" from="_ssdm_op_SpecRegionBegin" to="rbegin73" fromId="9587" toId="3208">
</dataflow>
<dataflow id="9807" from="empty_85" to="rbegin73" fromId="9806" toId="3208">
</dataflow>
<dataflow id="9808" from="_ssdm_op_SpecRegionEnd" to="rend88" fromId="9591" toId="3209">
</dataflow>
<dataflow id="9809" from="empty_85" to="rend88" fromId="9806" toId="3209">
</dataflow>
<dataflow id="9810" from="rbegin73" to="rend88" fromId="3208" toId="3209">
</dataflow>
<dataflow id="9811" from="_ssdm_op_SpecRegionBegin" to="rbegin74" fromId="9587" toId="3210">
</dataflow>
<dataflow id="9813" from="empty_93" to="rbegin74" fromId="9812" toId="3210">
</dataflow>
<dataflow id="9814" from="_ssdm_op_SpecRegionEnd" to="rend90" fromId="9591" toId="3211">
</dataflow>
<dataflow id="9815" from="empty_93" to="rend90" fromId="9812" toId="3211">
</dataflow>
<dataflow id="9816" from="rbegin74" to="rend90" fromId="3210" toId="3211">
</dataflow>
<dataflow id="9817" from="_ssdm_op_SpecRegionBegin" to="rbegin75" fromId="9587" toId="3212">
</dataflow>
<dataflow id="9819" from="empty_108" to="rbegin75" fromId="9818" toId="3212">
</dataflow>
<dataflow id="9820" from="_ssdm_op_SpecRegionEnd" to="rend92" fromId="9591" toId="3213">
</dataflow>
<dataflow id="9821" from="empty_108" to="rend92" fromId="9818" toId="3213">
</dataflow>
<dataflow id="9822" from="rbegin75" to="rend92" fromId="3212" toId="3213">
</dataflow>
<dataflow id="9823" from="_ssdm_op_SpecRegionBegin" to="rbegin76" fromId="9587" toId="3214">
</dataflow>
<dataflow id="9825" from="empty_94" to="rbegin76" fromId="9824" toId="3214">
</dataflow>
<dataflow id="9826" from="_ssdm_op_SpecRegionEnd" to="rend94" fromId="9591" toId="3215">
</dataflow>
<dataflow id="9827" from="empty_94" to="rend94" fromId="9824" toId="3215">
</dataflow>
<dataflow id="9828" from="rbegin76" to="rend94" fromId="3214" toId="3215">
</dataflow>
<dataflow id="9829" from="_ssdm_op_SpecRegionBegin" to="rbegin77" fromId="9587" toId="3216">
</dataflow>
<dataflow id="9831" from="empty_81" to="rbegin77" fromId="9830" toId="3216">
</dataflow>
<dataflow id="9832" from="_ssdm_op_SpecRegionEnd" to="rend96" fromId="9591" toId="3217">
</dataflow>
<dataflow id="9833" from="empty_81" to="rend96" fromId="9830" toId="3217">
</dataflow>
<dataflow id="9834" from="rbegin77" to="rend96" fromId="3216" toId="3217">
</dataflow>
<dataflow id="9835" from="_ssdm_op_SpecRegionBegin" to="rbegin78" fromId="9587" toId="3218">
</dataflow>
<dataflow id="9837" from="empty_80" to="rbegin78" fromId="9836" toId="3218">
</dataflow>
<dataflow id="9838" from="_ssdm_op_SpecRegionEnd" to="rend98" fromId="9591" toId="3219">
</dataflow>
<dataflow id="9839" from="empty_80" to="rend98" fromId="9836" toId="3219">
</dataflow>
<dataflow id="9840" from="rbegin78" to="rend98" fromId="3218" toId="3219">
</dataflow>
<dataflow id="9841" from="_ssdm_op_SpecRegionBegin" to="rbegin79" fromId="9587" toId="3220">
</dataflow>
<dataflow id="9843" from="empty_66" to="rbegin79" fromId="9842" toId="3220">
</dataflow>
<dataflow id="9844" from="_ssdm_op_SpecRegionEnd" to="rend102" fromId="9591" toId="3221">
</dataflow>
<dataflow id="9845" from="empty_66" to="rend102" fromId="9842" toId="3221">
</dataflow>
<dataflow id="9846" from="rbegin79" to="rend102" fromId="3220" toId="3221">
</dataflow>
<dataflow id="9847" from="_ssdm_op_SpecRegionBegin" to="rbegin80" fromId="9587" toId="3222">
</dataflow>
<dataflow id="9849" from="empty_87" to="rbegin80" fromId="9848" toId="3222">
</dataflow>
<dataflow id="9850" from="_ssdm_op_SpecRegionEnd" to="rend104" fromId="9591" toId="3223">
</dataflow>
<dataflow id="9851" from="empty_87" to="rend104" fromId="9848" toId="3223">
</dataflow>
<dataflow id="9852" from="rbegin80" to="rend104" fromId="3222" toId="3223">
</dataflow>
<dataflow id="9853" from="_ssdm_op_SpecRegionBegin" to="rbegin81" fromId="9587" toId="3224">
</dataflow>
<dataflow id="9855" from="empty_63" to="rbegin81" fromId="9854" toId="3224">
</dataflow>
<dataflow id="9856" from="_ssdm_op_SpecRegionEnd" to="rend106" fromId="9591" toId="3225">
</dataflow>
<dataflow id="9857" from="empty_63" to="rend106" fromId="9854" toId="3225">
</dataflow>
<dataflow id="9858" from="rbegin81" to="rend106" fromId="3224" toId="3225">
</dataflow>
<dataflow id="9859" from="_ssdm_op_SpecRegionBegin" to="rbegin82" fromId="9587" toId="3226">
</dataflow>
<dataflow id="9861" from="empty_77" to="rbegin82" fromId="9860" toId="3226">
</dataflow>
<dataflow id="9862" from="_ssdm_op_SpecRegionEnd" to="rend108" fromId="9591" toId="3227">
</dataflow>
<dataflow id="9863" from="empty_77" to="rend108" fromId="9860" toId="3227">
</dataflow>
<dataflow id="9864" from="rbegin82" to="rend108" fromId="3226" toId="3227">
</dataflow>
<dataflow id="9865" from="_ssdm_op_SpecRegionBegin" to="rbegin83" fromId="9587" toId="3228">
</dataflow>
<dataflow id="9867" from="empty_67" to="rbegin83" fromId="9866" toId="3228">
</dataflow>
<dataflow id="9868" from="_ssdm_op_SpecRegionEnd" to="rend110" fromId="9591" toId="3229">
</dataflow>
<dataflow id="9869" from="empty_67" to="rend110" fromId="9866" toId="3229">
</dataflow>
<dataflow id="9870" from="rbegin83" to="rend110" fromId="3228" toId="3229">
</dataflow>
<dataflow id="9871" from="_ssdm_op_SpecRegionBegin" to="rbegin84" fromId="9587" toId="3230">
</dataflow>
<dataflow id="9873" from="empty_64" to="rbegin84" fromId="9872" toId="3230">
</dataflow>
<dataflow id="9874" from="_ssdm_op_SpecRegionEnd" to="rend112" fromId="9591" toId="3231">
</dataflow>
<dataflow id="9875" from="empty_64" to="rend112" fromId="9872" toId="3231">
</dataflow>
<dataflow id="9876" from="rbegin84" to="rend112" fromId="3230" toId="3231">
</dataflow>
<dataflow id="9877" from="_ssdm_op_SpecRegionBegin" to="rbegin85" fromId="9587" toId="3232">
</dataflow>
<dataflow id="9879" from="empty_78" to="rbegin85" fromId="9878" toId="3232">
</dataflow>
<dataflow id="9880" from="_ssdm_op_SpecRegionEnd" to="rend114" fromId="9591" toId="3233">
</dataflow>
<dataflow id="9881" from="empty_78" to="rend114" fromId="9878" toId="3233">
</dataflow>
<dataflow id="9882" from="rbegin85" to="rend114" fromId="3232" toId="3233">
</dataflow>
<dataflow id="9883" from="_ssdm_op_SpecRegionBegin" to="rbegin86" fromId="9587" toId="3234">
</dataflow>
<dataflow id="9885" from="empty_73" to="rbegin86" fromId="9884" toId="3234">
</dataflow>
<dataflow id="9886" from="_ssdm_op_SpecRegionEnd" to="rend116" fromId="9591" toId="3235">
</dataflow>
<dataflow id="9887" from="empty_73" to="rend116" fromId="9884" toId="3235">
</dataflow>
<dataflow id="9888" from="rbegin86" to="rend116" fromId="3234" toId="3235">
</dataflow>
<dataflow id="9889" from="_ssdm_op_SpecRegionBegin" to="rbegin87" fromId="9587" toId="3236">
</dataflow>
<dataflow id="9891" from="empty_72" to="rbegin87" fromId="9890" toId="3236">
</dataflow>
<dataflow id="9892" from="_ssdm_op_SpecRegionEnd" to="rend118" fromId="9591" toId="3237">
</dataflow>
<dataflow id="9893" from="empty_72" to="rend118" fromId="9890" toId="3237">
</dataflow>
<dataflow id="9894" from="rbegin87" to="rend118" fromId="3236" toId="3237">
</dataflow>
<dataflow id="9895" from="_ssdm_op_SpecRegionBegin" to="rbegin88" fromId="9587" toId="3238">
</dataflow>
<dataflow id="9897" from="empty_68" to="rbegin88" fromId="9896" toId="3238">
</dataflow>
<dataflow id="9898" from="_ssdm_op_SpecRegionEnd" to="rend120" fromId="9591" toId="3239">
</dataflow>
<dataflow id="9899" from="empty_68" to="rend120" fromId="9896" toId="3239">
</dataflow>
<dataflow id="9900" from="rbegin88" to="rend120" fromId="3238" toId="3239">
</dataflow>
<dataflow id="9901" from="_ssdm_op_SpecRegionBegin" to="rbegin89" fromId="9587" toId="3240">
</dataflow>
<dataflow id="9903" from="empty_83" to="rbegin89" fromId="9902" toId="3240">
</dataflow>
<dataflow id="9904" from="_ssdm_op_SpecRegionEnd" to="rend124" fromId="9591" toId="3241">
</dataflow>
<dataflow id="9905" from="empty_83" to="rend124" fromId="9902" toId="3241">
</dataflow>
<dataflow id="9906" from="rbegin89" to="rend124" fromId="3240" toId="3241">
</dataflow>
<dataflow id="9907" from="_ssdm_op_SpecRegionBegin" to="rbegin90" fromId="9587" toId="3242">
</dataflow>
<dataflow id="9909" from="empty_70" to="rbegin90" fromId="9908" toId="3242">
</dataflow>
<dataflow id="9910" from="_ssdm_op_SpecRegionEnd" to="rend126" fromId="9591" toId="3243">
</dataflow>
<dataflow id="9911" from="empty_70" to="rend126" fromId="9908" toId="3243">
</dataflow>
<dataflow id="9912" from="rbegin90" to="rend126" fromId="3242" toId="3243">
</dataflow>
<dataflow id="9913" from="_ssdm_op_SpecRegionBegin" to="rbegin91" fromId="9587" toId="3244">
</dataflow>
<dataflow id="9915" from="empty_69" to="rbegin91" fromId="9914" toId="3244">
</dataflow>
<dataflow id="9916" from="_ssdm_op_SpecRegionEnd" to="rend128" fromId="9591" toId="3245">
</dataflow>
<dataflow id="9917" from="empty_69" to="rend128" fromId="9914" toId="3245">
</dataflow>
<dataflow id="9918" from="rbegin91" to="rend128" fromId="3244" toId="3245">
</dataflow>
<dataflow id="9919" from="_ssdm_op_SpecRegionBegin" to="rbegin92" fromId="9587" toId="3246">
</dataflow>
<dataflow id="9921" from="empty_62" to="rbegin92" fromId="9920" toId="3246">
</dataflow>
<dataflow id="9922" from="_ssdm_op_SpecRegionEnd" to="rend130" fromId="9591" toId="3247">
</dataflow>
<dataflow id="9923" from="empty_62" to="rend130" fromId="9920" toId="3247">
</dataflow>
<dataflow id="9924" from="rbegin92" to="rend130" fromId="3246" toId="3247">
</dataflow>
<dataflow id="9925" from="_ssdm_op_SpecRegionBegin" to="rbegin93" fromId="9587" toId="3248">
</dataflow>
<dataflow id="9927" from="empty_110" to="rbegin93" fromId="9926" toId="3248">
</dataflow>
<dataflow id="9928" from="_ssdm_op_SpecRegionEnd" to="rend132" fromId="9591" toId="3249">
</dataflow>
<dataflow id="9929" from="empty_110" to="rend132" fromId="9926" toId="3249">
</dataflow>
<dataflow id="9930" from="rbegin93" to="rend132" fromId="3248" toId="3249">
</dataflow>
<dataflow id="9931" from="_ssdm_op_SpecRegionBegin" to="rbegin94" fromId="9587" toId="3250">
</dataflow>
<dataflow id="9933" from="empty_133" to="rbegin94" fromId="9932" toId="3250">
</dataflow>
<dataflow id="9934" from="_ssdm_op_SpecRegionEnd" to="rend134" fromId="9591" toId="3251">
</dataflow>
<dataflow id="9935" from="empty_133" to="rend134" fromId="9932" toId="3251">
</dataflow>
<dataflow id="9936" from="rbegin94" to="rend134" fromId="3250" toId="3251">
</dataflow>
<dataflow id="9937" from="_ssdm_op_SpecRegionBegin" to="rbegin95" fromId="9587" toId="3252">
</dataflow>
<dataflow id="9939" from="empty_55" to="rbegin95" fromId="9938" toId="3252">
</dataflow>
<dataflow id="9940" from="_ssdm_op_SpecRegionEnd" to="rend136" fromId="9591" toId="3253">
</dataflow>
<dataflow id="9941" from="empty_55" to="rend136" fromId="9938" toId="3253">
</dataflow>
<dataflow id="9942" from="rbegin95" to="rend136" fromId="3252" toId="3253">
</dataflow>
<dataflow id="9943" from="_ssdm_op_SpecRegionBegin" to="rbegin96" fromId="9587" toId="3254">
</dataflow>
<dataflow id="9945" from="empty_71" to="rbegin96" fromId="9944" toId="3254">
</dataflow>
<dataflow id="9946" from="_ssdm_op_SpecRegionEnd" to="rend138" fromId="9591" toId="3255">
</dataflow>
<dataflow id="9947" from="empty_71" to="rend138" fromId="9944" toId="3255">
</dataflow>
<dataflow id="9948" from="rbegin96" to="rend138" fromId="3254" toId="3255">
</dataflow>
<dataflow id="9949" from="_ssdm_op_SpecRegionBegin" to="rbegin97" fromId="9587" toId="3256">
</dataflow>
<dataflow id="9951" from="empty_18" to="rbegin97" fromId="9950" toId="3256">
</dataflow>
<dataflow id="9952" from="_ssdm_op_SpecRegionEnd" to="rend140" fromId="9591" toId="3257">
</dataflow>
<dataflow id="9953" from="empty_18" to="rend140" fromId="9950" toId="3257">
</dataflow>
<dataflow id="9954" from="rbegin97" to="rend140" fromId="3256" toId="3257">
</dataflow>
<dataflow id="9955" from="_ssdm_op_SpecRegionBegin" to="rbegin98" fromId="9587" toId="3258">
</dataflow>
<dataflow id="9957" from="empty_12" to="rbegin98" fromId="9956" toId="3258">
</dataflow>
<dataflow id="9958" from="_ssdm_op_SpecRegionEnd" to="rend142" fromId="9591" toId="3259">
</dataflow>
<dataflow id="9959" from="empty_12" to="rend142" fromId="9956" toId="3259">
</dataflow>
<dataflow id="9960" from="rbegin98" to="rend142" fromId="3258" toId="3259">
</dataflow>
<dataflow id="9961" from="_ssdm_op_SpecRegionBegin" to="rbegin99" fromId="9587" toId="3260">
</dataflow>
<dataflow id="9963" from="empty_60" to="rbegin99" fromId="9962" toId="3260">
</dataflow>
<dataflow id="9964" from="_ssdm_op_SpecRegionEnd" to="rend146" fromId="9591" toId="3261">
</dataflow>
<dataflow id="9965" from="empty_60" to="rend146" fromId="9962" toId="3261">
</dataflow>
<dataflow id="9966" from="rbegin99" to="rend146" fromId="3260" toId="3261">
</dataflow>
<dataflow id="9967" from="_ssdm_op_SpecRegionBegin" to="rbegin100" fromId="9587" toId="3262">
</dataflow>
<dataflow id="9969" from="empty_50" to="rbegin100" fromId="9968" toId="3262">
</dataflow>
<dataflow id="9970" from="_ssdm_op_SpecRegionEnd" to="rend148" fromId="9591" toId="3263">
</dataflow>
<dataflow id="9971" from="empty_50" to="rend148" fromId="9968" toId="3263">
</dataflow>
<dataflow id="9972" from="rbegin100" to="rend148" fromId="3262" toId="3263">
</dataflow>
<dataflow id="9973" from="or_ln60" to="store_ln60" fromId="3133" toId="3264">
</dataflow>
<dataflow id="9974" from="path_addr_1" to="store_ln60" fromId="116" toId="3264">
</dataflow>
<dataflow id="9975" from="or_ln60" to="store_ln60" fromId="3133" toId="3265">
</dataflow>
<dataflow id="9976" from="reuse_reg" to="store_ln60" fromId="89" toId="3265">
</dataflow>
<dataflow id="9977" from="tmp" to="StgValue_2" fromId="103" toId="2">
</dataflow>
<dataflow id="9978" from="tmp" to="StgValue_3" fromId="103" toId="3">
</dataflow>
<dataflow id="9979" from="tmp" to="StgValue_4" fromId="103" toId="4">
</dataflow>
<dataflow id="9980" from="tmp" to="StgValue_5" fromId="103" toId="5">
</dataflow>
<dataflow id="9981" from="tmp" to="StgValue_6" fromId="103" toId="6">
</dataflow>
<dataflow id="9982" from="tmp" to="StgValue_7" fromId="103" toId="7">
</dataflow>
<dataflow id="9983" from="tmp" to="StgValue_8" fromId="103" toId="8">
</dataflow>
<dataflow id="9984" from="tmp" to="StgValue_9" fromId="103" toId="9">
</dataflow>
<dataflow id="9985" from="tmp" to="StgValue_10" fromId="103" toId="10">
</dataflow>
<dataflow id="9986" from="tmp" to="StgValue_11" fromId="103" toId="11">
</dataflow>
<dataflow id="9987" from="tmp" to="StgValue_12" fromId="103" toId="12">
</dataflow>
<dataflow id="9988" from="tmp" to="StgValue_13" fromId="103" toId="13">
</dataflow>
<dataflow id="9989" from="tmp" to="StgValue_14" fromId="103" toId="14">
</dataflow>
<dataflow id="9990" from="tmp" to="StgValue_15" fromId="103" toId="15">
</dataflow>
<dataflow id="9991" from="addr_cmp" to="StgValue_15" fromId="159" toId="15">
</dataflow>
<dataflow id="9992" from="tmp" to="StgValue_16" fromId="103" toId="16">
</dataflow>
<dataflow id="9993" from="tmp" to="StgValue_17" fromId="103" toId="17">
</dataflow>
<dataflow id="9994" from="tmp" to="StgValue_18" fromId="103" toId="18">
</dataflow>
<dataflow id="9995" from="tmp" to="StgValue_19" fromId="103" toId="19">
</dataflow>
<dataflow id="9996" from="tmp" to="StgValue_20" fromId="103" toId="20">
</dataflow>
<dataflow id="9997" from="tmp" to="StgValue_21" fromId="103" toId="21">
</dataflow>
<dataflow id="9998" from="tmp" to="StgValue_22" fromId="103" toId="22">
</dataflow>
<dataflow id="9999" from="tmp" to="StgValue_23" fromId="103" toId="23">
</dataflow>
<dataflow id="10000" from="tmp" to="StgValue_24" fromId="103" toId="24">
</dataflow>
<dataflow id="10001" from="tmp" to="StgValue_25" fromId="103" toId="25">
</dataflow>
<dataflow id="10002" from="tmp" to="StgValue_26" fromId="103" toId="26">
</dataflow>
<dataflow id="10003" from="tmp" to="StgValue_27" fromId="103" toId="27">
</dataflow>
<dataflow id="10004" from="tmp" to="StgValue_28" fromId="103" toId="28">
</dataflow>
<dataflow id="10005" from="tmp" to="StgValue_29" fromId="103" toId="29">
</dataflow>
<dataflow id="10006" from="tmp" to="StgValue_30" fromId="103" toId="30">
</dataflow>
<dataflow id="10007" from="tmp" to="StgValue_31" fromId="103" toId="31">
</dataflow>
<dataflow id="10008" from="tmp" to="StgValue_32" fromId="103" toId="32">
</dataflow>
<dataflow id="10009" from="tmp" to="StgValue_33" fromId="103" toId="33">
</dataflow>
<dataflow id="10010" from="tmp" to="StgValue_34" fromId="103" toId="34">
</dataflow>
<dataflow id="10011" from="tmp" to="StgValue_35" fromId="103" toId="35">
</dataflow>
<dataflow id="10012" from="tmp" to="StgValue_36" fromId="103" toId="36">
</dataflow>
<dataflow id="10013" from="tmp" to="StgValue_37" fromId="103" toId="37">
</dataflow>
<dataflow id="10014" from="tmp" to="StgValue_38" fromId="103" toId="38">
</dataflow>
<dataflow id="10015" from="tmp" to="StgValue_39" fromId="103" toId="39">
</dataflow>
<dataflow id="10016" from="tmp" to="StgValue_40" fromId="103" toId="40">
</dataflow>
<dataflow id="10017" from="tmp" to="StgValue_41" fromId="103" toId="41">
</dataflow>
<dataflow id="10018" from="tmp" to="StgValue_42" fromId="103" toId="42">
</dataflow>
<dataflow id="10019" from="tmp" to="StgValue_43" fromId="103" toId="43">
</dataflow>
<dataflow id="10020" from="tmp" to="StgValue_44" fromId="103" toId="44">
</dataflow>
<dataflow id="10021" from="tmp" to="StgValue_45" fromId="103" toId="45">
</dataflow>
<dataflow id="10022" from="tmp" to="StgValue_46" fromId="103" toId="46">
</dataflow>
<dataflow id="10023" from="tmp" to="StgValue_47" fromId="103" toId="47">
</dataflow>
<dataflow id="10024" from="tmp" to="StgValue_48" fromId="103" toId="48">
</dataflow>
<dataflow id="10025" from="tmp" to="StgValue_49" fromId="103" toId="49">
</dataflow>
<dataflow id="10026" from="tmp" to="StgValue_50" fromId="103" toId="50">
</dataflow>
<dataflow id="10027" from="tmp" to="StgValue_51" fromId="103" toId="51">
</dataflow>
<dataflow id="10028" from="tmp" to="StgValue_52" fromId="103" toId="52">
</dataflow>
<dataflow id="10029" from="tmp" to="StgValue_53" fromId="103" toId="53">
</dataflow>
<dataflow id="10030" from="tmp" to="StgValue_54" fromId="103" toId="54">
</dataflow>
<dataflow id="10031" from="tmp" to="StgValue_55" fromId="103" toId="55">
</dataflow>
<dataflow id="10032" from="tmp" to="StgValue_56" fromId="103" toId="56">
</dataflow>
<dataflow id="10033" from="tmp" to="StgValue_57" fromId="103" toId="57">
</dataflow>
<dataflow id="10034" from="tmp" to="StgValue_58" fromId="103" toId="58">
</dataflow>
<dataflow id="10035" from="tmp" to="StgValue_59" fromId="103" toId="59">
</dataflow>
<dataflow id="10036" from="tmp" to="StgValue_60" fromId="103" toId="60">
</dataflow>
<dataflow id="10037" from="tmp" to="StgValue_61" fromId="103" toId="61">
</dataflow>
<dataflow id="10038" from="tmp" to="StgValue_62" fromId="103" toId="62">
</dataflow>
<dataflow id="10039" from="tmp" to="StgValue_63" fromId="103" toId="63">
</dataflow>
<dataflow id="10040" from="tmp" to="StgValue_64" fromId="103" toId="64">
</dataflow>
<dataflow id="10041" from="tmp" to="StgValue_65" fromId="103" toId="65">
</dataflow>
<dataflow id="10042" from="tmp" to="StgValue_66" fromId="103" toId="66">
</dataflow>
<dataflow id="10043" from="tmp" to="StgValue_67" fromId="103" toId="67">
</dataflow>
<dataflow id="10044" from="tmp" to="StgValue_68" fromId="103" toId="68">
</dataflow>
<dataflow id="10045" from="tmp" to="StgValue_69" fromId="103" toId="69">
</dataflow>
<dataflow id="10046" from="tmp" to="StgValue_70" fromId="103" toId="70">
</dataflow>
<dataflow id="10047" from="tmp" to="StgValue_71" fromId="103" toId="71">
</dataflow>
<dataflow id="10048" from="tmp" to="StgValue_72" fromId="103" toId="72">
</dataflow>
</dataflows>


</stg>
