{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764661579440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764661579440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 04:46:19 2025 " "Processing started: Tue Dec 02 04:46:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764661579440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661579440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContAutoSeleTemp -c ContAutoSeleTemp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContAutoSeleTemp -c ContAutoSeleTemp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661579440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764661579672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764661579672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD " "Found entity 1: DecodificadorBCD" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/DecodificadorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764661587407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contautoseletemp.v 1 1 " "Found 1 design units, including 1 entities, in source file contautoseletemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContAutoSeleTemp " "Found entity 1: ContAutoSeleTemp" {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764661587422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764661587422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587422 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764661587426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordefrequencias.v 1 1 " "Found 1 design units, including 1 entities, in source file geradordefrequencias.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorDeFrequencias " "Found entity 1: GeradorDeFrequencias" {  } { { "GeradorDeFrequencias.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/GeradorDeFrequencias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764661587426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAutoSeleTemp.v(19) " "Verilog HDL Instantiation warning at ContAutoSeleTemp.v(19): instance has no name" {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAutoSeleTemp.v(29) " "Verilog HDL Instantiation warning at ContAutoSeleTemp.v(29): instance has no name" {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAutoSeleTemp.v(35) " "Verilog HDL Instantiation warning at ContAutoSeleTemp.v(35): instance has no name" {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAutoSeleTemp.v(50) " "Verilog HDL Instantiation warning at ContAutoSeleTemp.v(50): instance has no name" {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(43) " "Verilog HDL error at ContAutoSeleTemp.v(43): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(44) " "Verilog HDL error at ContAutoSeleTemp.v(44): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(45) " "Verilog HDL error at ContAutoSeleTemp.v(45): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(46) " "Verilog HDL error at ContAutoSeleTemp.v(46): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(47) " "Verilog HDL error at ContAutoSeleTemp.v(47): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(48) " "Verilog HDL error at ContAutoSeleTemp.v(48): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 ContAutoSeleTemp.v(49) " "Verilog HDL error at ContAutoSeleTemp.v(49): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ContAutoSeleTemp.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAutoSeleTemp/ContAutoSeleTemp.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764661587426 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764661587470 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 02 04:46:27 2025 " "Processing ended: Tue Dec 02 04:46:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764661587470 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764661587470 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764661587470 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661587470 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764661588056 ""}
