; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_convolution_native_group_norm_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %9 = and i32 %8, 31, !dbg !11
  %10 = lshr i32 %8, 5, !dbg !11
  %11 = shl i32 %8, 2, !dbg !11
  %12 = and i32 %11, 508, !dbg !11
  %13 = lshr i32 %12, 6, !dbg !12
  %14 = srem i32 %7, 32, !dbg !13
  %15 = shl i32 %7, 9, !dbg !14
  %16 = or disjoint i32 %15, %12, !dbg !15
  %17 = sext i32 %16 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %18, i1 true) #5, !dbg !17
  %20 = extractvalue { i32, i32, i32, i32 } %19, 0, !dbg !17
  %21 = extractvalue { i32, i32, i32, i32 } %19, 1, !dbg !17
  %22 = extractvalue { i32, i32, i32, i32 } %19, 2, !dbg !17
  %23 = extractvalue { i32, i32, i32, i32 } %19, 3, !dbg !17
  %24 = shl nsw i32 %14, 3, !dbg !18
  %25 = or disjoint i32 %24, %13, !dbg !19
  %26 = sext i32 %25 to i64, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !20
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #5, !dbg !21
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #5, !dbg !21
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #5, !dbg !21
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #5, !dbg !21
  %32 = insertelement <2 x i32> poison, i32 %20, i64 0, !dbg !17
  %33 = insertelement <2 x i32> %32, i32 %21, i64 1, !dbg !17
  %34 = bitcast <2 x i32> %33 to <2 x float>, !dbg !17
  %35 = insertelement <2 x i32> poison, i32 %28, i64 0, !dbg !21
  %36 = insertelement <2 x i32> %35, i32 %29, i64 1, !dbg !21
  %37 = bitcast <2 x i32> %36 to <2 x float>, !dbg !21
  %38 = fadd <2 x float> %34, %37, !dbg !22
  %39 = insertelement <2 x i32> poison, i32 %22, i64 0, !dbg !17
  %40 = insertelement <2 x i32> %39, i32 %23, i64 1, !dbg !17
  %41 = bitcast <2 x i32> %40 to <2 x float>, !dbg !17
  %42 = insertelement <2 x i32> poison, i32 %30, i64 0, !dbg !21
  %43 = insertelement <2 x i32> %42, i32 %31, i64 1, !dbg !21
  %44 = bitcast <2 x i32> %43 to <2 x float>, !dbg !21
  %45 = fadd <2 x float> %41, %44, !dbg !22
  %46 = extractelement <2 x float> %38, i64 0, !dbg !23
  %47 = extractelement <2 x float> %38, i64 1, !dbg !23
  %48 = fadd float %46, %47, !dbg !24
  %49 = extractelement <2 x float> %45, i64 0, !dbg !23
  %50 = fadd float %48, %49, !dbg !24
  %51 = extractelement <2 x float> %45, i64 1, !dbg !23
  %52 = fadd float %50, %51, !dbg !24
  %53 = bitcast float %52 to i32, !dbg !29
  %54 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 16, i32 31), !dbg !29
  %55 = bitcast i32 %54 to float, !dbg !29
  %56 = fadd float %52, %55, !dbg !24
  %57 = bitcast float %56 to i32, !dbg !29
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %57, i32 8, i32 31), !dbg !29
  %59 = bitcast i32 %58 to float, !dbg !29
  %60 = fadd float %56, %59, !dbg !24
  %61 = bitcast float %60 to i32, !dbg !29
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 4, i32 31), !dbg !29
  %63 = bitcast i32 %62 to float, !dbg !29
  %64 = fadd float %60, %63, !dbg !24
  %65 = bitcast float %64 to i32, !dbg !29
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 2, i32 31), !dbg !29
  %67 = bitcast i32 %66 to float, !dbg !29
  %68 = fadd float %64, %67, !dbg !24
  %69 = bitcast float %68 to i32, !dbg !29
  %70 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %69, i32 1, i32 31), !dbg !29
  %71 = bitcast i32 %70 to float, !dbg !29
  %72 = fadd float %68, %71, !dbg !24
  %73 = icmp eq i32 %9, 0, !dbg !29
  %74 = and i32 %10, 3, !dbg !29
  %75 = zext nneg i32 %74 to i64, !dbg !29
  %76 = getelementptr float, ptr addrspace(3) @global_smem, i64 %75, !dbg !29
  %77 = bitcast float %72 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %76, <1 x i32> %77, i1 %73) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %78 = icmp slt i32 %8, 4, !dbg !29
  %79 = sext i32 %8 to i64, !dbg !29
  %80 = getelementptr float, ptr addrspace(3) @global_smem, i64 %79, !dbg !29
  %81 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %80, i1 %78) #5, !dbg !29
  %82 = bitcast i32 %81 to float, !dbg !29
  %83 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 2, i32 31), !dbg !29
  %84 = bitcast i32 %83 to float, !dbg !29
  %85 = fadd float %82, %84, !dbg !24
  %86 = bitcast float %85 to i32, !dbg !29
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %86, i32 1, i32 31), !dbg !29
  %88 = bitcast i32 %87 to float, !dbg !29
  %89 = fadd float %85, %88, !dbg !24
  %90 = and i32 %8, 3, !dbg !29
  %91 = icmp eq i32 %90, 0, !dbg !29
  %92 = and i1 %78, %91, !dbg !29
  %93 = bitcast float %89 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %93, i1 %92) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %94 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %95 = fadd float %94, 0.000000e+00, !dbg !30
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 5.120000e+02) #5, !dbg !34
  %97 = fsub float %46, %96, !dbg !23
  %98 = fsub float %47, %96, !dbg !23
  %99 = fsub float %49, %96, !dbg !23
  %100 = fsub float %51, %96, !dbg !23
  %101 = fmul float %97, %97, !dbg !35
  %102 = fmul float %98, %98, !dbg !35
  %103 = fmul float %99, %99, !dbg !35
  %104 = fmul float %100, %100, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %105 = fadd float %101, %102, !dbg !38
  %106 = fadd float %103, %105, !dbg !38
  %107 = fadd float %104, %106, !dbg !38
  %108 = bitcast float %107 to i32, !dbg !36
  %109 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %108, i32 16, i32 31), !dbg !36
  %110 = bitcast i32 %109 to float, !dbg !36
  %111 = fadd float %107, %110, !dbg !38
  %112 = bitcast float %111 to i32, !dbg !36
  %113 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %112, i32 8, i32 31), !dbg !36
  %114 = bitcast i32 %113 to float, !dbg !36
  %115 = fadd float %111, %114, !dbg !38
  %116 = bitcast float %115 to i32, !dbg !36
  %117 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %116, i32 4, i32 31), !dbg !36
  %118 = bitcast i32 %117 to float, !dbg !36
  %119 = fadd float %115, %118, !dbg !38
  %120 = bitcast float %119 to i32, !dbg !36
  %121 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %120, i32 2, i32 31), !dbg !36
  %122 = bitcast i32 %121 to float, !dbg !36
  %123 = fadd float %119, %122, !dbg !38
  %124 = bitcast float %123 to i32, !dbg !36
  %125 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %124, i32 1, i32 31), !dbg !36
  %126 = bitcast i32 %125 to float, !dbg !36
  %127 = fadd float %123, %126, !dbg !38
  %128 = bitcast float %127 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %76, <1 x i32> %128, i1 %73) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %129 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %80, i1 %78) #5, !dbg !36
  %130 = bitcast i32 %129 to float, !dbg !36
  %131 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %129, i32 2, i32 31), !dbg !36
  %132 = bitcast i32 %131 to float, !dbg !36
  %133 = fadd float %130, %132, !dbg !38
  %134 = bitcast float %133 to i32, !dbg !36
  %135 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %134, i32 1, i32 31), !dbg !36
  %136 = bitcast i32 %135 to float, !dbg !36
  %137 = fadd float %133, %136, !dbg !38
  %138 = bitcast float %137 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %138, i1 %92) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %139 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !36
  %140 = fadd float %139, 0.000000e+00, !dbg !39
  %141 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %140, float 5.120000e+02) #5, !dbg !41
  %142 = fadd float %141, 0x3EB0C6F7A0000000, !dbg !42
  %143 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !43
  %.not.i = icmp eq i32 %143, 0, !dbg !43
  br i1 %.not.i, label %146, label %144, !dbg !43

144:                                              ; preds = %6
  %145 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %142), !dbg !43
  br label %__nv_rsqrtf.exit, !dbg !43

146:                                              ; preds = %6
  %147 = tail call float @llvm.nvvm.rsqrt.approx.f(float %142), !dbg !43
  br label %__nv_rsqrtf.exit, !dbg !43

__nv_rsqrtf.exit:                                 ; preds = %144, %146
  %.0.i = phi float [ %145, %144 ], [ %147, %146 ], !dbg !43
  %148 = bitcast float %46 to i32, !dbg !44
  %149 = bitcast float %47 to i32, !dbg !44
  %150 = bitcast float %49 to i32, !dbg !44
  %151 = bitcast float %51 to i32, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %148, i32 %149, i32 %150, i32 %151, ptr addrspace(1) %18, i1 true) #5, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %152 = sext i32 %7 to i64, !dbg !46
  %153 = getelementptr float, ptr addrspace(1) %1, i64 %152, !dbg !46
  %urem = and i32 %8, 127, !dbg !47
  %154 = icmp eq i32 %urem, 0, !dbg !47
  %155 = bitcast float %.0.i to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %155, ptr addrspace(1) %153, i1 %154) #5, !dbg !47
  %156 = getelementptr float, ptr addrspace(1) %3, i64 %152, !dbg !48
  %157 = bitcast float %96 to i32, !dbg !49
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %157, ptr addrspace(1) %156, i1 %154) #5, !dbg !49
  ret void, !dbg !50
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ciwuzewqopfelcd5tlz3lbkpd75qmdom2hgnuhp3h6kzo6jai62d.py", directory: "inductor_cache/iw")
!4 = !{ptr @triton_per_fused_convolution_native_group_norm_17, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_convolution_native_group_norm_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_convolution_native_group_norm_17", linkageName: "triton_per_fused_convolution_native_group_norm_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 32, column: 19, scope: !7)
!13 = !DILocation(line: 33, column: 19, scope: !7)
!14 = !DILocation(line: 34, column: 43, scope: !7)
!15 = !DILocation(line: 34, column: 39, scope: !7)
!16 = !DILocation(line: 34, column: 34, scope: !7)
!17 = !DILocation(line: 34, column: 48, scope: !7)
!18 = !DILocation(line: 35, column: 37, scope: !7)
!19 = !DILocation(line: 35, column: 35, scope: !7)
!20 = !DILocation(line: 35, column: 30, scope: !7)
!21 = !DILocation(line: 35, column: 42, scope: !7)
!22 = !DILocation(line: 36, column: 18, scope: !7)
!23 = !DILocation(line: 43, column: 19, scope: !7)
!24 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !28)
!25 = distinct !DILexicalBlockFile(scope: !27, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!28 = !DILocation(line: 39, column: 57, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !28)
!30 = !DILocation(line: 73, column: 15, scope: !31, inlinedAt: !33)
!31 = distinct !DILexicalBlockFile(scope: !7, file: !32, discriminator: 0)
!32 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!33 = !DILocation(line: 39, column: 44, scope: !7)
!34 = !DILocation(line: 42, column: 19, scope: !7)
!35 = !DILocation(line: 44, column: 20, scope: !7)
!36 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !37)
!37 = !DILocation(line: 46, column: 59, scope: !7)
!38 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !37)
!39 = !DILocation(line: 73, column: 15, scope: !31, inlinedAt: !40)
!40 = !DILocation(line: 46, column: 45, scope: !7)
!41 = !DILocation(line: 48, column: 20, scope: !7)
!42 = !DILocation(line: 50, column: 20, scope: !7)
!43 = !DILocation(line: 51, column: 28, scope: !7)
!44 = !DILocation(line: 52, column: 48, scope: !7)
!45 = !DILocation(line: 53, column: 4, scope: !7)
!46 = !DILocation(line: 54, column: 28, scope: !7)
!47 = !DILocation(line: 54, column: 40, scope: !7)
!48 = !DILocation(line: 55, column: 25, scope: !7)
!49 = !DILocation(line: 55, column: 37, scope: !7)
!50 = !DILocation(line: 55, column: 4, scope: !7)
