strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6fc8bb71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6fc8e750d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6fc8a58410>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6fc8a58710>",
		fillcolor=turquoise,
		label="20:BL
q[63:62] <= data[63:62];
q[61:56] <= data[61:56];
q[55:48] <= data[55:48];
q[47:40] <= data[47:40];
q[39:32] <= data[39:32];
\
q[31:24] <= data[31:24];
q[23:16] <= data[23:16];
q[15:8] <= data[15:8];
q[7:0] <= data[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc8b4e550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f6fc8bbd6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc8ba6150>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f6fca3bf450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc8bc6150>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f6fc8a58310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc8a58d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f6fc8a58650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc8a58ed0>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6fc82fb050>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6fc82fb1d0>",
		fillcolor=turquoise,
		label="34:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6fc82fb2d0>]",
		style=filled,
		typ=Block];
	"33:IF" -> "34:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=33];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6fc8a585d0>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "31:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6fc8a58e50>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:IF" -> "32:BL"	[cond="['ena']",
		label=ena,
		lineno=31];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"34:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
