$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module adder_test $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 4 % c [3:0] $end
   $scope module uut $end
    $var wire 4 # a [3:0] $end
    $var wire 4 $ b [3:0] $end
    $var wire 4 % c [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0011 #
b1000 $
b1011 %
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
b0001 #
b0100 $
b0101 %
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
b0101 #
b1000 $
b1101 %
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
