********************************************************************************
* SPICE netlist generated by HiPer Verify's NetList Extractor
*
* Extract Date/Time:	Tue Mar 19 17:57:20 2019
* L-Edit Version:		L-Edit Win64 16.01.20130408.01:22:50
*
* Rule Set Name:		
* TDB File Name:		C:\Users\Afreen\Desktop\layout\nor.tdb
* Command File:		C:\Users\Afreen\Documents\Tanner EDA\Tanner Tools v16.0\Process\Generic_250nm\Generic_250nm_Tech\TDB\Rules\Generic_250nm.ext
* Cell Name:			cell1
* Write Flat:			NO
********************************************************************************



****************************************

M1 out 1 gnd_ 2 NMOS25 l=2.5e-007 w=9.75e-007 ad=3.77813e-013 as=7.8e-013 pd=1.75e-006 ps=3.55e-006  $ (30.9 20.3 31.15 21.275)
M2 gnd_ 3 out 2 NMOS25 l=2.5e-007 w=9.75e-007 ad=1.02375e-012 as=3.77813e-013 pd=4.05e-006 ps=1.75e-006  $ (31.925 20.3 32.175 21.275)
M3 4 1 vdd 5 PMOS25 l=2.5e-007 w=6.5e-007 ad=2.51875e-013 as=4.875e-013 pd=1.425e-006 ps=2.8e-006  $ (30.9 23.95 31.15 24.6)
M4 out 3 4 5 PMOS25 l=2.5e-007 w=6.5e-007 ad=6.0125e-013 as=2.51875e-013 pd=3.15e-006 ps=1.425e-006  $ (31.925 23.95 32.175 24.6)
* Top level device count
* M(NMOS25)		2
* M(PMOS25)		2
* Number of devices:	4
* Number of nodes:	8
.lib "C:\Users\Afreen\Documents\Tanner EDA\Tanner Tools v16.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT
vdd vdd gnd_ 1.8
vina 1 gnd_ pulse(0 1.8 0 1n 1n 10n 22n)
vinb 3 gnd_ pulse(0 1.8 5n 1n 1n 10n 22n)
.tran 1n 100n
.print tran v(1) v(3) v(out)
.end

