###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 16:21:15 2015
#  Design:            ALT_MULTADD
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q  (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.035
+ Phase Shift                   4.000
= Required Time                 4.003
- Arrival Time                  3.902
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    0.101 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.014 |   0.014 |    0.114 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.022 |   0.036 |    0.136 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.133 |   0.169 |    0.269 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.246 |    0.347 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.049 |   0.295 |    0.395 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.033 |   0.327 |    0.428 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.399 |    0.499 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.600 |    0.701 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.721 |    0.821 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.854 |    0.954 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.974 |    1.075 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.047 |    1.148 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.125 |    1.226 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.315 |    1.415 | 
     | csa_tree_mul_25_40_groupi/g8897  | S ^ -> ZN v   | MUX2ND1  | 0.113 |   1.428 |    1.529 | 
     | csa_tree_mul_25_40_groupi/g8858  | B2 v -> Z v   | OA22D1   | 0.094 |   1.522 |    1.623 | 
     | csa_tree_mul_25_40_groupi/g8978  | D v -> S v    | CMPE42D1 | 0.207 |   1.729 |    1.829 | 
     | csa_tree_mul_25_40_groupi/g8739  | A v -> CO v   | FA1D1    | 0.149 |   1.878 |    1.978 | 
     | csa_tree_mul_25_40_groupi/g8737  | CI v -> CO v  | FA1D1    | 0.072 |   1.950 |    2.051 | 
     | csa_tree_mul_25_40_groupi/g8735  | CI v -> CO v  | FA1D1    | 0.073 |   2.023 |    2.124 | 
     | csa_tree_mul_25_40_groupi/g8982  | D v -> CO v   | CMPE42D1 | 0.124 |   2.147 |    2.248 | 
     | csa_tree_mul_25_40_groupi/g8731  | CI v -> CO v  | FA1D0    | 0.104 |   2.251 |    2.352 | 
     | csa_tree_mul_25_40_groupi/g8975  | D v -> CO v   | CMPE42D1 | 0.127 |   2.378 |    2.478 | 
     | csa_tree_mul_25_40_groupi/g8727  | CI v -> CO v  | FA1D0    | 0.083 |   2.461 |    2.562 | 
     | csa_tree_mul_25_40_groupi/g8726  | I v -> ZN ^   | CKND0    | 0.043 |   2.504 |    2.604 | 
     | csa_tree_mul_25_40_groupi/g8974  | D ^ -> CO ^   | CMPE42D1 | 0.150 |   2.653 |    2.754 | 
     | csa_tree_mul_25_40_groupi/g8723  | A3 ^ -> ZN v  | XNR4D0   | 0.195 |   2.849 |    2.949 | 
     | csa_tree_mul_25_40_groupi/g8722  | A3 v -> Z ^   | XOR3D0   | 0.162 |   3.011 |    3.111 | 
     | csa_tree_add_25_30_groupi/g12286 | S ^ -> ZN v   | MUX2ND0  | 0.092 |   3.103 |    3.203 | 
     | csa_tree_add_25_30_groupi/g12260 | B1 v -> ZN ^  | AOI22D0  | 0.091 |   3.194 |    3.294 | 
     | csa_tree_add_25_30_groupi/g12188 | A3 ^ -> Z v   | XOR3D0   | 0.134 |   3.328 |    3.429 | 
     | csa_tree_add_25_30_groupi/g12166 | A3 v -> Z v   | XOR3D0   | 0.122 |   3.450 |    3.551 | 
     | csa_tree_add_25_30_groupi/g12112 | A3 v -> Z v   | XOR3D0   | 0.129 |   3.580 |    3.680 | 
     | csa_tree_add_25_30_groupi/g12102 | A3 v -> Z v   | XOR3D0   | 0.123 |   3.702 |    3.803 | 
     | csa_tree_add_25_30_groupi/g12078 | A3 v -> Z ^   | XOR3D0   | 0.113 |   3.815 |    3.916 | 
     | g914                             | A1 ^ -> Z ^   | AO22D0   | 0.087 |   3.902 |    4.003 | 
     | oR_reg[16]                       | D ^           | DFQD1    | 0.000 |   3.902 |    4.003 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.101 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.087 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.065 | 
     | oR_reg[16]  | CP ^        | DFQD1  | 0.002 |   0.038 |   -0.062 | 
     +-----------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.015
+ Phase Shift                   4.000
= Required Time                 4.023
- Arrival Time                  3.782
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.241 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.255 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.277 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    0.391 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    0.531 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    0.664 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    0.736 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    0.763 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    0.854 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.018 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.128 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.216 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.287 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    1.390 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    1.531 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    1.709 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    1.907 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.011 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.135 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.281 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    2.407 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    2.643 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    2.745 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    2.925 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.063 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.169 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   3.044 |    3.284 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> CO ^  | FA1D0     | 0.154 |   3.198 |    3.439 | 
     | csa_tree_add_25_30_groupi/g12082 | CI ^ -> CO ^ | FA1D0     | 0.086 |   3.284 |    3.524 | 
     | csa_tree_add_25_30_groupi/g12081 | CI ^ -> CO ^ | FA1D0     | 0.089 |   3.373 |    3.613 | 
     | csa_tree_add_25_30_groupi/g12080 | CI ^ -> CO ^ | FA1D0     | 0.106 |   3.479 |    3.720 | 
     | csa_tree_add_25_30_groupi/g12399 | D ^ -> S v   | CMPE42D1  | 0.207 |   3.686 |    3.926 | 
     | g915                             | A1 v -> Z v  | AO22D0    | 0.097 |   3.782 |    4.023 | 
     | oR_reg[15]                       | D v          | DFQD1     | 0.000 |   3.782 |    4.023 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.241 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.227 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.205 | 
     | oR_reg[15]  | CP ^        | DFQD1  | 0.002 |   0.038 |   -0.203 | 
     +-----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.034
+ Phase Shift                   4.000
= Required Time                 4.004
- Arrival Time                  3.585
= Slack Time                    0.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.419 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.433 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.455 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    0.569 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    0.709 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    0.842 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    0.914 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    0.941 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    1.032 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.196 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.307 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.394 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.466 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    1.568 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    1.710 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    1.887 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    2.085 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.189 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.313 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.459 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    2.585 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    2.821 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    2.923 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    3.103 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.241 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.347 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   3.044 |    3.462 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> CO ^  | FA1D0     | 0.154 |   3.198 |    3.617 | 
     | csa_tree_add_25_30_groupi/g12082 | CI ^ -> CO ^ | FA1D0     | 0.086 |   3.284 |    3.702 | 
     | csa_tree_add_25_30_groupi/g12081 | CI ^ -> CO ^ | FA1D0     | 0.089 |   3.373 |    3.792 | 
     | csa_tree_add_25_30_groupi/g12080 | CI ^ -> S ^  | FA1D0     | 0.125 |   3.497 |    3.916 | 
     | g916                             | A1 ^ -> Z ^  | AO22D0    | 0.088 |   3.585 |    4.004 | 
     | oR_reg[14]                       | D ^          | DFQD1     | 0.000 |   3.585 |    4.004 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.419 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.405 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.383 | 
     | oR_reg[14]  | CP ^        | DFQD1  | 0.002 |   0.038 |   -0.381 | 
     +-----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.036
+ Phase Shift                   4.000
= Required Time                 4.001
- Arrival Time                  3.500
= Slack Time                    0.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.501 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.515 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.537 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    0.652 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    0.791 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    0.924 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    0.996 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    1.023 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    1.114 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.279 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.389 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.477 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.548 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    1.650 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    1.792 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    1.969 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    2.168 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.271 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.395 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.542 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    2.668 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    2.903 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    3.005 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    3.186 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.323 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.430 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   3.044 |    3.545 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> CO ^  | FA1D0     | 0.154 |   3.198 |    3.699 | 
     | csa_tree_add_25_30_groupi/g12082 | CI ^ -> CO ^ | FA1D0     | 0.086 |   3.284 |    3.785 | 
     | csa_tree_add_25_30_groupi/g12081 | CI ^ -> S ^  | FA1D0     | 0.122 |   3.405 |    3.907 | 
     | g917                             | A1 ^ -> Z ^  | AO22D0    | 0.095 |   3.500 |    4.001 | 
     | oR_reg[13]                       | D ^          | DFQD1     | 0.000 |   3.500 |    4.001 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.501 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.487 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.466 | 
     | oR_reg[13]  | CP ^        | DFQD1  | 0.002 |   0.038 |   -0.463 | 
     +-----------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.033
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  3.380
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.625 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.639 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.661 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    0.776 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    0.916 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    1.048 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    1.121 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    1.148 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    1.239 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.403 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.513 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.601 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.672 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    1.775 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    1.916 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    2.093 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    2.292 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.395 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.519 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.666 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    2.792 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    3.027 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    3.130 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    3.310 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.447 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.554 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   3.044 |    3.669 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> CO ^  | FA1D0     | 0.154 |   3.198 |    3.823 | 
     | csa_tree_add_25_30_groupi/g12082 | CI ^ -> S ^  | FA1D0     | 0.105 |   3.303 |    3.929 | 
     | g918                             | A1 ^ -> Z ^  | AO22D0    | 0.077 |   3.380 |    4.005 | 
     | oR_reg[12]                       | D ^          | DFQD1     | 0.000 |   3.380 |    4.005 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.625 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.612 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.590 | 
     | oR_reg[12]  | CP ^        | DFQD1  | 0.003 |   0.038 |   -0.587 | 
     +-----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.033
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  3.284
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.721 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.735 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.757 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    0.872 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    1.011 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    1.144 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    1.217 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    1.243 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    1.334 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.499 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.609 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.697 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.768 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    1.870 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    2.012 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    2.189 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    2.388 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.491 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.615 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.762 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    2.888 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    3.123 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    3.226 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    3.406 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.543 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.650 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   3.044 |    3.765 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> S ^   | FA1D0     | 0.162 |   3.205 |    3.927 | 
     | g919                             | A1 ^ -> Z ^  | AO22D0    | 0.079 |   3.284 |    4.005 | 
     | oR_reg[11]                       | D ^          | DFQD1     | 0.000 |   3.284 |    4.005 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.721 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.708 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.686 | 
     | oR_reg[11]  | CP ^        | DFQD1  | 0.003 |   0.039 |   -0.683 | 
     +-----------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.033
+ Phase Shift                   4.000
= Required Time                 4.006
- Arrival Time                  3.145
= Slack Time                    0.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.861 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.014 |   0.014 |    0.875 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.022 |   0.036 |    0.897 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.115 |   0.150 |    1.011 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.290 |    1.151 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.423 |    1.284 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.495 |    1.356 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.522 |    1.383 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.613 |    1.474 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.778 |    1.638 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.888 |    1.748 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.088 |   0.975 |    1.836 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.047 |    1.907 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.149 |    2.010 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.142 |   1.291 |    2.151 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.468 |    2.329 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.198 |   1.666 |    2.527 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0     | 0.104 |   1.770 |    2.631 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.124 |   1.894 |    2.755 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   2.041 |    2.901 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.166 |    3.027 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.402 |    3.263 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.504 |    3.365 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.684 |    3.545 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.822 |    3.683 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.928 |    3.789 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> S ^  | FA1D0     | 0.140 |   3.069 |    3.929 | 
     | g920                             | A1 ^ -> Z ^  | AO22D0    | 0.076 |   3.145 |    4.006 | 
     | oR_reg[10]                       | D ^          | DFQD1     | 0.000 |   3.145 |    4.006 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.861 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.847 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.825 | 
     | oR_reg[10]  | CP ^        | DFQD1  | 0.003 |   0.039 |   -0.822 | 
     +-----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.017
+ Phase Shift                   4.000
= Required Time                 4.021
- Arrival Time                  3.039
= Slack Time                    0.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    0.983 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.014 |   0.014 |    0.996 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.022 |   0.036 |    1.018 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.115 |   0.150 |    1.133 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.290 |    1.273 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.423 |    1.406 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.495 |    1.478 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.522 |    1.505 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.613 |    1.596 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.778 |    1.760 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.888 |    1.870 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.088 |   0.976 |    1.958 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.047 |    2.029 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.149 |    2.132 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.142 |   1.291 |    2.273 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.468 |    2.451 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.198 |   1.666 |    2.649 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0    | 0.104 |   1.770 |    2.753 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.124 |   1.894 |    2.876 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   2.041 |    3.023 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.166 |    3.149 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.402 |    3.385 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1 | 0.102 |   2.504 |    3.487 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0    | 0.180 |   2.684 |    3.667 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1 | 0.138 |   2.822 |    3.805 | 
     | csa_tree_add_25_30_groupi/g2     | A3 v -> ZN v | XNR3D1   | 0.112 |   2.934 |    3.917 | 
     | g921                             | A1 v -> Z v  | AO22D0   | 0.105 |   3.039 |    4.021 | 
     | oR_reg[9]                        | D v          | DFQD1    | 0.000 |   3.039 |    4.021 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.983 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.969 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.947 | 
     | oR_reg[9]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -0.944 | 
     +-----------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.037
+ Phase Shift                   4.000
= Required Time                 4.001
- Arrival Time                  3.003
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    0.998 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.014 |   0.014 |    1.012 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.022 |   0.036 |    1.034 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.115 |   0.150 |    1.148 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.290 |    1.288 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.423 |    1.421 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.495 |    1.493 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.522 |    1.520 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.613 |    1.611 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.778 |    1.776 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.888 |    1.886 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.088 |   0.976 |    1.974 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.047 |    2.045 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.149 |    2.147 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.142 |   1.291 |    2.289 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.468 |    2.466 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.198 |   1.666 |    2.664 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0    | 0.104 |   1.770 |    2.768 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.124 |   1.894 |    2.892 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   2.041 |    3.039 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.166 |    3.164 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.402 |    3.400 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1 | 0.102 |   2.504 |    3.502 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0    | 0.180 |   2.684 |    3.682 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> S v   | CMPE42D1 | 0.200 |   2.884 |    3.882 | 
     | csa_tree_add_25_30_groupi/g12400 | I v -> ZN ^  | CKND0    | 0.029 |   2.913 |    3.911 | 
     | g922                             | A1 ^ -> Z ^  | AO22D0   | 0.090 |   3.003 |    4.001 | 
     | oR_reg[8]                        | D ^          | DFQD1    | 0.000 |   3.003 |    4.001 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.998 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -0.984 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -0.962 | 
     | oR_reg[8]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -0.959 | 
     +-----------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.034
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  2.768
= Slack Time                    1.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.237 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.014 |   0.014 |    1.251 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.022 |   0.036 |    1.273 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.115 |   0.150 |    1.387 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.290 |    1.527 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.423 |    1.660 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.495 |    1.732 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.522 |    1.759 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.613 |    1.850 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.778 |    2.014 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.888 |    2.125 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.088 |   0.975 |    2.212 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.047 |    2.284 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.149 |    2.386 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.142 |   1.291 |    2.528 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.468 |    2.705 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.198 |   1.666 |    2.903 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0    | 0.104 |   1.770 |    3.007 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.124 |   1.894 |    3.131 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   2.041 |    3.278 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.166 |    3.403 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.402 |    3.639 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1 | 0.102 |   2.504 |    3.741 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> S v   | FA1D0    | 0.163 |   2.667 |    3.904 | 
     | csa_tree_add_25_30_groupi/g12091 | I v -> ZN ^  | CKND1    | 0.023 |   2.690 |    3.927 | 
     | g923                             | A1 ^ -> Z ^  | AO22D0   | 0.078 |   2.768 |    4.005 | 
     | oR_reg[7]                        | D ^          | DFQD1    | 0.000 |   2.768 |    4.005 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.237 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -1.223 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -1.201 | 
     | oR_reg[7]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -1.198 | 
     +-----------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.034
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  2.604
= Slack Time                    1.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.401 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.014 |   0.014 |    1.415 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.022 |   0.036 |    1.437 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.115 |   0.150 |    1.551 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.290 |    1.691 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.423 |    1.824 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.495 |    1.896 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.522 |    1.923 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.613 |    2.014 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.778 |    2.179 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.888 |    2.289 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.088 |   0.976 |    2.377 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.047 |    2.448 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.149 |    2.550 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.142 |   1.291 |    2.692 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.468 |    2.869 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.198 |   1.666 |    3.067 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND0    | 0.104 |   1.770 |    3.171 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.124 |   1.894 |    3.295 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   2.041 |    3.442 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.166 |    3.567 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.402 |    3.803 | 
     | csa_tree_add_25_30_groupi/g12093 | A3 v -> Z ^  | XOR3D0   | 0.122 |   2.524 |    3.925 | 
     | g924                             | A1 ^ -> Z ^  | AO22D0   | 0.080 |   2.604 |    4.005 | 
     | oR_reg[6]                        | D ^          | DFQD1    | 0.000 |   2.604 |    4.005 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.401 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -1.387 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -1.365 | 
     | oR_reg[6]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -1.362 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: B0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.013
+ Phase Shift                   4.000
= Required Time                 4.026
- Arrival Time                  2.372
= Slack Time                    1.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.654 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.014 |   0.014 |    1.667 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.022 |   0.036 |    1.689 | 
     | B0_reg[0]                        | CP ^ -> Q ^  | DFQD1    | 0.114 |   0.150 |    1.803 | 
     | FE_OFC7_B0_0_                    | I ^ -> Z ^   | BUFFD2   | 0.097 |   0.247 |    1.900 | 
     | csa_tree_mul_25_40_groupi/g8967  | I ^ -> ZN v  | CKND2    | 0.086 |   0.332 |    1.986 | 
     | csa_tree_mul_25_40_groupi/g8957  | A1 v -> ZN ^ | CKND2D0  | 0.259 |   0.591 |    2.245 | 
     | csa_tree_mul_25_40_groupi/g8956  | I ^ -> ZN v  | CKND1    | 0.113 |   0.705 |    2.358 | 
     | csa_tree_mul_25_40_groupi/g8865  | B1 v -> ZN ^ | AOI22D1  | 0.097 |   0.802 |    2.455 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0    | 0.057 |   0.859 |    2.512 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0  | 0.264 |   1.123 |    2.777 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0  | 0.150 |   1.274 |    2.927 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0   | 0.141 |   1.414 |    3.068 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0    | 0.146 |   1.561 |    3.214 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0    | 0.170 |   1.731 |    3.385 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> CO v  | FA1D0    | 0.176 |   1.907 |    3.560 | 
     | csa_tree_add_25_30_groupi/g12100 | A v -> CO v  | FA1D0    | 0.178 |   2.085 |    3.739 | 
     | csa_tree_add_25_30_groupi/g12402 | D v -> S v   | CMPE42D1 | 0.197 |   2.282 |    3.935 | 
     | g925                             | A1 v -> Z v  | AO22D0   | 0.090 |   2.372 |    4.026 | 
     | oR_reg[5]                        | D v          | DFQD1    | 0.000 |   2.372 |    4.026 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.654 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -1.640 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -1.618 | 
     | oR_reg[5]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -1.615 | 
     +-----------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: B0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.039
- Setup                         0.034
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  2.147
= Slack Time                    1.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    1.859 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.014 |   0.014 |    1.873 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.022 |   0.036 |    1.895 | 
     | B0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.114 |   0.150 |    2.009 | 
     | FE_OFC7_B0_0_                    | I ^ -> Z ^   | BUFFD2  | 0.097 |   0.247 |    2.106 | 
     | csa_tree_mul_25_40_groupi/g8967  | I ^ -> ZN v  | CKND2   | 0.086 |   0.332 |    2.191 | 
     | csa_tree_mul_25_40_groupi/g8957  | A1 v -> ZN ^ | CKND2D0 | 0.259 |   0.591 |    2.450 | 
     | csa_tree_mul_25_40_groupi/g8956  | I ^ -> ZN v  | CKND1   | 0.113 |   0.705 |    2.563 | 
     | csa_tree_mul_25_40_groupi/g8865  | B1 v -> ZN ^ | AOI22D1 | 0.097 |   0.802 |    2.660 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.057 |   0.859 |    2.718 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.264 |   1.123 |    2.982 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.150 |   1.274 |    3.133 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.414 |    3.273 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.561 |    3.420 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0   | 0.170 |   1.731 |    3.590 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> CO v  | FA1D0   | 0.176 |   1.907 |    3.766 | 
     | csa_tree_add_25_30_groupi/g12100 | A v -> S ^   | FA1D0   | 0.160 |   2.067 |    3.926 | 
     | g926                             | A1 ^ -> Z ^  | AO22D0  | 0.080 |   2.147 |    4.005 | 
     | oR_reg[4]                        | D ^          | DFQD1   | 0.000 |   2.147 |    4.005 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.859 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -1.845 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -1.823 | 
     | oR_reg[4]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -1.820 | 
     +-----------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: B0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.032
+ Phase Shift                   4.000
= Required Time                 4.005
- Arrival Time                  1.969
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.036 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.014 |   0.014 |    2.050 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.022 |   0.036 |    2.072 | 
     | B0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.114 |   0.150 |    2.186 | 
     | FE_OFC7_B0_0_                    | I ^ -> Z ^   | BUFFD2  | 0.097 |   0.247 |    2.283 | 
     | csa_tree_mul_25_40_groupi/g8967  | I ^ -> ZN v  | CKND2   | 0.086 |   0.332 |    2.369 | 
     | csa_tree_mul_25_40_groupi/g8957  | A1 v -> ZN ^ | CKND2D0 | 0.259 |   0.591 |    2.627 | 
     | csa_tree_mul_25_40_groupi/g8956  | I ^ -> ZN v  | CKND1   | 0.113 |   0.704 |    2.741 | 
     | csa_tree_mul_25_40_groupi/g8865  | B1 v -> ZN ^ | AOI22D1 | 0.097 |   0.801 |    2.838 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.057 |   0.859 |    2.895 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.264 |   1.123 |    3.160 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.150 |   1.274 |    3.310 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.414 |    3.451 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.561 |    3.597 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0   | 0.170 |   1.731 |    3.767 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> S ^   | FA1D0   | 0.161 |   1.892 |    3.928 | 
     | g927                             | A1 ^ -> Z ^  | AO22D0  | 0.078 |   1.969 |    4.005 | 
     | oR_reg[3]                        | D ^          | DFQD1   | 0.000 |   1.969 |    4.005 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.036 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -2.023 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -2.001 | 
     | oR_reg[3]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -1.998 | 
     +-----------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: B0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.035
+ Phase Shift                   4.000
= Required Time                 4.003
- Arrival Time                  1.807
= Slack Time                    2.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.195 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.014 |   0.014 |    2.209 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.022 |   0.036 |    2.231 | 
     | B0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.114 |   0.150 |    2.345 | 
     | FE_OFC7_B0_0_                    | I ^ -> Z ^   | BUFFD2  | 0.097 |   0.247 |    2.442 | 
     | csa_tree_mul_25_40_groupi/g8967  | I ^ -> ZN v  | CKND2   | 0.086 |   0.332 |    2.527 | 
     | csa_tree_mul_25_40_groupi/g8957  | A1 v -> ZN ^ | CKND2D0 | 0.259 |   0.591 |    2.786 | 
     | csa_tree_mul_25_40_groupi/g8956  | I ^ -> ZN v  | CKND1   | 0.113 |   0.705 |    2.900 | 
     | csa_tree_mul_25_40_groupi/g8865  | B1 v -> ZN ^ | AOI22D1 | 0.097 |   0.802 |    2.997 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.057 |   0.859 |    3.054 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.264 |   1.123 |    3.318 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.150 |   1.274 |    3.469 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.414 |    3.610 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.561 |    3.756 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> S ^   | FA1D0   | 0.160 |   1.720 |    3.915 | 
     | g928                             | A1 ^ -> Z ^  | AO22D0  | 0.087 |   1.807 |    4.003 | 
     | oR_reg[2]                        | D ^          | DFQD1   | 0.000 |   1.807 |    4.003 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.195 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -2.181 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -2.159 | 
     | oR_reg[2]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -2.157 | 
     +-----------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: B0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.015
+ Phase Shift                   4.000
= Required Time                 4.023
- Arrival Time                  1.679
= Slack Time                    2.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.344 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.014 |   0.014 |    2.358 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.022 |   0.036 |    2.380 | 
     | B0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.114 |   0.150 |    2.494 | 
     | FE_OFC7_B0_0_                    | I ^ -> Z ^   | BUFFD2  | 0.097 |   0.247 |    2.590 | 
     | csa_tree_mul_25_40_groupi/g8967  | I ^ -> ZN v  | CKND2   | 0.086 |   0.332 |    2.676 | 
     | csa_tree_mul_25_40_groupi/g8957  | A1 v -> ZN ^ | CKND2D0 | 0.259 |   0.591 |    2.935 | 
     | csa_tree_mul_25_40_groupi/g8956  | I ^ -> ZN v  | CKND1   | 0.113 |   0.705 |    3.048 | 
     | csa_tree_mul_25_40_groupi/g8865  | B1 v -> ZN ^ | AOI22D1 | 0.097 |   0.802 |    3.145 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.057 |   0.859 |    3.203 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.264 |   1.123 |    3.467 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.150 |   1.274 |    3.617 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.414 |    3.758 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> S v   | FA1D0   | 0.167 |   1.582 |    3.925 | 
     | g929                             | A1 v -> Z v  | AO22D0  | 0.098 |   1.679 |    4.023 | 
     | oR_reg[1]                        | D v          | DFQD1   | 0.000 |   1.679 |    4.023 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.344 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -2.330 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -2.308 | 
     | oR_reg[1]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -2.306 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.038
- Setup                         0.013
+ Phase Shift                   4.000
= Required Time                 4.025
- Arrival Time                  1.114
= Slack Time                    2.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.911 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.014 |   0.014 |    2.925 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.022 |   0.036 |    2.947 | 
     | A0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.222 |   0.258 |    3.169 | 
     | mul_25_35/g5569                  | A2 ^ -> Z ^  | AN2XD1  | 0.144 |   0.402 |    3.313 | 
     | csa_tree_mul_25_40_groupi/g8953  | A2 ^ -> Z ^  | CKAN2D0 | 0.180 |   0.582 |    3.492 | 
     | csa_tree_add_25_30_groupi/g12377 | I ^ -> ZN v  | INVD1   | 0.102 |   0.684 |    3.595 | 
     | csa_tree_add_25_30_groupi/g12368 | A2 v -> ZN ^ | NR2D0   | 0.141 |   0.825 |    3.736 | 
     | csa_tree_add_25_30_groupi/g12217 | A ^ -> S v   | FA1D0   | 0.198 |   1.023 |    3.934 | 
     | g930                             | A1 v -> Z v  | AO22D0  | 0.091 |   1.114 |    4.025 | 
     | oR_reg[0]                        | D v          | DFQD1   | 0.000 |   1.114 |    4.025 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.911 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -2.897 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -2.875 | 
     | oR_reg[0]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -2.873 | 
     +-----------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin B1_reg[6]/CP 
Endpoint:   B1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[6] ^ |       |       |   0.001 |    4.019 | 
     | B1_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B1_reg[6]   | CP ^        | DFQD1  | 0.002 |   0.037 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] ^ |       |       |   0.001 |    4.019 | 
     | B1_reg[3] | D ^      | DFQD2 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B1_reg[3]   | CP ^        | DFQD2  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin B0_reg[4]/CP 
Endpoint:   B0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[4] ^ |       |       |   0.001 |    4.019 | 
     | B0_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B0_reg[4]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin B1_reg[4]/CP 
Endpoint:   B1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[4] ^ |       |       |   0.001 |    4.019 | 
     | B1_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B1_reg[4]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin B1_reg[2]/CP 
Endpoint:   B1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[2] ^ |       |       |   0.001 |    4.019 | 
     | B1_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B1_reg[2]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin B0_reg[6]/CP 
Endpoint:   B0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[6] ^ |       |       |   0.001 |    4.019 | 
     | B0_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.004 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.982 | 
     | B0_reg[6]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin B1_reg[5]/CP 
Endpoint:   B1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.019
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[5] ^ |       |       |   0.001 |    4.019 | 
     | B1_reg[5] | D ^      | DFQD2 | 0.000 |   0.001 |    4.019 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B1_reg[5]   | CP ^        | DFQD2  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    4.019 | 
     | A1_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.018 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[6]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[0]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin A0_reg[0]/CP 
Endpoint:   A0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[0] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[0]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[5] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[5]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin A1_reg[2]/CP 
Endpoint:   A1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[2] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[2]   | CP ^        | DFQD1  | 0.002 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin B0_reg[7]/CP 
Endpoint:   B0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[7] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[7] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[7]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin B0_reg[1]/CP 
Endpoint:   B0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[1] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[1] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[1]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B1_reg[0]/CP 
Endpoint:   B1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[0] ^ |       |       |   0.001 |    4.020 | 
     | B1_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B1_reg[0]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] ^ |       |       |   0.001 |    4.020 | 
     | B1_reg[1] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B1_reg[1]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[5] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[5]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin B0_reg[3]/CP 
Endpoint:   B0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[3] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[3] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[3]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin B1_reg[7]/CP 
Endpoint:   B1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[7] ^ |       |       |   0.001 |    4.020 | 
     | B1_reg[7] | D ^      | DFQD2 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | B1_reg[7]   | CP ^        | DFQD2  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A1_reg[1]/CP 
Endpoint:   A1_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.038
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[1] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[1] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[1]   | CP ^        | DFQD1  | 0.003 |   0.038 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[1] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[1]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin B0_reg[2]/CP 
Endpoint:   B0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[2] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[2]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B0_reg[0]/CP 
Endpoint:   B0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[0] ^ |       |       |   0.001 |    4.020 | 
     | B0_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | B0_reg[0]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[7] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[7]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A0_reg[4]/CP 
Endpoint:   A0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[4] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[4]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A0_reg[2]/CP 
Endpoint:   A0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[2] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[2]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A0_reg[6]/CP 
Endpoint:   A0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[6] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[6]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.019
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[7] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[7]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[5] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[5]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A0_reg[3]/CP 
Endpoint:   A0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[3] ^ |       |       |   0.001 |    4.020 | 
     | A0_reg[3] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A0_reg[3]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A1_reg[4]/CP 
Endpoint:   A1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[4] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[4]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.039
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 4.020
- Arrival Time                  0.001
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    4.020 | 
     | A1_reg[3] | D ^      | DFQD1 | 0.000 |   0.001 |    4.020 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -4.019 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.014 |   0.014 |   -4.005 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.022 |   0.036 |   -3.983 | 
     | A1_reg[3]   | CP ^        | DFQD1  | 0.003 |   0.039 |   -3.980 | 
     +-----------------------------------------------------------------+ 

