/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_25z[10] ? celloutsig_0_8z[3] : celloutsig_0_15z[4];
  assign celloutsig_0_37z = celloutsig_0_32z[0] ? celloutsig_0_31z : celloutsig_0_22z[15];
  assign celloutsig_0_42z = celloutsig_0_8z[3] ? celloutsig_0_29z : celloutsig_0_8z[3];
  assign celloutsig_0_48z = celloutsig_0_8z[3] ? celloutsig_0_37z : celloutsig_0_17z;
  assign celloutsig_0_6z = celloutsig_0_1z[5] ? in_data[74] : celloutsig_0_4z[4];
  assign celloutsig_0_7z = celloutsig_0_0z[7] ? celloutsig_0_1z[7] : celloutsig_0_4z[0];
  assign celloutsig_0_77z = celloutsig_0_6z ? celloutsig_0_36z : celloutsig_0_23z;
  assign celloutsig_0_80z = celloutsig_0_77z ? celloutsig_0_48z : 1'h0;
  assign celloutsig_1_5z = celloutsig_1_2z ? 1'h0 : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_0z[9] ? celloutsig_0_4z[0] : in_data[45];
  assign celloutsig_1_18z = celloutsig_1_12z[2] ? in_data[140] : celloutsig_1_8z;
  assign celloutsig_0_11z = celloutsig_0_9z ? 1'h0 : celloutsig_0_1z[1];
  assign celloutsig_0_19z = celloutsig_0_15z[0] ? celloutsig_0_0z[0] : celloutsig_0_4z[3];
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? celloutsig_0_0z[6] : celloutsig_0_0z[1];
  assign celloutsig_0_21z = celloutsig_0_0z[10] ? celloutsig_0_4z[0] : celloutsig_0_12z[2];
  assign celloutsig_0_23z = celloutsig_0_8z[4] ? celloutsig_0_12z[1] : celloutsig_0_18z;
  assign celloutsig_0_26z = celloutsig_0_7z ? celloutsig_0_1z[4] : 1'h0;
  assign celloutsig_0_36z = celloutsig_0_13z[0] ^ celloutsig_0_4z[0];
  assign celloutsig_0_81z = celloutsig_0_26z ^ celloutsig_0_42z;
  assign celloutsig_1_0z = in_data[176] ^ in_data[178];
  assign celloutsig_1_2z = in_data[150] ^ in_data[129];
  assign celloutsig_1_3z = celloutsig_1_1z[2] ^ celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_1z[0] ^ celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_18z ^ celloutsig_1_12z[9];
  assign celloutsig_0_17z = celloutsig_0_13z[1] ^ celloutsig_0_4z[4];
  assign celloutsig_0_18z = celloutsig_0_12z[0] ^ celloutsig_0_4z[1];
  assign celloutsig_0_24z = in_data[10] ^ celloutsig_0_8z[3];
  assign celloutsig_0_29z = celloutsig_0_4z[4] ^ celloutsig_0_7z;
  assign celloutsig_0_0z = in_data[59:49] + in_data[34:24];
  assign celloutsig_0_32z = { celloutsig_0_1z[4:2], celloutsig_0_7z } + { celloutsig_0_15z[3:1], celloutsig_0_4z[0] };
  assign celloutsig_0_4z = in_data[42:38] + celloutsig_0_1z[7:3];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_4z } + celloutsig_0_0z[10:5];
  assign celloutsig_1_1z = in_data[134:131] + in_data[116:113];
  assign celloutsig_1_10z = in_data[155:137] + in_data[120:102];
  assign celloutsig_1_12z[10:1] = celloutsig_1_10z[18:9] + { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, _00_[5:3], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[92:84] + in_data[30:22];
  assign celloutsig_0_13z = celloutsig_0_0z[6:4] + celloutsig_0_1z[8:6];
  assign celloutsig_0_15z = { in_data[6:3], celloutsig_0_2z } + { celloutsig_0_0z[8:5], celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_8z[5:2] + celloutsig_0_4z[3:0];
  assign celloutsig_0_22z[17:1] = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z } + { celloutsig_0_4z[1:0], celloutsig_0_12z, celloutsig_0_4z[0], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_22z[14:13], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_8z[3] } + in_data[44:34];
  reg [2:0] _43_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _43_ <= 3'h0;
    else _43_ <= { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign _00_[5:3] = _43_;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_8z[4:2];
  assign { _00_[10:6], _00_[2:0] } = { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, 1'h0 };
  assign celloutsig_0_22z[0] = celloutsig_0_18z;
  assign celloutsig_1_12z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
