
---------- Begin Simulation Statistics ----------
final_tick                               2542177671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230819                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.18                       # Real time elapsed on the host
host_tick_rate                              669383902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195714                       # Number of instructions simulated
sim_ops                                       4195714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012168                       # Number of seconds simulated
sim_ticks                                 12167826500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.906667                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740358                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2625                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114090                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949529                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30850                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          211238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180388                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1154926                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71700                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30304                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195714                       # Number of instructions committed
system.cpu.committedOps                       4195714                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.796921                       # CPI: cycles per instruction
system.cpu.discardedOps                        316422                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618811                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479266                       # DTB hits
system.cpu.dtb.data_misses                       8409                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416935                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875008                       # DTB read hits
system.cpu.dtb.read_misses                       7524                       # DTB read misses
system.cpu.dtb.write_accesses                  201876                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604258                       # DTB write hits
system.cpu.dtb.write_misses                       885                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18273                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3688378                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163145                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687784                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17099028                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172505                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  987437                       # ITB accesses
system.cpu.itb.fetch_acv                          401                       # ITB acv
system.cpu.itb.fetch_hits                      981576                       # ITB hits
system.cpu.itb.fetch_misses                      5861                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11213601000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8860500      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19093000      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930708500      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12172263000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8203285500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3968977500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24322221                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85391      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541248     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839262     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592522     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195714                       # Class of committed instruction
system.cpu.quiesceCycles                        13432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7223193                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22908453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22908453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22908453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22908453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117479.246154                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117479.246154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117479.246154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117479.246154                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13146486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13146486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13146486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13146486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67417.876923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67417.876923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67417.876923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67417.876923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22558956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22558956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117494.562500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117494.562500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12946989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12946989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67432.234375                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67432.234375                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277855                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539683820000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277855                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204866                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204866                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130948                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34961                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88756                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41496                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11394560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11394560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6737408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6737849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160253                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002708                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051970                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159819     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160253                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836714036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379285250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473751250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5714176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4511168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10225344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5714176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5714176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2237504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2237504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34961                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34961                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469613534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370745589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840359122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469613534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469613534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183886909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183886909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183886909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469613534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370745589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024246031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123503                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10329                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2097                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045639250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4847676750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13688.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32438.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.257447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.978969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.894877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35410     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24657     29.63%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10105     12.14%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4721      5.67%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2478      2.98%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1477      1.77%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.08%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      0.74%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2850      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83217                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.009909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.415469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.740969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1285     17.21%     17.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5695     76.26%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.11%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6630     88.78%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.39%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.48%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.48%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9564288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7768384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10225344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7904192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12167821500                       # Total gap between requests
system.mem_ctrls.avgGap                      42954.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4480640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7768384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417794254.380599558353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368236677.273463785648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638436453.708474636078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123503                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581334750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266342000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298579005500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28911.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417585.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321478500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170843310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570907260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315669060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5316363780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195507840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7850837430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.212802                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455294750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11306411750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272769420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144965205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496108620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317939760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248855260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252357120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7693063065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.246282                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601898750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11159807750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12160626500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703852                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703852                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703852                       # number of overall hits
system.cpu.icache.overall_hits::total         1703852                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89347                       # number of overall misses
system.cpu.icache.overall_misses::total         89347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5504947500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5504947500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5504947500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5504947500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049825                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61613.120754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61613.120754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61613.120754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61613.120754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88756                       # number of writebacks
system.cpu.icache.writebacks::total             88756                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5415601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5415601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5415601500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5415601500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049825                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049825                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049825                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049825                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60613.131946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60613.131946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60613.131946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60613.131946                       # average overall mshr miss latency
system.cpu.icache.replacements                  88756                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703852                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703852                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5504947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5504947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61613.120754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61613.120754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5415601500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5415601500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60613.131946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60613.131946                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837682                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.783214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675744                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335300                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335300                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106287                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106287                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106287                       # number of overall misses
system.cpu.dcache.overall_misses::total        106287                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6811924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6811924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6811924000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6811924000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64089.907515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64089.907515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64089.907515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64089.907515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34785                       # number of writebacks
system.cpu.dcache.writebacks::total             34785                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36665                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4434470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4434470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4434470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4434470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048295                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048295                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.516417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.516417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.516417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.516417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3332019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3332019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66890.560697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66890.560697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2711466500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2711466500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66763.511683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66763.511683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61619.586004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61619.586004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723003500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723003500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59395.480713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59395.480713                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63411500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63411500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078827                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078827                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71895.124717                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71895.124717                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078827                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078827                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70895.124717                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70895.124717                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542177671500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.498069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.123865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.498069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998285                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741582987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   315523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.36                       # Real time elapsed on the host
host_tick_rate                              695582541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406238                       # Number of instructions simulated
sim_ops                                      89406238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197100                       # Number of seconds simulated
sim_ticks                                197099682000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.687137                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6211090                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8786733                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4066                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            392668                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9237431                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             332004                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1717026                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1385022                       # Number of indirect misses.
system.cpu.branchPred.lookups                10445423                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  478316                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        80271                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471565                       # Number of instructions committed
system.cpu.committedOps                      84471565                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.660176                       # CPI: cycles per instruction
system.cpu.discardedOps                       1226172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17053335                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32152082                       # DTB hits
system.cpu.dtb.data_misses                      36469                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3636065                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8728983                       # DTB read hits
system.cpu.dtb.read_misses                      10163                       # DTB read misses
system.cpu.dtb.write_accesses                13417270                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23423099                       # DTB write hits
system.cpu.dtb.write_misses                     26306                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4468                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49154448                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9562138                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24015322                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288268850                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214584                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12123262                       # ITB accesses
system.cpu.itb.fetch_acv                          115                       # ITB acv
system.cpu.itb.fetch_hits                    12122167                       # ITB hits
system.cpu.itb.fetch_misses                      1095                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54493     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63838                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88792                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29530     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33006     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62863                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28237     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28237     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56801                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180385915500     91.52%     91.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               241043500      0.12%     91.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               234729000      0.12%     91.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16240799500      8.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197102487500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855511                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903568                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6514                      
system.cpu.kern.mode_good::user                  6514                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797112                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887103                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118353604500     60.05%     60.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78748883000     39.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        393652321                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026413      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677190     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61199      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709093     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428784     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564234      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471565                       # Class of committed instruction
system.cpu.quiesceCycles                       547043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105383471                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          811                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2884426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5768197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20972207737                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20972207737                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20972207737                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20972207737                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117967.193931                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117967.193931                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117967.193931                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117967.193931                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           804                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   26                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    30.923077                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12073135038                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12073135038                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12073135038                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12073135038                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67910.535707                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67910.535707                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67910.535707                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67910.535707                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43910881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43910881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118040.002688                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118040.002688                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25310881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25310881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68040.002688                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68040.002688                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20928296856                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20928296856                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117967.041261                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117967.041261                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12047824157                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12047824157                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67910.264233                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67910.264233                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1027880                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1891129                       # Transaction distribution
system.membus.trans_dist::WritebackClean       423871                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568764                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1679992                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1679992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         423872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602497                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1271615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1271615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6846354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6854148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8481331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54255552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54255552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    255732352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    255741033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321351209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2887693                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016715                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2886886     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     807      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2887693                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7358500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15536777915                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12059716750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2234123000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27127808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146054208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173182528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27127808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27127808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121032256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121032256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          423872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2282097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2705977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1891129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1891129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137634966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741016964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878654528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137634966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137634966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      614066217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            614066217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      614066217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137634966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741016964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1492720744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2311811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    337852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2275322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7265083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2175564                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2705977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2314823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2705977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2314823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3012                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           156325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            123208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151149                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25557990750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13065910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74555153250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9780.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28530.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       633                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2280767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008860                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2705977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2314823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2563874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       635354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.099976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.991722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.259921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150515     23.69%     23.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117633     18.51%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59700      9.40%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37956      5.97%     57.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21661      3.41%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17805      2.80%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15697      2.47%     66.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12855      2.02%     68.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201532     31.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       635354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.266663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.148932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129502     90.52%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11059      7.73%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1242      0.87%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          735      0.51%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          440      0.31%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.159999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135902     95.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6109      4.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           933      0.65%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            60      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167243648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5938880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147955264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173182528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148148672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       848.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197099682000                       # Total gap between requests
system.mem_ctrls.avgGap                      39256.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21622528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145620608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147955264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 109703515.401917293668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 738817062.119866847992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2597.670350376314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750662114.208788990974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       423872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2282097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2314823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11578443000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  62975686000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1024250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4893622887750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27315.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27595.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    128031.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114037.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2270491440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1206768255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9303627060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5942249640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15558996960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77447523360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10469626560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122199283275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.987217                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26045754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6581640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164478318750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2266421640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1204605105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9355113600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6125852700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15558996960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78216037830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9822571200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122549599035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.764570                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24278519250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6581640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166245853000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1158000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926429737                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5492500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              554000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199119716000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24977778                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24977778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24977778                       # number of overall hits
system.cpu.icache.overall_hits::total        24977778                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       423872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         423872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       423872                       # number of overall misses
system.cpu.icache.overall_misses::total        423872                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25083844500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25083844500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25083844500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25083844500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25401650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25401650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25401650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25401650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59177.875632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59177.875632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59177.875632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59177.875632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       423871                       # number of writebacks
system.cpu.icache.writebacks::total            423871                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       423872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       423872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       423872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       423872                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24659972500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24659972500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24659972500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24659972500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58177.875632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58177.875632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58177.875632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58177.875632                       # average overall mshr miss latency
system.cpu.icache.replacements                 423871                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24977778                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24977778                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       423872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        423872                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25083844500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25083844500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25401650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25401650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59177.875632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59177.875632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       423872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       423872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24659972500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24659972500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58177.875632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58177.875632                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25240903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            423871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.548549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51227172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51227172                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27670546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27670546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27670546                       # number of overall hits
system.cpu.dcache.overall_hits::total        27670546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4142630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4142630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4142630                       # number of overall misses
system.cpu.dcache.overall_misses::total       4142630                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254373742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254373742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254373742000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254373742000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31813176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31813176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31813176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31813176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61403.925043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61403.925043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61403.925043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61403.925043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1713721                       # number of writebacks
system.cpu.dcache.writebacks::total           1713721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865643                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865643                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2276987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2276987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2276987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2276987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134463581000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134463581000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134463581000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134463581000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254857500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254857500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59053.293234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59053.293234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59053.293234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59053.293234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65465.579245                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65465.579245                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2282113                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7732845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7732845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48619467500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48619467500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8531670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8531670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60863.727975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60863.727975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35590295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35590295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254857500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254857500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.069972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59617.531329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59617.531329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168222.772277                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168222.772277                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19937701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19937701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3343805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3343805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 205754274500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 205754274500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61532.976504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61532.976504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1680010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1680010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98873286000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98873286000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58852.796114                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58852.796114                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103335                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103335                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5173                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5173                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    392543500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    392543500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047674                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047674                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75883.143244                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75883.143244                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5161                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5161                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    386662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    386662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047563                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047563                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74920.073629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74920.073629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108410                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108410                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108410                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108410                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199405316000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29771791                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2282113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.045713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66342301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66342301                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3156866872000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 523305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   523305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1493.08                       # Real time elapsed on the host
host_tick_rate                              278138264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   781337985                       # Number of instructions simulated
sim_ops                                     781337985                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.415284                       # Number of seconds simulated
sim_ticks                                415283884500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.952934                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31367372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36073966                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23064                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13282969                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40305070                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             132468                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1107762                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           975294                       # Number of indirect misses.
system.cpu.branchPred.lookups                50216351                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6807485                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        91631                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   691931747                       # Number of instructions committed
system.cpu.committedOps                     691931747                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.200361                       # CPI: cycles per instruction
system.cpu.discardedOps                      14878997                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                123697566                       # DTB accesses
system.cpu.dtb.data_acv                            14                       # DTB access violations
system.cpu.dtb.data_hits                    126697117                       # DTB hits
system.cpu.dtb.data_misses                      36932                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 97366234                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     98415751                       # DTB read hits
system.cpu.dtb.read_misses                      31174                       # DTB read misses
system.cpu.dtb.write_accesses                26331332                       # DTB write accesses
system.cpu.dtb.write_acv                           14                       # DTB write access violations
system.cpu.dtb.write_hits                    28281366                       # DTB write hits
system.cpu.dtb.write_misses                      5758                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              195704                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          593095552                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107994393                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         33149677                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       196807956                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.833083                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144629223                       # ITB accesses
system.cpu.itb.fetch_acv                         3210                       # ITB acv
system.cpu.itb.fetch_hits                   144620929                       # ITB hits
system.cpu.itb.fetch_misses                      8294                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   780      1.56%      1.56% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.01%      1.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19259     38.50%     40.06% # number of callpals executed
system.cpu.kern.callpal::rdps                    1131      2.26%     42.33% # number of callpals executed
system.cpu.kern.callpal::rti                     2793      5.58%     47.91% # number of callpals executed
system.cpu.kern.callpal::callsys                 1068      2.13%     50.04% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     50.05% # number of callpals executed
system.cpu.kern.callpal::rdunique               24987     49.95%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50024                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      76760                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8756     38.96%     38.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     425      1.89%     40.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13296     59.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22477                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8756     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      425      2.37%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8756     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17937                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             404409030000     97.38%     97.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               666762500      0.16%     97.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10199962000      2.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         415275754500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.658544                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.798016                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2766                      
system.cpu.kern.mode_good::user                  2766                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3573                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2766                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.774139                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.872693                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31383216000      7.56%      7.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         383892538500     92.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      780                       # number of times the context was actually changed
system.cpu.numCycles                        830567769                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24696974      3.57%      3.57% # Class of committed instruction
system.cpu.op_class_0::IntAlu               542955293     78.47%     82.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  89072      0.01%     82.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 85061      0.01%     82.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22284      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7428      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::MemRead               95701604     13.83%     95.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27896570      4.03%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             38817      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            38342      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               400302      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                691931747                       # Class of committed instruction
system.cpu.tickCycles                       633759813                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1741337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3482674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1308716                       # Transaction distribution
system.membus.trans_dist::WriteReq                425                       # Transaction distribution
system.membus.trans_dist::WriteResp               425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       722635                       # Transaction distribution
system.membus.trans_dist::WritebackClean       568526                       # Transaction distribution
system.membus.trans_dist::CleanEvict           450176                       # Transaction distribution
system.membus.trans_dist::ReadExReq            432621                       # Transaction distribution
system.membus.trans_dist::ReadExResp           432621                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         568526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        740190                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1705578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1705578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3518433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3519283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5224861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     72771328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     72771328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    121308544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    121311944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194083272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1741762                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006294                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1741693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      69      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1741762                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1062500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9017806500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6247422500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3011057000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36385664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       75059904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111445568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36385664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36385664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46248640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46248640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          568526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1172811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1741337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       722635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             722635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          87616364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         180743599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             268359963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     87616364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87616364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111366325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111366325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111366325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         87616364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        180743599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            379726288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1277586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    500342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1145022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000487075250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        76713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        76713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4599287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1201852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1741337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1291132                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1741337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1291132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95973                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13546                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             81080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            102360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            116507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           101225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            90435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             87418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            101589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             96494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            102230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            63575                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20804632000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8226820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51655207000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12644.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31394.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1220402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  961147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1741337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1291132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1545422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  77463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  76994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  76757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  76717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       741415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.315456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.748519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.737669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       271036     36.56%     36.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       210238     28.36%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94167     12.70%     77.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47958      6.47%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37086      5.00%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18000      2.43%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17662      2.38%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8824      1.19%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36444      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       741415                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        76713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.447825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.595620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.620052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9977     13.01%     13.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         60080     78.32%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3762      4.90%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1380      1.80%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           662      0.86%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           313      0.41%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          209      0.27%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          121      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           94      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           45      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           20      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           18      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         76713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        76713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.625348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52572     68.53%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              891      1.16%     69.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21123     27.54%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1562      2.04%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              477      0.62%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         76713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105303296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6142272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81765632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111445568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82632448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       253.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    268.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  415283864000                       # Total gap between requests
system.mem_ctrls.avgGap                     136945.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32021888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     73281408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     81765632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 77108429.185866951942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 176460996.285060524940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196890934.254396766424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       568526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1172811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1291132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16200983000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  35454224000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9905695546500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28496.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30230.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7672101.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2692729620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1431242505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5718882960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3073306320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32782439040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     137135178240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43986756480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       226820535165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.181886                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113099513500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13867360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 288317011000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2600887800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1382427420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6029016000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3595703040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32782439040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     139419404790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42063197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       227873075370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.716393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108090938750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13867360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 293325585750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 425                       # Transaction distribution
system.iobus.trans_dist::WriteResp                425                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1062500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              425000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    415283884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146116052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146116052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146116052                       # number of overall hits
system.cpu.icache.overall_hits::total       146116052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       568525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         568525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       568525                       # number of overall misses
system.cpu.icache.overall_misses::total        568525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  34754915500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34754915500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  34754915500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34754915500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146684577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146684577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146684577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146684577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003876                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003876                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003876                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003876                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61131.727716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61131.727716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61131.727716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61131.727716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       568526                       # number of writebacks
system.cpu.icache.writebacks::total            568526                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       568525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       568525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       568525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       568525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34186389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34186389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34186389500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34186389500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003876                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003876                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003876                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003876                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60131.725958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60131.725958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60131.725958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60131.725958                       # average overall mshr miss latency
system.cpu.icache.replacements                 568526                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146116052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146116052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       568525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        568525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  34754915500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34754915500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146684577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146684577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61131.727716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61131.727716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       568525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       568525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34186389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34186389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003876                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003876                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60131.725958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60131.725958                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146901443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            569038                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            258.157527                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293937680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293937680                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    123462369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        123462369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    123462369                       # number of overall hits
system.cpu.dcache.overall_hits::total       123462369                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1683417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1683417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1683417                       # number of overall misses
system.cpu.dcache.overall_misses::total       1683417                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104978389500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104978389500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104978389500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104978389500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    125145786                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    125145786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    125145786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125145786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013452                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62360.300211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62360.300211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62360.300211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62360.300211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       722635                       # number of writebacks
system.cpu.dcache.writebacks::total            722635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       515585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       515585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       515585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       515585                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1167832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1167832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1167832                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1167832                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71962544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71962544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71962544000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71962544000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009332                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009332                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61620.630365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61620.630365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61620.630365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61620.630365                       # average overall mshr miss latency
system.cpu.dcache.replacements                1172811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     96468752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        96468752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       834900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        834900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  53731304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53731304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     97303652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97303652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64356.574440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64356.574440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       735218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       735218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  46761699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46761699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63602.495450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63602.495450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26993617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26993617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       848517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       848517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51247085500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51247085500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27842134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27842134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60396.062189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60396.062189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       415903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       415903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       432614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       432614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          425                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          425                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25200844500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25200844500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58252.494140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58252.494140                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4979                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4979                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    357417000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    357417000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060376                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060376                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71784.896566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71784.896566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4979                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4979                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    352438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    352438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70784.896566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70784.896566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415283884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125219297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1173835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.675382                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         251793931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        251793931                       # Number of data accesses

---------- End Simulation Statistics   ----------
