['text':' -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 2 -*-
 * vim: set ts=8 sts=2 et sw=2 tw=80:
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/. ','line_number':1,'multiline':True]['text':' for __cpuid','line_number':22,'multiline':False]['text':' for _xgetbv','line_number':24,'multiline':False]['text':' static ','line_number':43,'multiline':True]['text':' Data relocations can be for Values or for raw pointers. If a Value is','line_number':56,'multiline':False]['text':' zero-tagged, we can trace it as if it were a raw pointer. If a Value','line_number':57,'multiline':False]['text':' is not zero-tagged, we have to interpret it as a Value to ensure that the','line_number':58,'multiline':False]['text':' tag bits are masked off to recover the actual pointer.','line_number':59,'multiline':False]['text':' This relocation is a Value with a non-zero tag.','line_number':63,'multiline':False]['text':' This relocation is a raw pointer or a Value with a zero tag.','line_number':78,'multiline':False]['text':' Crash diagnostics for bug 1124397. Check the code buffer has not been','line_number':94,'multiline':False]['text':' poisoned with 0xE5 bytes.','line_number':95,'multiline':False]['text':' We use a variety of low-level mechanisms to get at the xgetbv','line_number':249,'multiline':False]['text':' instruction, including spelling out the xgetbv instruction as bytes,','line_number':250,'multiline':False]['text':' because older compilers and assemblers may not recognize the instruction','line_number':251,'multiline':False]['text':' by name.','line_number':252,'multiline':False]['text':' xgetbv returns its results in %eax and %edx, and for our purposes here,','line_number':257,'multiline':False]['text':' we're only interested in the %eax value.','line_number':258,'multiline':False]['text':' Some older 32-bits processors don't fill the ecx register with cpuid, so','line_number':280,'multiline':False]['text':' clobber it before calling cpuid, so that there's no risk of picking','line_number':281,'multiline':False]['text':' random bits indicating SSE3/SSE4 are present. Also make sure that it's','line_number':282,'multiline':False]['text':' set to 0 as an input for BMI detection on all platforms.','line_number':283,'multiline':False]['text':' On x86, preserve ebx. The compiler needs it for PIC mode.','line_number':289,'multiline':False]['text':' If the hardware supports AVX, check whether the OS supports it too.','line_number':338,'multiline':False]['text':' CMOV instruction are supposed to be supported by all CPU which have SSE2','line_number':346,'multiline':False]['text':' enabled. While this might be true, this is not guaranteed by any','line_number':347,'multiline':False]['text':' documentation, nor AMD, nor Intel.','line_number':348,'multiline':False]