{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467274752360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274752364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:19:12 2016 " "Processing started: Thu Jun 30 17:19:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274752364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467274752364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467274752365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467274753055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram01-SYN " "Found design unit 1: ram01-SYN" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIMPLE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE " "Found entity 1: SIMPLE" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/014/a0147801/hard3/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/014/a0147801/hard3/alu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "/home/014/a0147801/hard3/shifter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "/home/014/a0147801/hard3/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(11) " "Verilog HDL information at szcv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467274753905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/014/a0147801/hard3/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "output_files/7seg.bdf" "" { Schematic "/home/014/a0147801/hard3/output_files/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/014/a0147801/hard3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "mul1.v" "" { Text "/home/014/a0147801/hard3/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 1 1 " "Found 1 design units, including 1 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467274753955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rab.v 1 1 " "Found 1 design units, including 1 entities, in source file rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "out_reg.v" "" { Text "/home/014/a0147801/hard3/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274753983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274753983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE " "Elaborating entity \"SIMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467274754185 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 176 1784 1896 176 "" "" } { 168 1896 1896 176 "" "" } { 192 1808 1896 192 "" "" } { 184 1896 1896 192 "" "" } { 344 1848 1896 344 "" "" } { 344 1896 1896 352 "" "" } { 416 1792 1872 416 "" "" } { 416 1872 1872 488 "" "" } { 432 1784 1864 432 "" "" } { 432 1864 1864 496 "" "" } { 496 1864 1896 496 "" "" } { 496 1896 1896 504 "" "" } { 440 1776 1856 440 "" "" } { 440 1856 1856 520 "" "" } { 448 1768 1840 448 "" "" } { 448 1840 1840 536 "" "" } { 464 1760 1824 464 "" "" } { 688 1808 1896 688 "" "" } { 680 1896 1896 688 "" "" } { 464 1824 1824 664 "" "" } { 440 1624 1760 456 "d\[12\]" "" } { 512 1624 1760 528 "d\[15\]" "" } { 152 1768 1768 168 "" "" } { 176 1784 1784 192 "" "" } { 192 1808 1808 216 "" "" } { 200 1624 1808 216 "d\[2\]" "" } { 200 1896 1896 240 "" "" } { 224 1624 1896 240 "d\[3\]" "" } { 264 1896 1896 320 "" "" } { 248 1624 1896 264 "d\[4\]" "" } { 272 1624 1880 288 "d\[5\]" "" } { 288 1880 1880 336 "" "" } { 312 1848 1848 344 "" "" } { 296 1624 1848 312 "d\[6\]" "" } { 336 1824 1824 368 "" "" } { 360 1792 1792 416 "" "" } { 344 1624 1792 360 "d\[8\]" "" } { 384 1784 1784 432 "" "" } { 368 1624 1784 384 "d\[9\]" "" } { 408 1776 1776 440 "" "" } { 392 1624 1776 408 "d\[10\]" "" } { 432 1768 1768 448 "" "" } { 416 1624 1768 432 "d\[11\]" "" } { 456 1760 1760 464 "" "" } { 480 1808 1808 688 "" "" } { 464 1624 1808 480 "d\[13\]" "" } { 504 1792 1792 696 "" "" } { 528 1760 1760 712 "" "" } { 176 1624 1784 192 "d\[1\]" "" } { 240 1624 1624 264 "" "" } { 264 1624 1624 288 "" "" } { 288 1624 1624 312 "" "" } { 312 1624 1624 336 "" "" } { 336 1624 1624 360 "" "" } { 360 1624 1624 384 "" "" } { 384 1624 1624 408 "" "" } { 408 1624 1624 432 "" "" } { 432 1624 1624 456 "" "" } { 456 1624 1624 480 "" "" } { 480 1624 1624 504 "" "" } { 504 1624 1624 528 "" "" } { 152 1624 1624 168 "" "" } { 168 1624 1624 192 "" "" } { 192 1624 1624 216 "" "" } { 216 1624 1624 240 "" "" } { 664 1824 1896 664 "" "" } { 696 1792 1896 696 "" "" } { 712 1760 1896 712 "" "" } { 488 1624 1792 504 "d\[14\]" "" } { 488 1872 1896 488 "" "" } { 520 1856 1896 520 "" "" } { 536 1840 1896 536 "" "" } { 320 1624 1824 336 "d\[7\]" "" } { 336 1880 1896 336 "" "" } { 368 1824 1896 368 "" "" } { 152 1624 1768 168 "d\[0\]" "" } { 152 1768 1896 152 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1467274754232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst7 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst7\"" {  } { { "SIMPLE.bdf" "inst7" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 1896 2048 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst\"" {  } { { "SIMPLE.bdf" "inst" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 816 1504 1672 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst26 " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst26\"" {  } { { "SIMPLE.bdf" "inst26" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 1496 1664 680 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir1\"" {  } { { "SIMPLE.bdf" "ir1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 288 904 1016 480 "ir1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst27 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst27\"" {  } { { "SIMPLE.bdf" "inst27" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -72 992 1224 40 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754336 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(15) " "Verilog HDL Case Statement information at phase_counter.v(15): all case item expressions in this case statement are onehot" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467274754348 "|SIMPLE|phase_counter:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:ram1 " "Elaborating entity \"ram01\" for hierarchy \"ram01:ram1\"" {  } { { "SIMPLE.bdf" "ram1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 600 816 248 "ram1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "altsyncram_component" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./output_files/SIMPLE.mif " "Parameter \"init_file\" = \"./output_files/SIMPLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754586 ""}  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467274754586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jie1 " "Found entity 1: altsyncram_jie1" {  } { { "db/altsyncram_jie1.tdf" "" { Text "/home/014/a0147801/hard3/db/altsyncram_jie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274754663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274754663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jie1 ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated " "Elaborating entity \"altsyncram_jie1\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "SIMPLE.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 160 352 216 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:mul5 " "Elaborating entity \"mul5\" for hierarchy \"mul5:mul5\"" {  } { { "SIMPLE.bdf" "mul5" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 -144 80 216 "mul5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "SIMPLE.bdf" "adder" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -8 160 328 72 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:inst21 " "Elaborating entity \"mul4\" for hierarchy \"mul4:inst21\"" {  } { { "SIMPLE.bdf" "inst21" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1240 760 968 1352 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:calc1 " "Elaborating entity \"calc\" for hierarchy \"calc:calc1\"" {  } { { "SIMPLE.bdf" "calc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1024 1144 1256 1208 "calc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754898 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "s2 calc.v(26) " "Verilog HDL warning at calc.v(26): object s2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "z2 calc.v(26) " "Verilog HDL warning at calc.v(26): object z2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift calc.v(29) " "Verilog HDL warning at calc.v(29): object shift used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"result1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"z1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 calc.v(149) " "Verilog HDL assignment warning at calc.v(149): truncated value with size 17 to match size of target (16)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work0 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work0\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work1 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754921 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code calc.v(190) " "Verilog HDL Always Construct warning at calc.v(190): inferring latch(es) for variable \"code\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 calc.v(29) " "Net \"shift\" at calc.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s2 0 calc.v(26) " "Net \"s2\" at calc.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "z2 0 calc.v(26) " "Net \"z2\" at calc.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] calc.v(193) " "Inferred latch for \"code\[0\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] calc.v(193) " "Inferred latch for \"code\[1\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] calc.v(193) " "Inferred latch for \"code\[2\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\] calc.v(193) " "Inferred latch for \"code\[3\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1 calc.v(115) " "Inferred latch for \"v1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1 calc.v(115) " "Inferred latch for \"z1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 calc.v(115) " "Inferred latch for \"s1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 calc.v(115) " "Inferred latch for \"c1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] calc.v(115) " "Inferred latch for \"result1\[0\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] calc.v(115) " "Inferred latch for \"result1\[1\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754922 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] calc.v(115) " "Inferred latch for \"result1\[2\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] calc.v(115) " "Inferred latch for \"result1\[3\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] calc.v(115) " "Inferred latch for \"result1\[4\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] calc.v(115) " "Inferred latch for \"result1\[5\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] calc.v(115) " "Inferred latch for \"result1\[6\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] calc.v(115) " "Inferred latch for \"result1\[7\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] calc.v(115) " "Inferred latch for \"result1\[8\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] calc.v(115) " "Inferred latch for \"result1\[9\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] calc.v(115) " "Inferred latch for \"result1\[10\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754923 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] calc.v(115) " "Inferred latch for \"result1\[11\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754924 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] calc.v(115) " "Inferred latch for \"result1\[12\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754924 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] calc.v(115) " "Inferred latch for \"result1\[13\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754924 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] calc.v(115) " "Inferred latch for \"result1\[14\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754924 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] calc.v(115) " "Inferred latch for \"result1\[15\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274754924 "|SIMPLE|calc:calc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst19 " "Elaborating entity \"rab\" for hierarchy \"rab:inst19\"" {  } { { "SIMPLE.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 776 1096 1240 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst25 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst25\"" {  } { { "SIMPLE.bdf" "inst25" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 936 1128 680 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:register_file " "Elaborating entity \"rf\" for hierarchy \"rf:register_file\"" {  } { { "SIMPLE.bdf" "register_file" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 616 528 744 760 "register_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:inst20 " "Elaborating entity \"szcv\" for hierarchy \"szcv:inst20\"" {  } { { "SIMPLE.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 984 688 840 1096 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274754994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "szcv_reg szcv.v(8) " "Verilog HDL or VHDL warning at szcv.v(8): object \"szcv_reg\" assigned a value but never read" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467274755000 "|SIMPLE|szcv:inst20"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467274757351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467274757709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467274757709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "684 " "Implemented 684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467274758444 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467274758444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "633 " "Implemented 633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467274758444 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467274758444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467274758444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274758474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:19:18 2016 " "Processing ended: Thu Jun 30 17:19:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274758474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274758474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274758474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467274758474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467274760825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274760827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:19:20 2016 " "Processing started: Thu Jun 30 17:19:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274760827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1467274760827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1467274760827 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1467274760901 ""}
{ "Info" "0" "" "Project  = SIMPLE" {  } {  } 0 0 "Project  = SIMPLE" 0 0 "Fitter" 0 0 1467274760902 ""}
{ "Info" "0" "" "Revision = SIMPLE" {  } {  } 0 0 "Revision = SIMPLE" 0 0 "Fitter" 0 0 1467274760903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467274761079 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SIMPLE EP1C6Q240C8 " "Selected device EP1C6Q240C8 for design \"SIMPLE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467274761145 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a15 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a14 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a7 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a6 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a4 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a5 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a11 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a12 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a13 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a8 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a9 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a10 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a3 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a2 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a1 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a0 " "Atom \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1467274761231 "|SIMPLE|ram01:ram1|altsyncram:altsyncram_component|altsyncram_jie1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1467274761231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467274762121 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Device EP1C12Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467274762597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467274762597 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Pin ~nCSO~ is reserved at location 24" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147801/hard3/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467274762630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Pin ~ASDO~ is reserved at location 37" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147801/hard3/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467274762630 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467274762630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1467274762809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SIMPLE.sdc " "Synopsys Design Constraints File file not found: 'SIMPLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1467274762812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1467274762819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1467274762835 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467274762857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467274762858 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1467274763044 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1467274763045 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -168 656 832 -152 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1467274763080 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ir:ir1\|ir_out\[15\] Global clock " "Automatically promoted some destinations of signal \"ir:ir1\|ir_out\[15\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul6:inst26\|enable~0 " "Destination \"mul6:inst26\|enable~0\" may be non-global or may not use global clock" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/mul6.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[14\]~0 " "Destination \"mul4:inst21\|result\[14\]~0\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[15\]~3 " "Destination \"mul4:inst21\|result\[15\]~3\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reg_enable~1 " "Destination \"reg_enable~1\" may be non-global or may not use global clock" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 712 440 504 760 "reg_enable" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[14\]~5 " "Destination \"mul4:inst21\|result\[14\]~5\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[13\]~7 " "Destination \"mul4:inst21\|result\[13\]~7\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[12\]~9 " "Destination \"mul4:inst21\|result\[12\]~9\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[11\]~11 " "Destination \"mul4:inst21\|result\[11\]~11\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[10\]~13 " "Destination \"mul4:inst21\|result\[10\]~13\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mul4:inst21\|result\[9\]~15 " "Destination \"mul4:inst21\|result\[9\]~15\" may be non-global or may not use global clock" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1467274763080 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1467274763080 ""}  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1467274763080 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1467274763081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1467274763087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467274763116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467274763117 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1467274763137 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467274763137 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1467274763188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467274763189 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467274763365 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467274763369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467274763677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467274764122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467274764134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467274765495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467274765495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467274765592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X12_Y0 X23_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } { { "loc" "" { Generic "/home/014/a0147801/hard3/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10"} 12 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1467274766278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467274766278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467274767463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1467274767466 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467274767466 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1467274767501 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1467274767505 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467274767507 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467274768502 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1467274768625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467274768630 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467274768644 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1467274768675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/output_files/SIMPLE.fit.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/output_files/SIMPLE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467274768869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274769140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:19:29 2016 " "Processing ended: Thu Jun 30 17:19:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274769140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274769140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274769140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467274769140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1467274772584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274772587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:19:32 2016 " "Processing started: Thu Jun 30 17:19:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274772587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1467274772587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1467274772587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1467274773266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274773660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:19:33 2016 " "Processing ended: Thu Jun 30 17:19:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274773660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274773660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274773660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1467274773660 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1467274774480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1467274776324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:19:35 2016 " "Processing started: Thu Jun 30 17:19:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274776326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467274776326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SIMPLE -c SIMPLE " "Command: quartus_sta SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467274776326 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1467274776376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467274776572 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1467274776728 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SIMPLE.sdc " "Synopsys Design Constraints File file not found: 'SIMPLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1467274776763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1467274776764 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ir:ir1\|ir_out\[15\] ir:ir1\|ir_out\[15\] " "create_clock -period 1.000 -name ir:ir1\|ir_out\[15\] ir:ir1\|ir_out\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776769 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776769 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1467274776775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467274776813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.393 " "Worst-case setup slack is -7.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.393     -1709.653 clk  " "   -7.393     -1709.653 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.292       -85.038 ir:ir1\|ir_out\[15\]  " "   -6.292       -85.038 ir:ir1\|ir_out\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467274776816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.049 " "Worst-case hold slack is -1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049        -8.276 clk  " "   -1.049        -8.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082         0.000 ir:ir1\|ir_out\[15\]  " "    0.082         0.000 ir:ir1\|ir_out\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467274776824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467274776828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467274776833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583     -1185.147 clk  " "   -1.583     -1185.147 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ir:ir1\|ir_out\[15\]  " "    0.500         0.000 ir:ir1\|ir_out\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467274776837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467274776837 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1467274776965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467274776985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467274776985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274777061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:19:37 2016 " "Processing ended: Thu Jun 30 17:19:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274777061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274777061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274777061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467274777061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467274779986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274779989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:19:39 2016 " "Processing started: Thu Jun 30 17:19:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274779989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467274779989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467274779990 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "SIMPLE.vho SIMPLE_vhd.sdo /home/014/a0147801/hard3/simulation/modelsim/ simulation " "Generated files \"SIMPLE.vho\" and \"SIMPLE_vhd.sdo\" in directory \"/home/014/a0147801/hard3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1467274780624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274780698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:19:40 2016 " "Processing ended: Thu Jun 30 17:19:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274780698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274780698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274780698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467274780698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467274781319 ""}
