// Seed: 3244886174
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output logic id_9
);
  always @(posedge id_7 or posedge id_5)
    if (1) begin
      id_4 <= 1;
      id_9 = 1 === {id_8, 1'b0};
    end else id_6 = id_5;
endmodule
`define pp_10 0
