 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:58:44 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_21 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_21/CK (DFFR_X1)                                     0.0000     0.0000 r
  R_21/Q (DFFR_X1)                                      0.6805     0.6805 f
  U1198/ZN (NAND3_X2)                                   0.1937     0.8742 r
  U566/ZN (INV_X2)                                      0.0508     0.9250 f
  U1199/ZN (NAND2_X2)                                   0.0860     1.0111 r
  U1203/ZN (NAND3_X2)                                   0.0817     1.0928 f
  U1204/ZN (NAND2_X4)                                   0.1184     1.2111 r
  U1246/ZN (NAND2_X4)                                   0.0770     1.2882 f
  U813/ZN (NOR2_X2)                                     0.1264     1.4145 r
  U1249/ZN (NOR2_X1)                                    0.0849     1.4995 f
  U1250/ZN (NAND2_X2)                                   0.1252     1.6247 r
  U1260/ZN (XNOR2_X2)                                   0.2779     1.9026 r
  U1261/ZN (NOR2_X2)                                    0.0672     1.9698 f
  dut_sram_read_address_reg[4]/D (DFFR_X2)              0.0000     1.9698 f
  data arrival time                                                1.9698

  clock clk (rise edge)                                 2.4350     2.4350
  clock network delay (ideal)                           0.0000     2.4350
  clock uncertainty                                    -0.0500     2.3850
  dut_sram_read_address_reg[4]/CK (DFFR_X2)             0.0000     2.3850 r
  library setup time                                   -0.4149     1.9701
  data required time                                               1.9701
  --------------------------------------------------------------------------
  data required time                                               1.9701
  data arrival time                                               -1.9698
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
