#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 12 12:47:26 2019
# Process ID: 32013
# Current directory: /home/pedro/Development/VCS-1
# Command line: vivado
# Log file: /home/pedro/Development/VCS-1/vivado.log
# Journal file: /home/pedro/Development/VCS-1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/Development/Xilinx/Builds/2019.1/IP_Repo_ZU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pedro/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 6633.441 ; gain = 260.703 ; free physical = 581 ; free virtual = 14303
open_bd_design {/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - Ethernet_LEDs
Adding component instance block -- sundance.com:user:SPI_US_Buffering:1.0 - SPI_US_Buffering
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - IOs
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_LEDs
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - C_LEDs
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ADC_UART_RQs
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_2
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_3
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - FMC_I2C
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - PLPS_INT
Adding component instance block -- xilinx.com:ip:v_tpg:8.0 - v_tpg_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- trenz.biz:user:video_io_to_hdmi:1.0 - video_io_to_hdmi_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- trenz.biz:user:axis_fb_conv:1.0 - axis_fb_conv_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_mem
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_75M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - PLPS_INT_HDMI
Successfully read diagram <design_1> from BD file </home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6758.887 ; gain = 50.441 ; free physical = 372 ; free virtual = 13774
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU_MIO_13_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_13_SLEW {slow} CONFIG.PSU_MIO_14_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_14_SLEW {slow} CONFIG.PSU_MIO_15_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_15_SLEW {slow} CONFIG.PSU_MIO_16_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_16_SLEW {slow} CONFIG.PSU_MIO_17_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_17_SLEW {slow} CONFIG.PSU_MIO_18_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_18_SLEW {slow} CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_19_SLEW {slow} CONFIG.PSU_MIO_20_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_20_SLEW {slow} CONFIG.PSU_MIO_21_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_21_SLEW {slow} CONFIG.PSU_MIO_22_SLEW {slow} CONFIG.PSU_MIO_23_SLEW {slow} CONFIG.PSU_MIO_46_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_46_SLEW {slow} CONFIG.PSU_MIO_47_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_47_SLEW {slow} CONFIG.PSU_MIO_48_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_48_SLEW {slow} CONFIG.PSU_MIO_49_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_49_SLEW {slow} CONFIG.PSU_MIO_50_INPUT_TYPE {schmitt} CONFIG.PSU_MIO_50_SLEW {slow} CONFIG.PSU_MIO_51_SLEW {slow}] [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
endgroup
save_bd_design
Wrote  : </home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_mem/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_mem/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /video_io_to_hdmi_0/vid_io_in_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk1 
WARNING: [BD 41-1771] Block interface /ADC_UART_1/UART has associated board param 'UARTLITE_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_adc_uart_1'. This interface is connected to an external interface /UART_1, whose name 'UART_1' does not match with the board interface name 'fmc_lpc_connector_adc_uart_1'.
This is a visual-only issue - this interface /ADC_UART_1/UART will be connected to board interface 'fmc_lpc_connector_adc_uart_1'. If desired, please change the name of this port /UART_1 manually.
WARNING: [BD 41-1771] Block interface /ADC_UART_2/UART has associated board param 'UARTLITE_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_adc_uart_2'. This interface is connected to an external interface /UART_2, whose name 'UART_2' does not match with the board interface name 'fmc_lpc_connector_adc_uart_2'.
This is a visual-only issue - this interface /ADC_UART_2/UART will be connected to board interface 'fmc_lpc_connector_adc_uart_2'. If desired, please change the name of this port /UART_2 manually.
WARNING: [BD 41-1771] Block interface /ADC_UART_3/UART has associated board param 'UARTLITE_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_adc_uart_3'. This interface is connected to an external interface /UART_3, whose name 'UART_3' does not match with the board interface name 'fmc_lpc_connector_adc_uart_3'.
This is a visual-only issue - this interface /ADC_UART_3/UART will be connected to board interface 'fmc_lpc_connector_adc_uart_3'. If desired, please change the name of this port /UART_3 manually.
WARNING: [BD 41-1771] Block interface /ADC_UART_RQs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_adc_uart_rq'. This interface is connected to an external interface /UART_RQ, whose name 'UART_RQ' does not match with the board interface name 'fmc_lpc_connector_adc_uart_rq'.
This is a visual-only issue - this interface /ADC_UART_RQs/GPIO will be connected to board interface 'fmc_lpc_connector_adc_uart_rq'. If desired, please change the name of this port /UART_RQ manually.
WARNING: [BD 41-1771] Block interface /C_LEDs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'onboardleds'. This interface is connected to an external interface /C_Board_LEDs, whose name 'C_Board_LEDs' does not match with the board interface name 'onboardleds'.
This is a visual-only issue - this interface /C_LEDs/GPIO will be connected to board interface 'onboardleds'. If desired, please change the name of this port /C_Board_LEDs manually.
WARNING: [BD 41-1771] Block interface /FMC_I2C/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_i2c_fmcbus'. This interface is connected to an external interface /I2C, whose name 'I2C' does not match with the board interface name 'fmc_lpc_connector_i2c_fmcbus'.
This is a visual-only issue - this interface /FMC_I2C/IIC will be connected to board interface 'fmc_lpc_connector_i2c_fmcbus'. If desired, please change the name of this port /I2C manually.
WARNING: [BD 41-1771] Block interface /IOs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_dios'. This interface is connected to an external interface /DIO, whose name 'DIO' does not match with the board interface name 'fmc_lpc_connector_dios'.
This is a visual-only issue - this interface /IOs/GPIO will be connected to board interface 'fmc_lpc_connector_dios'. If desired, please change the name of this port /DIO manually.
WARNING: [BD 41-1771] Block interface /IOs/GPIO2 has associated board param 'GPIO2_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_onboardgpios'. This interface is connected to an external interface /GPIO, whose name 'GPIO' does not match with the board interface name 'fmc_lpc_connector_onboardgpios'.
This is a visual-only issue - this interface /IOs/GPIO2 will be connected to board interface 'fmc_lpc_connector_onboardgpios'. If desired, please change the name of this port /GPIO manually.
WARNING: [BD 41-1771] Block interface /M_LEDs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'fmc_lpc_connector_onboardleds'. This interface is connected to an external interface /M_Board_LEDs, whose name 'M_Board_LEDs' does not match with the board interface name 'fmc_lpc_connector_onboardleds'.
This is a visual-only issue - this interface /M_LEDs/GPIO will be connected to board interface 'fmc_lpc_connector_onboardleds'. If desired, please change the name of this port /M_Board_LEDs manually.
Wrote  : </home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_LEDs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_US_Buffering .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IOs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_LEDs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block C_LEDs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_UART_RQs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_UART_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_UART_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_UART_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FMC_I2C .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PLPS_INT .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_io_to_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fb_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_75M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PLPS_INT_HDMI .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m10_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_mem/s00_couplers/auto_us .
Exporting to file /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 92ce6adfd5c9bd82; cache size = 29.676 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 0fad06f80b8f1868; cache size = 29.676 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5f828e4df49e69c9; cache size = 29.676 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = b2a84d64d574477d; cache size = 29.676 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = fe324a0377375d21; cache size = 29.676 MB.
[Sat Oct 12 13:02:01 2019] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
synth_1: /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.runs/synth_1/runme.log
[Sat Oct 12 13:02:01 2019] Launched impl_1...
Run output will be captured here: /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 7403.285 ; gain = 237.887 ; free physical = 671 ; free virtual = 12881
file copy -force /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.runs/impl_1/design_1_wrapper.sysdef /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.sdk -hwspec /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.sdk -hwspec /home/pedro/Development/Xilinx/Builds/2019.1/ZU4EV/FM191_ZU4EV/FM191_ZU4EV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 14:35:48 2019...
