{
	"author": [
		"Meng Chiy Lin",
		"Jwu E. Chen",
		"Chung-Len Lee"
	],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/LinCL94",
	"pages": "508-512",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"tran",
		"a",
		"fast",
		"and",
		"memori",
		"effici",
		"path",
		"delay",
		"fault",
		"simul"
	],
	"tag": [
		"fault",
		"named",
		"performance"
	],
	"title": "TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}