{
  "module_name": "core-imp-def.json",
  "hash_id": "b9925ffe67c6d26523932c050dfba367b19a4eadfcf70fc25f543a878da8e225",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_INNER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_OUTER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"BUS_ACCESS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"BUS_ACCESS_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"MEM_ACCESS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"MEM_ACCESS_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"UNALIGNED_LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"UNALIGNED_ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"UNALIGNED_LDST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_UNDEF\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_SVC\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_PABORT\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_DABORT\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_IRQ\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_FIQ\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_SMC\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_HVC\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_TRAP_PABORT\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_TRAP_DABORT\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_TRAP_OTHER\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_TRAP_IRQ\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_TRAP_FIQ\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}