
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003761                       # Number of seconds simulated
sim_ticks                                  3760683642                       # Number of ticks simulated
final_tick                               533332027896                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58166                       # Simulator instruction rate (inst/s)
host_op_rate                                    73659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108022                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888716                       # Number of bytes of host memory used
host_seconds                                 34813.94                       # Real time elapsed on the host
sim_insts                                  2024994055                       # Number of instructions simulated
sim_ops                                    2564362310                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       567040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       576768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1154816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            153600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4506                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9022                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1200                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1200                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1565673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    150781096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1361455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    153367859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               307076082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1565673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1361455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2927127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40843638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40843638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40843638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1565673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    150781096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1361455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    153367859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              347919720                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9018427                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084446                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532335                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206713                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258517                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194423                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8854                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16781046                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084446                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494726                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039021                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        898741                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633943                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8644948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.381874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5049019     58.40%     58.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354506      4.10%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336939      3.90%     66.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316089      3.66%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261861      3.03%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188690      2.18%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134697      1.56%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209722      2.43%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793425     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8644948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.342016                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.860751                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475881                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       864634                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437006                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825318                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496591                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19957199                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10431                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825318                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657945                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         487567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        93375                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290256                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290484                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19362946                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        159260                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26846923                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90199897                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90199897                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10051751                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3588                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1855                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707020                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414575                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18048775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604854                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23361                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17483427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8644948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.689409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3161556     36.57%     36.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1716253     19.85%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356495     15.69%     72.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815401      9.43%     81.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834078      9.65%     91.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380514      4.40%     95.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243738      2.82%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67206      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69707      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8644948                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63934     58.55%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20906     19.14%     77.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24363     22.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011708     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200581      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543387     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847584      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604854                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.619446                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109203                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37987219                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23767286                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714057                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45719                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667550                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232500                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825318                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         397090                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15561                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052245                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899912                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014470                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1846                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1428                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238536                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364944                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465327                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239909                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299483                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018421                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834156                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.592844                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234388                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202166                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902641                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.578367                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369526                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5813895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205830                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7819630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.565188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.106702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3232882     41.34%     41.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047402     26.18%     67.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848910     10.86%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430360      5.50%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450002      5.75%     89.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226061      2.89%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154962      1.98%     94.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89604      1.15%     95.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339447      4.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7819630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339447                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25533113                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36932082                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 373479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.901843                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.901843                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.108841                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.108841                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64933420                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475857                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18716843                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9018427                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3132020                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2540214                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213152                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1292467                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231720                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332653                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9184                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3275387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17254149                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3132020                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564373                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3642870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122481                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        664712                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1611306                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8487431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4844561     57.08%     57.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227348      2.68%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259197      3.05%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473301      5.58%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          214800      2.53%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327236      3.86%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177832      2.10%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152004      1.79%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811152     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8487431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347291                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.913210                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3457759                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       616358                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3475057                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35866                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902388                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532817                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2962                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20541083                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4759                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902388                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3646554                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         166100                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       188821                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3317586                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       265975                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19740003                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5557                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141998                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1663                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27631925                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91954029                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91954029                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16990334                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10641539                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4137                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2486                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           682780                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13557                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       368606                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18539437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14920088                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6264667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18769999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8487431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3014165     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1768547     20.84%     56.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1250627     14.74%     71.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846150      9.97%     81.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691679      8.15%     89.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384619      4.53%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372948      4.39%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85230      1.00%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73466      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8487431                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108052     76.90%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15714     11.18%     88.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16744     11.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12445915     83.42%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211212      1.42%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1485626      9.96%     94.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       775691      5.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14920088                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.654400                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             140511                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009418                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38497261                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24808412                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14491870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15060599                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29789                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722986                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238714                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902388                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64077                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9939                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18543587                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843720                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941056                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2473                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248415                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14642057                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387601                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278030                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135369                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2073992                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            747768                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.623571                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14503192                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14491870                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9488461                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26624777                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.606918                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356377                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9958541                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12231032                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6312571                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3357                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215881                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7585043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612520                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3047366     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040117     26.90%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       834720     11.00%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       417341      5.50%     83.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429269      5.66%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169764      2.24%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186507      2.46%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95158      1.25%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364801      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7585043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9958541                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12231032                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1823066                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120728                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1758442                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11019195                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248866                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364801                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25763676                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37990428                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 530996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9958541                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12231032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9958541                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.905597                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.905597                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.104244                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.104244                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65819385                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20032756                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18999518                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3348                       # number of misc regfile writes
system.l20.replacements                          4481                       # number of replacements
system.l20.tagsinuse                      1023.430439                       # Cycle average of tags in use
system.l20.total_refs                           22552                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5505                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.096639                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.438069                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.839323                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   731.287171                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.865875                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010193                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007656                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.714148                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.267447                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999444                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6026                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6027                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             949                       # number of Writeback hits
system.l20.Writeback_hits::total                  949                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6073                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6074                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6073                       # number of overall hits
system.l20.overall_hits::total                   6074                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4430                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4476                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4430                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4476                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4430                       # number of overall misses
system.l20.overall_misses::total                 4476                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5888650                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    445464646                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      451353296                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5888650                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    445464646                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       451353296                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5888650                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    445464646                       # number of overall miss cycles
system.l20.overall_miss_latency::total      451353296                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10456                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10503                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              949                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10503                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10550                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10503                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10550                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.423680                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426164                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.421784                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424265                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.421784                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424265                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100556.353499                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100838.537980                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100556.353499                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100838.537980                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100556.353499                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100838.537980                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 627                       # number of writebacks
system.l20.writebacks::total                      627                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4430                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4476                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4430                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4476                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4430                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4476                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5550110                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    412590272                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    418140382                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5550110                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    412590272                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    418140382                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5550110                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    412590272                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    418140382                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.423680                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426164                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.421784                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424265                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.421784                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424265                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120654.565217                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93135.501580                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93418.315907                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120654.565217                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93135.501580                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93418.315907                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120654.565217                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93135.501580                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93418.315907                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4548                       # number of replacements
system.l21.tagsinuse                      1022.943524                       # Cycle average of tags in use
system.l21.total_refs                           18507                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5570                       # Sample count of references to valid blocks.
system.l21.avg_refs                          3.322621                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.222848                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.150310                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   735.080908                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           269.489457                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008030                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.717852                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.263173                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998968                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3005                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3009                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             854                       # number of Writeback hits
system.l21.Writeback_hits::total                  854                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3058                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3062                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3058                       # number of overall hits
system.l21.overall_hits::total                   3062                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4495                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4535                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4506                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4546                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4506                       # number of overall misses
system.l21.overall_misses::total                 4546                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4401769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    404277902                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      408679671                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       973830                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       973830                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4401769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    405251732                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       409653501                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4401769                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    405251732                       # number of overall miss cycles
system.l21.overall_miss_latency::total      409653501                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7500                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7544                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          854                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              854                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7564                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7608                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7564                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7608                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.599333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.601140                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.171875                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.171875                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.595717                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.597529                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.595717                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.597529                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110044.225000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89939.466518                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90116.796251                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        88530                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        88530                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110044.225000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89936.025743                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90112.956665                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110044.225000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89936.025743                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90112.956665                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 573                       # number of writebacks
system.l21.writebacks::total                      573                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4495                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4535                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4506                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4546                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4506                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4546                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4092410                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    369422778                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    373515188                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       888338                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       888338                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4092410                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    370311116                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    374403526                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4092410                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    370311116                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    374403526                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.599333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.601140                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.171875                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.171875                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.595717                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.597529                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.595717                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.597529                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102310.250000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82185.267631                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82362.775744                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        80758                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        80758                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102310.250000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82181.783400                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82358.892653                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102310.250000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82181.783400                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82358.892653                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.694282                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642567                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703473.753401                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.811206                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.883076                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068608                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861992                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930600                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633873                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633873                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633873                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633873                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633873                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633873                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8300009                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8300009                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633943                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633943                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633943                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633943                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10503                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372930                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10759                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16207.168882                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.363482                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.636518                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899857                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100143                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128177                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906664                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906664                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37851                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38009                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38009                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38009                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38009                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2064359026                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2064359026                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4151062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4151062                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2068510088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2068510088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2068510088                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2068510088                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944673                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032461                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019545                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019545                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019545                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019545                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54539.088161                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54539.088161                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26272.544304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26272.544304                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54421.586677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54421.586677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54421.586677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54421.586677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu0.dcache.writebacks::total              949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27395                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27395                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27506                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27506                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10456                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10456                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10503                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10503                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    499629793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    499629793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       808854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       808854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    500438647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    500438647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    500438647                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    500438647                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47784.027640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47784.027640                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17209.659574                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17209.659574                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47647.210035                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47647.210035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47647.210035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47647.210035                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.099878                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006655495                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950882.742248                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.099878                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064263                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820673                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1611249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1611249                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1611249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1611249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1611249                       # number of overall hits
system.cpu1.icache.overall_hits::total        1611249                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6424013                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6424013                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6424013                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6424013                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6424013                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6424013                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1611306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1611306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1611306                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1611306                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1611306                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1611306                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 112701.982456                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112701.982456                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 112701.982456                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112701.982456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 112701.982456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112701.982456                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4637208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4637208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4637208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4637208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4637208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4637208                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105391.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 105391.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 105391.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 105391.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 105391.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 105391.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7564                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165339065                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7820                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21143.102941                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.046204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.953796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886899                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113101                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080751                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698704                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2418                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1779455                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1779455                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1779455                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1779455                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          212                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          212                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15405                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15405                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15405                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15405                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    994234188                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    994234188                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8427144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8427144                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1002661332                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1002661332                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1002661332                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1002661332                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1095944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1095944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794860                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794860                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794860                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013863                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013863                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000303                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 65440.280919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65440.280919                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39750.679245                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39750.679245                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65086.746641                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65086.746641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65086.746641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65086.746641                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu1.dcache.writebacks::total              854                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7693                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7693                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          148                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7841                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7500                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7564                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7564                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    434587531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    434587531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2335033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2335033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    436922564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    436922564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    436922564                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    436922564                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57945.004133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57945.004133                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 36484.890625                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36484.890625                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57763.427287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57763.427287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57763.427287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57763.427287                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
