|FlappyBird
left_click <= MOUSE:inst8.left_button
Clock => altpll0:inst.inclk0
mouse_data <> MOUSE:inst8.mouse_data
mouse_clk <> MOUSE:inst8.mouse_clk
h_sync <= VGA_SYNC:inst15.horiz_sync_out
v_sync <= VGA_SYNC:inst15.vert_sync_out
pause_switch => bird:inst2.pause
pause_switch => pipe_two:inst4.pause
pause_switch => pipe_three:inst5.pause
pause_switch => pipe_one:inst3.pause
button_0 => inst20.IN0
button_0 => FSM:inst6.b0
button_1 => inst21.IN0
button_1 => FSM:inst6.b1
button_1 => inst17.IN0
button_1 => LFSR8:inst7.Rst
button_1 => inst26.IN0
button_1 => inst29.IN0
button_1 => inst44.IN0
button-2 => FSM:inst6.b2
colour_out[0] <= VGA_SYNC:inst15.colour_out[0]
colour_out[1] <= VGA_SYNC:inst15.colour_out[1]
colour_out[2] <= VGA_SYNC:inst15.colour_out[2]
colour_out[3] <= VGA_SYNC:inst15.colour_out[3]
colour_out[4] <= VGA_SYNC:inst15.colour_out[4]
colour_out[5] <= VGA_SYNC:inst15.colour_out[5]
colour_out[6] <= VGA_SYNC:inst15.colour_out[6]
colour_out[7] <= VGA_SYNC:inst15.colour_out[7]
colour_out[8] <= VGA_SYNC:inst15.colour_out[8]
colour_out[9] <= VGA_SYNC:inst15.colour_out[9]
colour_out[10] <= VGA_SYNC:inst15.colour_out[10]
colour_out[11] <= VGA_SYNC:inst15.colour_out[11]


|FlappyBird|MOUSE:inst8
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|altpll0:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|FlappyBird|altpll0:inst|altpll:altpll_component
inclk[0] => altpll0_altpll:auto_generated.inclk[0]
inclk[1] => altpll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FlappyBird|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|VGA_SYNC:inst15
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => colour_out[0]~reg0.CLK
clock_25Mhz => colour_out[1]~reg0.CLK
clock_25Mhz => colour_out[2]~reg0.CLK
clock_25Mhz => colour_out[3]~reg0.CLK
clock_25Mhz => colour_out[4]~reg0.CLK
clock_25Mhz => colour_out[5]~reg0.CLK
clock_25Mhz => colour_out[6]~reg0.CLK
clock_25Mhz => colour_out[7]~reg0.CLK
clock_25Mhz => colour_out[8]~reg0.CLK
clock_25Mhz => colour_out[9]~reg0.CLK
clock_25Mhz => colour_out[10]~reg0.CLK
clock_25Mhz => colour_out[11]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
state[0] => Equal2.IN3
state[0] => Equal3.IN3
state[0] => Equal4.IN3
state[0] => Equal5.IN3
state[1] => Equal2.IN2
state[1] => Equal3.IN2
state[1] => Equal4.IN2
state[1] => Equal5.IN2
main_colour[0] => colour_out.DATAB
main_colour[1] => colour_out.DATAB
main_colour[2] => colour_out.DATAB
main_colour[3] => colour_out.DATAB
main_colour[4] => colour_out.DATAB
main_colour[5] => colour_out.DATAB
main_colour[6] => colour_out.DATAB
main_colour[7] => colour_out.DATAB
main_colour[8] => colour_out.DATAB
main_colour[9] => colour_out.DATAB
main_colour[10] => colour_out.DATAB
main_colour[11] => colour_out.DATAB
death_colour[0] => colour_out.DATAB
death_colour[1] => colour_out.DATAB
death_colour[2] => colour_out.DATAB
death_colour[3] => colour_out.DATAB
death_colour[4] => colour_out.DATAB
death_colour[5] => colour_out.DATAB
death_colour[6] => colour_out.DATAB
death_colour[7] => colour_out.DATAB
death_colour[8] => colour_out.DATAB
death_colour[9] => colour_out.DATAB
death_colour[10] => colour_out.DATAB
death_colour[11] => colour_out.DATAB
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_in[0] => colour_out.DATAB
colour_in[1] => colour_out.DATAB
colour_in[2] => colour_out.DATAB
colour_in[3] => colour_out.DATAB
colour_in[4] => colour_out.DATAB
colour_in[5] => colour_out.DATAB
colour_in[6] => colour_out.DATAB
colour_in[7] => colour_out.DATAB
colour_in[8] => colour_out.DATAB
colour_in[9] => colour_out.DATAB
colour_in[10] => colour_out.DATAB
colour_in[11] => colour_out.DATAB
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|rgb_mux:inst11
bird => process_0.IN0
bird => process_0.IN0
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
pipe => process_0.IN1
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => dead.OUTPUTSELECT
score => powerup_hit.OUTPUTSELECT
powerup => process_0.IN1
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => dead.OUTPUTSELECT
sprite[0] => blue.DATAB
sprite[1] => blue.DATAB
sprite[2] => blue.DATAB
sprite[3] => blue.DATAB
sprite[4] => green.DATAB
sprite[5] => green.DATAB
sprite[6] => green.DATAB
sprite[7] => green.DATAB
sprite[8] => red.DATAB
sprite[9] => red.DATAB
sprite[10] => red.DATAB
sprite[11] => red.DATAB
sprite_power_up[0] => blue.DATAB
sprite_power_up[1] => blue.DATAB
sprite_power_up[2] => blue.DATAB
sprite_power_up[3] => blue.DATAB
sprite_power_up[4] => green.DATAB
sprite_power_up[5] => green.DATAB
sprite_power_up[6] => green.DATAB
sprite_power_up[7] => green.DATAB
sprite_power_up[8] => red.DATAB
sprite_power_up[9] => red.DATAB
sprite_power_up[10] => red.DATAB
sprite_power_up[11] => red.DATAB
rgb[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= red.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead.DB_MAX_OUTPUT_PORT_TYPE
powerup_hit <= powerup_hit.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|bird:inst2
clk => ~NO_FANOUT~
vert_sync => mouse_state.CLK
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
left_click => Move_Ball.IN1
left_click => mouse_state.DATAIN
pause => Add7.IN19
pause => Add7.IN20
pause => Move_Ball.IN1
reset => ball_y_pos[0].ACLR
reset => ball_y_pos[1].ACLR
reset => ball_y_pos[2].ACLR
reset => ball_y_pos[3].PRESET
reset => ball_y_pos[4].ACLR
reset => ball_y_pos[5].ACLR
reset => ball_y_pos[6].PRESET
reset => ball_y_pos[7].PRESET
reset => ball_y_pos[8].ACLR
reset => ball_y_pos[9].ACLR
reset => mouse_state.ENA
pixel_row[0] => Add3.IN8
pixel_row[0] => LessThan3.IN10
pixel_row[0] => LessThan4.IN20
pixel_row[1] => Add3.IN7
pixel_row[1] => LessThan3.IN9
pixel_row[1] => LessThan4.IN19
pixel_row[2] => Add3.IN6
pixel_row[2] => LessThan3.IN8
pixel_row[2] => LessThan4.IN18
pixel_row[3] => Add3.IN5
pixel_row[3] => LessThan3.IN7
pixel_row[3] => LessThan4.IN17
pixel_row[4] => LessThan3.IN6
pixel_row[4] => LessThan4.IN16
pixel_row[5] => LessThan3.IN5
pixel_row[5] => LessThan4.IN15
pixel_row[6] => LessThan3.IN4
pixel_row[6] => LessThan4.IN14
pixel_row[7] => LessThan3.IN3
pixel_row[7] => LessThan4.IN13
pixel_row[8] => LessThan3.IN2
pixel_row[8] => LessThan4.IN12
pixel_row[9] => LessThan3.IN1
pixel_row[9] => LessThan4.IN11
pixel_column[0] => Add1.IN8
pixel_column[0] => LessThan1.IN22
pixel_column[0] => LessThan2.IN22
pixel_column[1] => Add1.IN7
pixel_column[1] => LessThan1.IN21
pixel_column[1] => LessThan2.IN21
pixel_column[2] => Add1.IN6
pixel_column[2] => LessThan1.IN20
pixel_column[2] => LessThan2.IN20
pixel_column[3] => Add1.IN5
pixel_column[3] => LessThan1.IN19
pixel_column[3] => LessThan2.IN19
pixel_column[4] => LessThan1.IN18
pixel_column[4] => LessThan2.IN18
pixel_column[5] => LessThan1.IN17
pixel_column[5] => LessThan2.IN17
pixel_column[6] => LessThan1.IN16
pixel_column[6] => LessThan2.IN16
pixel_column[7] => LessThan1.IN15
pixel_column[7] => LessThan2.IN15
pixel_column[8] => LessThan1.IN14
pixel_column[8] => LessThan2.IN14
pixel_column[9] => LessThan1.IN13
pixel_column[9] => LessThan2.IN13
state[0] => ~NO_FANOUT~
state[1] => ~NO_FANOUT~
bird_on_signal <= bird_on_signal.DB_MAX_OUTPUT_PORT_TYPE
bird_dead <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bird_address[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bird_address[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bird_address[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bird_address[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bird_address[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_address[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_address[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_address[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|debouncer:inst13
clk => output~reg0.CLK
clk => temp.CLK
sig => process_0.IN1
sig => temp.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|FSM:inst6
clk => state_s~1.DATAIN
b2 => next_state.DATAA
b2 => Selector3.IN2
b2 => next_state.DATAA
b2 => Selector0.IN0
b2 => state_s~3.DATAIN
b1 => next_state.DATAA
b1 => next_state.DATAA
b0 => next_state.OUTPUTSELECT
b0 => next_state.OUTPUTSELECT
b0 => Selector2.IN1
game_over => next_state.OUTPUTSELECT
game_over => next_state.OUTPUTSELECT
game_over => Selector3.IN3
state[0] <= state.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|lives_control:inst12
reset => dead.OUTPUTSELECT
reset => lives_counter.OUTPUTSELECT
reset => lives_counter.OUTPUTSELECT
collision => lives_counter.OUTPUTSELECT
collision => lives_counter.OUTPUTSELECT
clk => lives_counter[0].CLK
clk => lives_counter[1].CLK
clk => dead~reg0.CLK
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
hp[0] <= lives_counter[0].DB_MAX_OUTPUT_PORT_TYPE
hp[1] <= lives_counter[1].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|debouncer:inst45
clk => output~reg0.CLK
clk => temp.CLK
sig => process_0.IN1
sig => temp.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|power_up:inst18
clk => random_num[0].CLK
clk => random_num[1].CLK
clk => random_num[2].CLK
clk => random_num[3].CLK
clk => random_num[4].CLK
clk => random_num[5].CLK
clk => random_num[6].CLK
clk => random_num[7].CLK
clk => spawn_timer[0].CLK
clk => spawn_timer[1].CLK
clk => spawn_timer[2].CLK
clk => spawn_timer[3].CLK
clk => spawn_timer[4].CLK
clk => spawn_timer[5].CLK
clk => spawn_timer[6].CLK
clk => spawn_timer[7].CLK
clk => spawn_timer[8].CLK
clk => spawn_timer[9].CLK
clk => spawn_timer[10].CLK
clk => spawn_timer[11].CLK
clk => spawn_timer[12].CLK
clk => spawn_timer[13].CLK
clk => spawn_timer[14].CLK
clk => spawn_timer[15].CLK
clk => spawn_timer[16].CLK
clk => spawn_timer[17].CLK
clk => spawn_timer[18].CLK
clk => spawn_timer[19].CLK
clk => spawn_timer[20].CLK
clk => spawn_timer[21].CLK
clk => spawn_timer[22].CLK
clk => spawn_timer[23].CLK
clk => spawn_timer[24].CLK
clk => spawn_timer[25].CLK
clk => spawn_timer[26].CLK
clk => spawn_timer[27].CLK
vert_sync => ~NO_FANOUT~
pixel_row[0] => Add2.IN8
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => Add2.IN7
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => Add2.IN6
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[3] => Add2.IN5
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_column[0] => Add0.IN8
pixel_column[0] => LessThan0.IN22
pixel_column[0] => LessThan1.IN22
pixel_column[1] => Add0.IN7
pixel_column[1] => LessThan0.IN21
pixel_column[1] => LessThan1.IN21
pixel_column[2] => Add0.IN6
pixel_column[2] => LessThan0.IN20
pixel_column[2] => LessThan1.IN20
pixel_column[3] => Add0.IN5
pixel_column[3] => LessThan0.IN19
pixel_column[3] => LessThan1.IN19
pixel_column[4] => LessThan0.IN18
pixel_column[4] => LessThan1.IN18
pixel_column[5] => LessThan0.IN17
pixel_column[5] => LessThan1.IN17
pixel_column[6] => LessThan0.IN16
pixel_column[6] => LessThan1.IN16
pixel_column[7] => LessThan0.IN15
pixel_column[7] => LessThan1.IN15
pixel_column[8] => LessThan0.IN14
pixel_column[8] => LessThan1.IN14
pixel_column[9] => LessThan0.IN13
pixel_column[9] => LessThan1.IN13
state[0] => ~NO_FANOUT~
state[1] => ~NO_FANOUT~
power_up_disable => flag.IN0
random_in[0] => random_num[0].DATAIN
random_in[1] => random_num[1].DATAIN
random_in[2] => random_num[2].DATAIN
random_in[3] => random_num[3].DATAIN
random_in[4] => random_num[4].DATAIN
random_in[5] => random_num[5].DATAIN
random_in[6] => random_num[6].DATAIN
random_in[7] => random_num[7].DATAIN
reset => random_num[0].ACLR
reset => random_num[1].PRESET
reset => random_num[2].ACLR
reset => random_num[3].PRESET
reset => random_num[4].PRESET
reset => random_num[5].PRESET
reset => random_num[6].PRESET
reset => random_num[7].PRESET
reset => spawn_timer[0].ACLR
reset => spawn_timer[1].ACLR
reset => spawn_timer[2].ACLR
reset => spawn_timer[3].ACLR
reset => spawn_timer[4].ACLR
reset => spawn_timer[5].ACLR
reset => spawn_timer[6].ACLR
reset => spawn_timer[7].ACLR
reset => spawn_timer[8].ACLR
reset => spawn_timer[9].ACLR
reset => spawn_timer[10].ACLR
reset => spawn_timer[11].ACLR
reset => spawn_timer[12].ACLR
reset => spawn_timer[13].ACLR
reset => spawn_timer[14].ACLR
reset => spawn_timer[15].ACLR
reset => spawn_timer[16].ACLR
reset => spawn_timer[17].ACLR
reset => spawn_timer[18].ACLR
reset => spawn_timer[19].ACLR
reset => spawn_timer[20].ACLR
reset => spawn_timer[21].ACLR
reset => spawn_timer[22].ACLR
reset => spawn_timer[23].ACLR
reset => spawn_timer[24].ACLR
reset => spawn_timer[25].ACLR
reset => spawn_timer[26].ACLR
reset => spawn_timer[27].ACLR
reset => flag.IN1
reset => comb.IN1
reset => comb.IN1
powerup_address[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
powerup_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
powerup_on <= powerup_on.DB_MAX_OUTPUT_PORT_TYPE
collect_lives <= flag.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|LFSR8:inst7
Clk => Currstate[0].CLK
Clk => Currstate[1].CLK
Clk => Currstate[2].CLK
Clk => Currstate[3].CLK
Clk => Currstate[4].CLK
Clk => Currstate[5].CLK
Clk => Currstate[6].CLK
Clk => Currstate[7].CLK
Rst => Currstate[0].PRESET
Rst => Currstate[1].ACLR
Rst => Currstate[2].ACLR
Rst => Currstate[3].ACLR
Rst => Currstate[4].ACLR
Rst => Currstate[5].ACLR
Rst => Currstate[6].ACLR
Rst => Currstate[7].ACLR
output[0] <= Currstate[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Currstate[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Currstate[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Currstate[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Currstate[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Currstate[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Currstate[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Currstate[7].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pipe_two:inst4
clk => ~NO_FANOUT~
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => random_number[0].CLK
vert_sync => random_number[1].CLK
vert_sync => random_number[2].CLK
vert_sync => random_number[3].CLK
vert_sync => random_number[4].CLK
vert_sync => random_number[5].CLK
vert_sync => random_number[6].CLK
vert_sync => random_number[7].CLK
reset => Generate_Pipe.IN0
pause => pipe_x_motion[0].OUTPUTSELECT
pause => pipe_x_motion[1].OUTPUTSELECT
pause => pipe_x_motion[4].OUTPUTSELECT
pause => pipe_x_motion[9].IN1
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
random_in[0] => random_number[0].DATAIN
random_in[1] => random_number[1].DATAIN
random_in[2] => random_number[2].DATAIN
random_in[3] => random_number[3].DATAIN
random_in[4] => random_number[4].DATAIN
random_in[5] => random_number[5].DATAIN
random_in[6] => random_number[6].DATAIN
random_in[7] => random_number[7].DATAIN
state[0] => Equal0.IN3
state[0] => Equal1.IN3
state[0] => Equal2.IN3
state[1] => Equal0.IN2
state[1] => Equal1.IN2
state[1] => Equal2.IN2
next_speed => Generate_Pipe.IN1
pipe_on_signal <= pipe_on_signal.DB_MAX_OUTPUT_PORT_TYPE
increment_score <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|score_counter:inst9
reset => temp_state[1].IN1
reset => temp[4].IN0
increase_count => reset_signal.CLK
increase_count => flag.CLK
increase_count => temp_state[0].CLK
increase_count => temp_state[1].CLK
increase_count => temp[0].CLK
increase_count => temp[1].CLK
increase_count => temp[2].CLK
increase_count => temp[3].CLK
increase_count => temp[4].CLK
start_next_level => temp[4].IN1
state[0] => Equal0.IN3
state[1] => Equal0.IN2
score[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
speed[0] <= temp_state[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= temp_state[1].DB_MAX_OUTPUT_PORT_TYPE
reset_pipes_next_level <= reset_signal.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pipe_three:inst5
clk => ~NO_FANOUT~
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => random_number[0].CLK
vert_sync => random_number[1].CLK
vert_sync => random_number[2].CLK
vert_sync => random_number[3].CLK
vert_sync => random_number[4].CLK
vert_sync => random_number[5].CLK
vert_sync => random_number[6].CLK
vert_sync => random_number[7].CLK
reset => Generate_Pipe.IN0
pause => pipe_x_motion[0].OUTPUTSELECT
pause => pipe_x_motion[1].OUTPUTSELECT
pause => pipe_x_motion[4].OUTPUTSELECT
pause => pipe_x_motion[9].IN1
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
random_in[0] => random_number[0].DATAIN
random_in[1] => random_number[1].DATAIN
random_in[2] => random_number[2].DATAIN
random_in[3] => random_number[3].DATAIN
random_in[4] => random_number[4].DATAIN
random_in[5] => random_number[5].DATAIN
random_in[6] => random_number[6].DATAIN
random_in[7] => random_number[7].DATAIN
state[0] => Equal0.IN3
state[0] => Equal1.IN3
state[0] => Equal2.IN3
state[1] => Equal0.IN2
state[1] => Equal1.IN2
state[1] => Equal2.IN2
next_speed => Generate_Pipe.IN1
pipe_on_signal <= pipe_on_signal.DB_MAX_OUTPUT_PORT_TYPE
increment_score <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pipe_one:inst3
clk => ~NO_FANOUT~
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => random_number[0].CLK
vert_sync => random_number[1].CLK
vert_sync => random_number[2].CLK
vert_sync => random_number[3].CLK
vert_sync => random_number[4].CLK
vert_sync => random_number[5].CLK
vert_sync => random_number[6].CLK
vert_sync => random_number[7].CLK
reset => Generate_Pipe.IN0
pause => pipe_x_motion[0].OUTPUTSELECT
pause => pipe_x_motion[1].OUTPUTSELECT
pause => pipe_x_motion[4].OUTPUTSELECT
pause => pipe_x_motion[9].IN1
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
random_in[0] => random_number[0].DATAIN
random_in[1] => random_number[1].DATAIN
random_in[2] => random_number[2].DATAIN
random_in[3] => random_number[3].DATAIN
random_in[4] => random_number[4].DATAIN
random_in[5] => random_number[5].DATAIN
random_in[6] => random_number[6].DATAIN
random_in[7] => random_number[7].DATAIN
state[0] => Equal0.IN3
state[0] => Equal1.IN3
state[0] => Equal2.IN3
state[1] => Equal0.IN2
state[1] => Equal1.IN2
state[1] => Equal2.IN2
next_speed => Generate_Pipe.IN1
next_speed => start_next_level.DATAIN
pipe_on_signal <= pipe_on_signal.DB_MAX_OUTPUT_PORT_TYPE
increment_score <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
start_next_level <= next_speed.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|level_display_filter:inst19
pix_row[0] => LessThan2.IN20
pix_row[0] => LessThan3.IN20
pix_row[0] => LessThan8.IN20
pix_row[1] => LessThan2.IN19
pix_row[1] => LessThan3.IN19
pix_row[1] => LessThan8.IN19
pix_row[2] => LessThan2.IN18
pix_row[2] => LessThan3.IN18
pix_row[2] => LessThan8.IN18
pix_row[3] => LessThan2.IN17
pix_row[3] => LessThan3.IN17
pix_row[3] => LessThan8.IN17
pix_row[4] => LessThan2.IN16
pix_row[4] => LessThan3.IN16
pix_row[4] => LessThan8.IN16
pix_row[5] => LessThan2.IN15
pix_row[5] => LessThan3.IN15
pix_row[5] => LessThan8.IN15
pix_row[6] => LessThan2.IN14
pix_row[6] => LessThan3.IN14
pix_row[6] => LessThan8.IN14
pix_row[7] => LessThan2.IN13
pix_row[7] => LessThan3.IN13
pix_row[7] => LessThan8.IN13
pix_row[8] => LessThan2.IN12
pix_row[8] => LessThan3.IN12
pix_row[8] => LessThan8.IN12
pix_row[9] => LessThan2.IN11
pix_row[9] => LessThan3.IN11
pix_row[9] => LessThan8.IN11
pix_col[0] => LessThan0.IN20
pix_col[0] => LessThan1.IN20
pix_col[0] => LessThan4.IN20
pix_col[0] => LessThan5.IN20
pix_col[0] => LessThan6.IN20
pix_col[0] => LessThan7.IN20
pix_col[1] => LessThan0.IN19
pix_col[1] => LessThan1.IN19
pix_col[1] => LessThan4.IN19
pix_col[1] => LessThan5.IN19
pix_col[1] => LessThan6.IN19
pix_col[1] => LessThan7.IN19
pix_col[2] => LessThan0.IN18
pix_col[2] => LessThan1.IN18
pix_col[2] => LessThan4.IN18
pix_col[2] => LessThan5.IN18
pix_col[2] => LessThan6.IN18
pix_col[2] => LessThan7.IN18
pix_col[3] => LessThan0.IN17
pix_col[3] => LessThan1.IN17
pix_col[3] => LessThan4.IN17
pix_col[3] => LessThan5.IN17
pix_col[3] => LessThan6.IN17
pix_col[3] => LessThan7.IN17
pix_col[4] => LessThan0.IN16
pix_col[4] => LessThan1.IN16
pix_col[4] => LessThan4.IN16
pix_col[4] => LessThan5.IN16
pix_col[4] => LessThan6.IN16
pix_col[4] => LessThan7.IN16
pix_col[5] => LessThan0.IN15
pix_col[5] => LessThan1.IN15
pix_col[5] => LessThan4.IN15
pix_col[5] => LessThan5.IN15
pix_col[5] => LessThan6.IN15
pix_col[5] => LessThan7.IN15
pix_col[6] => LessThan0.IN14
pix_col[6] => LessThan1.IN14
pix_col[6] => LessThan4.IN14
pix_col[6] => LessThan5.IN14
pix_col[6] => LessThan6.IN14
pix_col[6] => LessThan7.IN14
pix_col[7] => LessThan0.IN13
pix_col[7] => LessThan1.IN13
pix_col[7] => LessThan4.IN13
pix_col[7] => LessThan5.IN13
pix_col[7] => LessThan6.IN13
pix_col[7] => LessThan7.IN13
pix_col[8] => LessThan0.IN12
pix_col[8] => LessThan1.IN12
pix_col[8] => LessThan4.IN12
pix_col[8] => LessThan5.IN12
pix_col[8] => LessThan6.IN12
pix_col[8] => LessThan7.IN12
pix_col[9] => LessThan0.IN11
pix_col[9] => LessThan1.IN11
pix_col[9] => LessThan4.IN11
pix_col[9] => LessThan5.IN11
pix_col[9] => LessThan6.IN11
pix_col[9] => LessThan7.IN11
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst16
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst16|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst16|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|score_level_manager:inst10
level[0] => Equal0.IN3
level[0] => Equal1.IN3
level[0] => Equal2.IN3
level[1] => Equal0.IN2
level[1] => Equal1.IN2
level[1] => Equal2.IN2
state[0] => Equal3.IN3
state[0] => Equal4.IN3
state[1] => Equal3.IN2
state[1] => Equal4.IN2
score[0] => Equal5.IN9
score[0] => Equal6.IN9
score[0] => Equal7.IN9
score[0] => Equal8.IN9
score[0] => Equal9.IN9
score[0] => Equal10.IN9
score[0] => Equal11.IN9
score[0] => Equal12.IN9
score[0] => Equal13.IN9
score[0] => Equal14.IN9
score[0] => Equal15.IN9
score[0] => Equal16.IN9
score[0] => Equal17.IN9
score[0] => Equal18.IN9
score[0] => Equal19.IN9
score[0] => Equal20.IN9
score[0] => Equal21.IN9
score[0] => Equal22.IN9
score[0] => Equal23.IN9
score[0] => Equal24.IN9
score[0] => Equal25.IN9
score[1] => Equal5.IN8
score[1] => Equal6.IN8
score[1] => Equal7.IN8
score[1] => Equal8.IN8
score[1] => Equal9.IN8
score[1] => Equal10.IN8
score[1] => Equal11.IN8
score[1] => Equal12.IN8
score[1] => Equal13.IN8
score[1] => Equal14.IN8
score[1] => Equal15.IN8
score[1] => Equal16.IN8
score[1] => Equal17.IN8
score[1] => Equal18.IN8
score[1] => Equal19.IN8
score[1] => Equal20.IN8
score[1] => Equal21.IN8
score[1] => Equal22.IN8
score[1] => Equal23.IN8
score[1] => Equal24.IN8
score[1] => Equal25.IN8
score[2] => Equal5.IN7
score[2] => Equal6.IN7
score[2] => Equal7.IN7
score[2] => Equal8.IN7
score[2] => Equal9.IN7
score[2] => Equal10.IN7
score[2] => Equal11.IN7
score[2] => Equal12.IN7
score[2] => Equal13.IN7
score[2] => Equal14.IN7
score[2] => Equal15.IN7
score[2] => Equal16.IN7
score[2] => Equal17.IN7
score[2] => Equal18.IN7
score[2] => Equal19.IN7
score[2] => Equal20.IN7
score[2] => Equal21.IN7
score[2] => Equal22.IN7
score[2] => Equal23.IN7
score[2] => Equal24.IN7
score[2] => Equal25.IN7
score[3] => Equal5.IN6
score[3] => Equal6.IN6
score[3] => Equal7.IN6
score[3] => Equal8.IN6
score[3] => Equal9.IN6
score[3] => Equal10.IN6
score[3] => Equal11.IN6
score[3] => Equal12.IN6
score[3] => Equal13.IN6
score[3] => Equal14.IN6
score[3] => Equal15.IN6
score[3] => Equal16.IN6
score[3] => Equal17.IN6
score[3] => Equal18.IN6
score[3] => Equal19.IN6
score[3] => Equal20.IN6
score[3] => Equal21.IN6
score[3] => Equal22.IN6
score[3] => Equal23.IN6
score[3] => Equal24.IN6
score[3] => Equal25.IN6
score[4] => Equal5.IN5
score[4] => Equal6.IN5
score[4] => Equal7.IN5
score[4] => Equal8.IN5
score[4] => Equal9.IN5
score[4] => Equal10.IN5
score[4] => Equal11.IN5
score[4] => Equal12.IN5
score[4] => Equal13.IN5
score[4] => Equal14.IN5
score[4] => Equal15.IN5
score[4] => Equal16.IN5
score[4] => Equal17.IN5
score[4] => Equal18.IN5
score[4] => Equal19.IN5
score[4] => Equal20.IN5
score[4] => Equal21.IN5
score[4] => Equal22.IN5
score[4] => Equal23.IN5
score[4] => Equal24.IN5
score[4] => Equal25.IN5
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan6.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
hp[0] => Equal26.IN3
hp[0] => Equal27.IN3
hp[0] => Equal28.IN3
hp[1] => Equal26.IN2
hp[1] => Equal27.IN2
hp[1] => Equal28.IN2
address[0] <= address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|counter:inst43
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
output[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|bird_sprite_rom:inst14
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= altsyncram:altsyncram_component.q_a[0]
rom_mux_output[1] <= altsyncram:altsyncram_component.q_a[1]
rom_mux_output[2] <= altsyncram:altsyncram_component.q_a[2]
rom_mux_output[3] <= altsyncram:altsyncram_component.q_a[3]
rom_mux_output[4] <= altsyncram:altsyncram_component.q_a[4]
rom_mux_output[5] <= altsyncram:altsyncram_component.q_a[5]
rom_mux_output[6] <= altsyncram:altsyncram_component.q_a[6]
rom_mux_output[7] <= altsyncram:altsyncram_component.q_a[7]
rom_mux_output[8] <= altsyncram:altsyncram_component.q_a[8]
rom_mux_output[9] <= altsyncram:altsyncram_component.q_a[9]
rom_mux_output[10] <= altsyncram:altsyncram_component.q_a[10]
rom_mux_output[11] <= altsyncram:altsyncram_component.q_a[11]


|FlappyBird|bird_sprite_rom:inst14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_on91:auto_generated.address_a[0]
address_a[1] => altsyncram_on91:auto_generated.address_a[1]
address_a[2] => altsyncram_on91:auto_generated.address_a[2]
address_a[3] => altsyncram_on91:auto_generated.address_a[3]
address_a[4] => altsyncram_on91:auto_generated.address_a[4]
address_a[5] => altsyncram_on91:auto_generated.address_a[5]
address_a[6] => altsyncram_on91:auto_generated.address_a[6]
address_a[7] => altsyncram_on91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_on91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_on91:auto_generated.q_a[0]
q_a[1] <= altsyncram_on91:auto_generated.q_a[1]
q_a[2] <= altsyncram_on91:auto_generated.q_a[2]
q_a[3] <= altsyncram_on91:auto_generated.q_a[3]
q_a[4] <= altsyncram_on91:auto_generated.q_a[4]
q_a[5] <= altsyncram_on91:auto_generated.q_a[5]
q_a[6] <= altsyncram_on91:auto_generated.q_a[6]
q_a[7] <= altsyncram_on91:auto_generated.q_a[7]
q_a[8] <= altsyncram_on91:auto_generated.q_a[8]
q_a[9] <= altsyncram_on91:auto_generated.q_a[9]
q_a[10] <= altsyncram_on91:auto_generated.q_a[10]
q_a[11] <= altsyncram_on91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|bird_sprite_rom:inst14|altsyncram:altsyncram_component|altsyncram_on91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|FlappyBird|gift_sprite_rom:inst28
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= altsyncram:altsyncram_component.q_a[0]
rom_mux_output[1] <= altsyncram:altsyncram_component.q_a[1]
rom_mux_output[2] <= altsyncram:altsyncram_component.q_a[2]
rom_mux_output[3] <= altsyncram:altsyncram_component.q_a[3]
rom_mux_output[4] <= altsyncram:altsyncram_component.q_a[4]
rom_mux_output[5] <= altsyncram:altsyncram_component.q_a[5]
rom_mux_output[6] <= altsyncram:altsyncram_component.q_a[6]
rom_mux_output[7] <= altsyncram:altsyncram_component.q_a[7]
rom_mux_output[8] <= altsyncram:altsyncram_component.q_a[8]
rom_mux_output[9] <= altsyncram:altsyncram_component.q_a[9]
rom_mux_output[10] <= altsyncram:altsyncram_component.q_a[10]
rom_mux_output[11] <= altsyncram:altsyncram_component.q_a[11]


|FlappyBird|gift_sprite_rom:inst28|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1o91:auto_generated.address_a[0]
address_a[1] => altsyncram_1o91:auto_generated.address_a[1]
address_a[2] => altsyncram_1o91:auto_generated.address_a[2]
address_a[3] => altsyncram_1o91:auto_generated.address_a[3]
address_a[4] => altsyncram_1o91:auto_generated.address_a[4]
address_a[5] => altsyncram_1o91:auto_generated.address_a[5]
address_a[6] => altsyncram_1o91:auto_generated.address_a[6]
address_a[7] => altsyncram_1o91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1o91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1o91:auto_generated.q_a[0]
q_a[1] <= altsyncram_1o91:auto_generated.q_a[1]
q_a[2] <= altsyncram_1o91:auto_generated.q_a[2]
q_a[3] <= altsyncram_1o91:auto_generated.q_a[3]
q_a[4] <= altsyncram_1o91:auto_generated.q_a[4]
q_a[5] <= altsyncram_1o91:auto_generated.q_a[5]
q_a[6] <= altsyncram_1o91:auto_generated.q_a[6]
q_a[7] <= altsyncram_1o91:auto_generated.q_a[7]
q_a[8] <= altsyncram_1o91:auto_generated.q_a[8]
q_a[9] <= altsyncram_1o91:auto_generated.q_a[9]
q_a[10] <= altsyncram_1o91:auto_generated.q_a[10]
q_a[11] <= altsyncram_1o91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|gift_sprite_rom:inst28|altsyncram:altsyncram_component|altsyncram_1o91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|FlappyBird|rgb_mux:inst36
bird => process_0.IN0
bird => process_0.IN0
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
pipe => process_0.IN1
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => dead.OUTPUTSELECT
score => powerup_hit.OUTPUTSELECT
powerup => process_0.IN1
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => dead.OUTPUTSELECT
sprite[0] => blue.DATAB
sprite[1] => blue.DATAB
sprite[2] => blue.DATAB
sprite[3] => blue.DATAB
sprite[4] => green.DATAB
sprite[5] => green.DATAB
sprite[6] => green.DATAB
sprite[7] => green.DATAB
sprite[8] => red.DATAB
sprite[9] => red.DATAB
sprite[10] => red.DATAB
sprite[11] => red.DATAB
sprite_power_up[0] => blue.DATAB
sprite_power_up[1] => blue.DATAB
sprite_power_up[2] => blue.DATAB
sprite_power_up[3] => blue.DATAB
sprite_power_up[4] => green.DATAB
sprite_power_up[5] => green.DATAB
sprite_power_up[6] => green.DATAB
sprite_power_up[7] => green.DATAB
sprite_power_up[8] => red.DATAB
sprite_power_up[9] => red.DATAB
sprite_power_up[10] => red.DATAB
sprite_power_up[11] => red.DATAB
rgb[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= red.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead.DB_MAX_OUTPUT_PORT_TYPE
powerup_hit <= powerup_hit.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|death_screen_filter:inst33
pix_row[0] => LessThan2.IN20
pix_row[0] => LessThan3.IN20
pix_row[1] => LessThan2.IN19
pix_row[1] => LessThan3.IN19
pix_row[2] => LessThan2.IN18
pix_row[2] => LessThan3.IN18
pix_row[3] => LessThan2.IN17
pix_row[3] => LessThan3.IN17
pix_row[4] => LessThan2.IN16
pix_row[4] => LessThan3.IN16
pix_row[5] => LessThan2.IN15
pix_row[5] => LessThan3.IN15
pix_row[6] => LessThan2.IN14
pix_row[6] => LessThan3.IN14
pix_row[7] => LessThan2.IN13
pix_row[7] => LessThan3.IN13
pix_row[8] => LessThan2.IN12
pix_row[8] => LessThan3.IN12
pix_row[9] => LessThan2.IN11
pix_row[9] => LessThan3.IN11
pix_col[0] => LessThan0.IN20
pix_col[0] => LessThan1.IN20
pix_col[1] => LessThan0.IN19
pix_col[1] => LessThan1.IN19
pix_col[2] => LessThan0.IN18
pix_col[2] => LessThan1.IN18
pix_col[3] => LessThan0.IN17
pix_col[3] => LessThan1.IN17
pix_col[4] => LessThan0.IN16
pix_col[4] => LessThan1.IN16
pix_col[5] => LessThan0.IN15
pix_col[5] => LessThan1.IN15
pix_col[6] => LessThan0.IN14
pix_col[6] => LessThan1.IN14
pix_col[7] => LessThan0.IN13
pix_col[7] => LessThan1.IN13
pix_col[8] => LessThan0.IN12
pix_col[8] => LessThan1.IN12
pix_col[9] => LessThan0.IN11
pix_col[9] => LessThan1.IN11
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst34
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst34|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst34|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|draw_death_screen:inst32
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
address[0] <= address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|rgb_mux:inst40
bird => process_0.IN0
bird => process_0.IN0
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => red.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => green.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
bird => blue.OUTPUTSELECT
pipe => process_0.IN1
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => red.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
pipe => blue.DATAA
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => red.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => green.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => blue.OUTPUTSELECT
score => dead.OUTPUTSELECT
score => powerup_hit.OUTPUTSELECT
powerup => process_0.IN1
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => red.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => green.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => blue.OUTPUTSELECT
powerup => dead.OUTPUTSELECT
sprite[0] => blue.DATAB
sprite[1] => blue.DATAB
sprite[2] => blue.DATAB
sprite[3] => blue.DATAB
sprite[4] => green.DATAB
sprite[5] => green.DATAB
sprite[6] => green.DATAB
sprite[7] => green.DATAB
sprite[8] => red.DATAB
sprite[9] => red.DATAB
sprite[10] => red.DATAB
sprite[11] => red.DATAB
sprite_power_up[0] => blue.DATAB
sprite_power_up[1] => blue.DATAB
sprite_power_up[2] => blue.DATAB
sprite_power_up[3] => blue.DATAB
sprite_power_up[4] => green.DATAB
sprite_power_up[5] => green.DATAB
sprite_power_up[6] => green.DATAB
sprite_power_up[7] => green.DATAB
sprite_power_up[8] => red.DATAB
sprite_power_up[9] => red.DATAB
sprite_power_up[10] => red.DATAB
sprite_power_up[11] => red.DATAB
rgb[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= red.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= red.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead.DB_MAX_OUTPUT_PORT_TYPE
powerup_hit <= powerup_hit.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|main_screen_filter:inst37
pix_row[0] => LessThan2.IN20
pix_row[0] => LessThan3.IN20
pix_row[0] => LessThan4.IN20
pix_row[0] => LessThan5.IN20
pix_row[0] => LessThan8.IN20
pix_row[0] => LessThan9.IN20
pix_row[0] => LessThan10.IN20
pix_row[0] => LessThan11.IN20
pix_row[1] => LessThan2.IN19
pix_row[1] => LessThan3.IN19
pix_row[1] => LessThan4.IN19
pix_row[1] => LessThan5.IN19
pix_row[1] => LessThan8.IN19
pix_row[1] => LessThan9.IN19
pix_row[1] => LessThan10.IN19
pix_row[1] => LessThan11.IN19
pix_row[2] => LessThan2.IN18
pix_row[2] => LessThan3.IN18
pix_row[2] => LessThan4.IN18
pix_row[2] => LessThan5.IN18
pix_row[2] => LessThan8.IN18
pix_row[2] => LessThan9.IN18
pix_row[2] => LessThan10.IN18
pix_row[2] => LessThan11.IN18
pix_row[3] => LessThan2.IN17
pix_row[3] => LessThan3.IN17
pix_row[3] => LessThan4.IN17
pix_row[3] => LessThan5.IN17
pix_row[3] => LessThan8.IN17
pix_row[3] => LessThan9.IN17
pix_row[3] => LessThan10.IN17
pix_row[3] => LessThan11.IN17
pix_row[4] => LessThan2.IN16
pix_row[4] => LessThan3.IN16
pix_row[4] => LessThan4.IN16
pix_row[4] => LessThan5.IN16
pix_row[4] => LessThan8.IN16
pix_row[4] => LessThan9.IN16
pix_row[4] => LessThan10.IN16
pix_row[4] => LessThan11.IN16
pix_row[5] => LessThan2.IN15
pix_row[5] => LessThan3.IN15
pix_row[5] => LessThan4.IN15
pix_row[5] => LessThan5.IN15
pix_row[5] => LessThan8.IN15
pix_row[5] => LessThan9.IN15
pix_row[5] => LessThan10.IN15
pix_row[5] => LessThan11.IN15
pix_row[6] => LessThan2.IN14
pix_row[6] => LessThan3.IN14
pix_row[6] => LessThan4.IN14
pix_row[6] => LessThan5.IN14
pix_row[6] => LessThan8.IN14
pix_row[6] => LessThan9.IN14
pix_row[6] => LessThan10.IN14
pix_row[6] => LessThan11.IN14
pix_row[7] => LessThan2.IN13
pix_row[7] => LessThan3.IN13
pix_row[7] => LessThan4.IN13
pix_row[7] => LessThan5.IN13
pix_row[7] => LessThan8.IN13
pix_row[7] => LessThan9.IN13
pix_row[7] => LessThan10.IN13
pix_row[7] => LessThan11.IN13
pix_row[8] => LessThan2.IN12
pix_row[8] => LessThan3.IN12
pix_row[8] => LessThan4.IN12
pix_row[8] => LessThan5.IN12
pix_row[8] => LessThan8.IN12
pix_row[8] => LessThan9.IN12
pix_row[8] => LessThan10.IN12
pix_row[8] => LessThan11.IN12
pix_row[9] => LessThan2.IN11
pix_row[9] => LessThan3.IN11
pix_row[9] => LessThan4.IN11
pix_row[9] => LessThan5.IN11
pix_row[9] => LessThan8.IN11
pix_row[9] => LessThan9.IN11
pix_row[9] => LessThan10.IN11
pix_row[9] => LessThan11.IN11
pix_col[0] => LessThan0.IN20
pix_col[0] => LessThan1.IN20
pix_col[0] => LessThan6.IN20
pix_col[0] => LessThan7.IN20
pix_col[1] => LessThan0.IN19
pix_col[1] => LessThan1.IN19
pix_col[1] => LessThan6.IN19
pix_col[1] => LessThan7.IN19
pix_col[2] => LessThan0.IN18
pix_col[2] => LessThan1.IN18
pix_col[2] => LessThan6.IN18
pix_col[2] => LessThan7.IN18
pix_col[3] => LessThan0.IN17
pix_col[3] => LessThan1.IN17
pix_col[3] => LessThan6.IN17
pix_col[3] => LessThan7.IN17
pix_col[4] => LessThan0.IN16
pix_col[4] => LessThan1.IN16
pix_col[4] => LessThan6.IN16
pix_col[4] => LessThan7.IN16
pix_col[5] => LessThan0.IN15
pix_col[5] => LessThan1.IN15
pix_col[5] => LessThan6.IN15
pix_col[5] => LessThan7.IN15
pix_col[6] => LessThan0.IN14
pix_col[6] => LessThan1.IN14
pix_col[6] => LessThan6.IN14
pix_col[6] => LessThan7.IN14
pix_col[7] => LessThan0.IN13
pix_col[7] => LessThan1.IN13
pix_col[7] => LessThan6.IN13
pix_col[7] => LessThan7.IN13
pix_col[8] => LessThan0.IN12
pix_col[8] => LessThan1.IN12
pix_col[8] => LessThan6.IN12
pix_col[8] => LessThan7.IN12
pix_col[9] => LessThan0.IN11
pix_col[9] => LessThan1.IN11
pix_col[9] => LessThan6.IN11
pix_col[9] => LessThan7.IN11
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst38
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst38|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst38|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|draw_main_screen:inst39
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan9.IN20
pixel_row[0] => LessThan15.IN20
pixel_row[0] => LessThan16.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan9.IN19
pixel_row[1] => LessThan15.IN19
pixel_row[1] => LessThan16.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan9.IN18
pixel_row[2] => LessThan15.IN18
pixel_row[2] => LessThan16.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan9.IN17
pixel_row[3] => LessThan15.IN17
pixel_row[3] => LessThan16.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan9.IN16
pixel_row[4] => LessThan15.IN16
pixel_row[4] => LessThan16.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan9.IN15
pixel_row[5] => LessThan15.IN15
pixel_row[5] => LessThan16.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan9.IN14
pixel_row[6] => LessThan15.IN14
pixel_row[6] => LessThan16.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan9.IN13
pixel_row[7] => LessThan15.IN13
pixel_row[7] => LessThan16.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan9.IN12
pixel_row[8] => LessThan15.IN12
pixel_row[8] => LessThan16.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan9.IN11
pixel_row[9] => LessThan15.IN11
pixel_row[9] => LessThan16.IN11
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
address[0] <= address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE


