DC_DISP_DISP_WIN_OPTIONS,VAR_0
DP_LINK_CAP_ENHANCED_FRAMING,VAR_1
SOR_CLK_CNTRL,VAR_2
SOR_CLK_CNTRL_DP_CLK_SEL_MASK,VAR_3
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK,VAR_4
SOR_CLK_CNTRL_DP_LINK_SPEED,FUNC_0
SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62,VAR_5
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK,VAR_6
SOR_CSTM,VAR_7
SOR_CSTM_LINK_ACT_A,VAR_8
SOR_CSTM_LINK_ACT_B,VAR_9
SOR_CSTM_LVDS,VAR_10
SOR_CSTM_UPPER,VAR_11
SOR_DP_LINKCTL0,VAR_12
SOR_DP_LINKCTL_ENABLE,VAR_13
SOR_DP_LINKCTL_ENHANCED_FRAME,VAR_14
SOR_DP_LINKCTL_LANE_COUNT,FUNC_1
SOR_DP_LINKCTL_LANE_COUNT_MASK,VAR_15
SOR_DP_PADCTL_PAD_CAL_PD,VAR_16
SOR_DP_PADCTL_PD_TXD_0,VAR_17
SOR_DP_PADCTL_PD_TXD_1,VAR_18
SOR_DP_PADCTL_PD_TXD_2,VAR_19
SOR_DP_PADCTL_PD_TXD_3,VAR_20
SOR_DP_TPG,VAR_21
SOR_DP_TPG_CHANNEL_CODING,VAR_22
SOR_DP_TPG_PATTERN_NONE,VAR_23
SOR_DP_TPG_SCRAMBLER_GALIOS,VAR_24
SOR_ENABLE,FUNC_2
SOR_LANE_SEQ_CTL,VAR_25
SOR_LANE_SEQ_CTL_POWER_STATE_UP,VAR_26
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN,VAR_27
SOR_LANE_SEQ_CTL_TRIGGER,VAR_28
SOR_PLL0_ICHPMP,FUNC_3
SOR_PLL0_PLLREG_LEVEL_V45,VAR_29
SOR_PLL0_PWR,VAR_30
SOR_PLL0_RESISTOR_EXT,VAR_31
SOR_PLL0_VCOCAP_RST,VAR_32
SOR_PLL0_VCOPD,VAR_33
SOR_PLL1_TERM_COMPOUT,VAR_34
SOR_PLL1_TMDS_TERM,VAR_35
SOR_PLL2_BANDGAP_POWERDOWN,VAR_36
SOR_PLL2_LVDS_ENABLE,VAR_37
SOR_PLL2_PORT_POWERDOWN,VAR_38
SOR_PLL2_POWERDOWN_OVERRIDE,VAR_39
SOR_PLL2_SEQ_PLLCAPPD,VAR_40
SOR_PLL2_SEQ_PLLCAPPD_ENFORCE,VAR_41
SOR_PLL3_PLL_VDD_MODE_3V3,VAR_42
SOR_STATE1,VAR_43
SOR_STATE_ASY_PROTOCOL_DP_A,VAR_44
SOR_STATE_ASY_PROTOCOL_MASK,VAR_45
SOR_XBAR_CTRL,VAR_46
SOR_XBAR_CTRL_LINK0_XSEL,FUNC_4
SOR_XBAR_CTRL_LINK1_XSEL,FUNC_5
SOR_XBAR_POL,VAR_47
dev_dbg,FUNC_6
dev_err,FUNC_7
drm_dp_aux_enable,FUNC_8
drm_dp_link_configure,FUNC_9
drm_dp_link_power_up,FUNC_10
drm_dp_link_probe,FUNC_11
drm_dp_link_rate_to_bw_code,FUNC_12
drm_panel_enable,FUNC_13
drm_panel_prepare,FUNC_14
encoder_to_output,FUNC_15
memset,FUNC_16
pm_runtime_get_sync,FUNC_17
tegra_dc_commit,FUNC_18
tegra_dc_readl,FUNC_19
tegra_dc_writel,FUNC_20
tegra_io_pad_power_enable,FUNC_21
tegra_sor_apply_config,FUNC_22
tegra_sor_attach,FUNC_23
tegra_sor_compute_config,FUNC_24
tegra_sor_dp_train_fast,FUNC_25
tegra_sor_mode_set,FUNC_26
tegra_sor_power_up,FUNC_27
tegra_sor_readl,FUNC_28
tegra_sor_set_parent_clock,FUNC_29
tegra_sor_setup_pwm,FUNC_30
tegra_sor_update,FUNC_31
tegra_sor_wakeup,FUNC_32
tegra_sor_writel,FUNC_33
to_sor,FUNC_34
to_sor_state,FUNC_35
to_tegra_dc,FUNC_36
usleep_range,FUNC_37
tegra_sor_edp_enable,FUNC_38
encoder,VAR_48
mode,VAR_49
output,VAR_50
dc,VAR_51
sor,VAR_52
config,VAR_53
state,VAR_54
link,VAR_55
rate,VAR_56
lanes,VAR_57
i,VAR_58
err,VAR_59
value,VAR_60
lane,VAR_61
lane,VAR_62
