# Alogic Reference

This documentation intends to describe both the Alogic language and the Alogic
compiler which translates the Alogic language to Verilog. A goal of Alogic is to
be smoothly interoperable with Verilog, therefore analogies or equivalences to
concepts in Verilog are provided where appropriate.

## Sections

- [Basic concepts an examples](concepts.md)
- [Compilation model](compilation.md)
- [Design entities](entities.md)
- [Data types and simple variables](types.md)
- [Literal values](literals.md)
- [Ports](ports.md)
- [Parameters and constants](params.md)
- [Finite State Machines](fsms.md)
- [Statements](statements.md)
- [Control units](control.md)
- [Expressions]()
- [Arrays]()
- [Built-in functions]()
- [Networks]()
- [Nested state machines aka Pipelines]()
- [Verilog interoperability]()
- [Preprocessor]()
- [List of reserved words]()
- [Formal grammar]()

## Roadmap
 TODO
