
*** Running vivado
    with args -log DigitalTubeDisplay.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalTubeDisplay.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DigitalTubeDisplay.tcl -notrace
Command: synth_design -top DigitalTubeDisplay -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15650 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.801 ; gain = 86.887 ; free physical = 1017 ; free virtual = 10374
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalTubeDisplay' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/DigitalTubeDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/debounce.v:23]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/counter_mod_m.v:23]
	Parameter N bound to: 20 - type: integer 
	Parameter M bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (1#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/counter_mod_m.v:23]
INFO: [Synth 8-226] default block is never used [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/debounce.v:61]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'tubeDisplay' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:23]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter a bound to: 7'b0001000 
	Parameter b bound to: 7'b0000011 
	Parameter c bound to: 7'b1000110 
	Parameter d bound to: 7'b0100001 
	Parameter e bound to: 7'b0000110 
	Parameter f bound to: 7'b0001110 
	Parameter nothing bound to: 7'b1111111 
INFO: [Synth 8-226] default block is never used [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:73]
INFO: [Synth 8-226] default block is never used [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:98]
INFO: [Synth 8-226] default block is never used [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:123]
INFO: [Synth 8-226] default block is never used [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:148]
INFO: [Synth 8-6155] done synthesizing module 'tubeDisplay' (3#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/tubeDisplay.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data1' does not match port width (4) of module 'tubeDisplay' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/DigitalTubeDisplay.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'data2' does not match port width (4) of module 'tubeDisplay' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/DigitalTubeDisplay.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'data3' does not match port width (4) of module 'tubeDisplay' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/DigitalTubeDisplay.v:54]
INFO: [Synth 8-6155] done synthesizing module 'DigitalTubeDisplay' (4#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/DigitalTubeDisplay.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 1028 ; free virtual = 10385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 1027 ; free virtual = 10385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 1027 ; free virtual = 10385
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/constrs_1/new/basys3digitaltubedisplay.xdc]
Finished Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/constrs_1/new/basys3digitaltubedisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/constrs_1/new/basys3digitaltubedisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DigitalTubeDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DigitalTubeDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.277 ; gain = 0.000 ; free physical = 788 ; free virtual = 10146
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 855 ; free virtual = 10213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 855 ; free virtual = 10213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 857 ; free virtual = 10215
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "key_out_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "delay_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'key_out_r_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.srcs/sources_1/new/debounce.v:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 |                              000
                 wait1_1 |                              001 |                              001
                 wait1_2 |                              010 |                              010
                 wait1_3 |                              011 |                              011
                     one |                              100 |                              100
                 wait0_1 |                              101 |                              101
                 wait0_2 |                              110 |                              110
                 wait0_3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 849 ; free virtual = 10207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DigitalTubeDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_mod_m 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module tubeDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "debounce_number_A/counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tubeDisplay_out/delay_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/flg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tubeDisplay_out/seg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tubeDisplay_out/eight_seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (tubeDisplay_out/eight_seg_reg[7]) is unused and will be removed from module DigitalTubeDisplay.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 836 ; free virtual = 10195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 711 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 711 ; free virtual = 10071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     4|
|4     |LUT2   |     6|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |    11|
|8     |LUT6   |    11|
|9     |FDCE   |     3|
|10    |FDRE   |    67|
|11    |FDSE   |     3|
|12    |LD     |     1|
|13    |IBUF   |     3|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |   150|
|2     |  debounce_number_A   |debounce      |    45|
|3     |    counter_mod_100HZ |counter_mod_m |    39|
|4     |  tubeDisplay_out     |tubeDisplay   |    77|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.277 ; gain = 450.363 ; free physical = 710 ; free virtual = 10070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1672.277 ; gain = 131.512 ; free physical = 764 ; free virtual = 10124
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1672.285 ; gain = 450.363 ; free physical = 764 ; free virtual = 10124
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1672.285 ; gain = 462.938 ; free physical = 762 ; free virtual = 10121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/DigitalTubeDisplay/DigitalTubeDisplay.runs/synth_1/DigitalTubeDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DigitalTubeDisplay_utilization_synth.rpt -pb DigitalTubeDisplay_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1696.289 ; gain = 0.000 ; free physical = 762 ; free virtual = 10122
INFO: [Common 17-206] Exiting Vivado at Tue Jan 22 10:10:32 2019...
