
---------- Begin Simulation Statistics ----------
final_tick                               114465625000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675988                       # Number of bytes of host memory used
host_op_rate                                   220630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   496.00                       # Real time elapsed on the host
host_tick_rate                              230779691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114466                       # Number of seconds simulated
sim_ticks                                114465625000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.144656                       # CPI: cycles per instruction
system.cpu.discardedOps                        376433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3984585                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.873625                       # IPC: instructions per cycle
system.cpu.numCycles                        114465625                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       110481040                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       176796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            839                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20357838                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16295218                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53382                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737307                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736089                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986060                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050555                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133950                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35717584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35717584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35720913                       # number of overall hits
system.cpu.dcache.overall_hits::total        35720913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108990                       # number of overall misses
system.cpu.dcache.overall_misses::total        108990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11182715000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11182715000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11182715000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11182715000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35826542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35826542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35829903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35829903                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003042                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102633.262358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102633.262358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102603.128727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102603.128727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83638                       # number of writebacks
system.cpu.dcache.writebacks::total             83638                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18954                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90036                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9802650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9802650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9805595000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9805595000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108913.492734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108913.492734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108907.492559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108907.492559                       # average overall mshr miss latency
system.cpu.dcache.replacements                  85941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21506943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21506943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1084332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1084332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21527726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21527726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52173.988356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52173.988356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    960742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    960742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52239.791202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52239.791202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14210641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14210641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10098383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10098383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114526.600510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114526.600510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8841908000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8841908000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123467.917836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123467.917836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2945000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2945000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92031.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92031.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       124000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       122000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       122000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4068.127471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35989109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            399.714662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4068.127471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72106163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72106163                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49234718                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763834                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     30545504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30545504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30545504                       # number of overall hits
system.cpu.icache.overall_hits::total        30545504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          815                       # number of overall misses
system.cpu.icache.overall_misses::total           815                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81568000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30546319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30546319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30546319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30546319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100083.435583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100083.435583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100083.435583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100083.435583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79938000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79938000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98083.435583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98083.435583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98083.435583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98083.435583                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30545504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30545504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           815                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30546319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30546319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100083.435583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100083.435583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98083.435583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98083.435583                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           808.835916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30546319                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37480.146012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   808.835916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.197470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.197470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          812                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.198242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61093453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61093453                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114465625000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               109431277                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11748                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data               11748                       # number of overall hits
system.l2.overall_hits::total                   11754                       # number of overall hits
system.l2.demand_misses::.cpu.inst                809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78289                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               809                       # number of overall misses
system.l2.overall_misses::.cpu.data             78289                       # number of overall misses
system.l2.overall_misses::total                 79098                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9288862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9366216000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77354000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9288862000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9366216000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.992638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.869520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870625                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.992638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.869520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870625                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95616.810878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118648.366948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118412.804369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95616.810878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118648.366948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118412.804369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12617                       # number of writebacks
system.l2.writebacks::total                     12617                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7722824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7783990000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7722824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7783990000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.869476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.869476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75700.495050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98650.111771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98415.662574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75700.495050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98650.111771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98415.662574                       # average overall mshr miss latency
system.l2.replacements                          13557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        83638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            83638                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        83638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        83638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           71613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8627068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8627068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 120467.903872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120467.903872                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7194808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7194808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 100467.903872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100467.903872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77354000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77354000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.992638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95616.810878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95616.810878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75700.495050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75700.495050                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    661794000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    661794000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.362353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.362353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99130.317555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99130.317555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    528016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    528016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.362136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.362136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79139.088729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79139.088729                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52397.050063                       # Cycle average of tags in use
system.l2.tags.total_refs                      176773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.235002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       512.035206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51885.014857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.799516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        61494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1493317                       # Number of tag accesses
system.l2.tags.data_accesses                  1493317                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.042115017750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          450                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              200188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12617                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79093                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12617                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4496                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 79093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.755556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.882085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3074.100818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          449     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.011111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.010817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.104939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              445     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           450                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2530976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               403744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114463516000                       # Total gap between requests
system.mem_ctrls.avgGap                    1248102.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2505120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       259360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 225884.408528761356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21885347.675339210778                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2265833.083076251205                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        78285                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        12617                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19716500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3706949500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 964344443250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24401.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     47351.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  76432150.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2505120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2530976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       403744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       403744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        78285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          79093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        12617                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         12617                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       225884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     21885348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22111232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       225884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       225884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3527207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3527207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3527207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       225884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     21885348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        25638439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                79093                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8105                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2243672250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             395465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3726666000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28367.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47117.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               60758                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6905                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   285.680352                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   226.991451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   233.068622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1514      7.75%      7.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12856     65.81%     73.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1451      7.43%     80.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          811      4.15%     85.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          643      3.29%     88.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          661      3.38%     91.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          167      0.85%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          892      4.57%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          539      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5061952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             518720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.222464                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                4.531666                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        71171520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        37824765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      281473080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      21078360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9035208000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26683515450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21484471200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57614742375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   503.336634                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55633159000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3822000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55010466000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        68308380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        36306765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      283250940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21229740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9035208000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26332301970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21780229920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57556835715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.830747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  56405265250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3822000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54238359750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7480                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12617                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71613                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7480                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       170904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 170904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2934720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2934720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79093                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           117045000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          260860000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             19239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71613                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1633                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       266015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                267648                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5557600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5583776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13557                       # Total snoops (count)
system.tol2bus.snoopTraffic                    403744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           104409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103548     99.18%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    857      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             104409                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114465625000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          260437000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1630999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180077996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
