[{"Signal Name": "sig_one", "id_num": "1", "Board Type": "cab_external", "Connector": "conn", "Pin #": "1"}, {"Signal Name": "sig_a", "id_num": "2", "Board Type": "cab_external", "Connector": "connect", "Pin #": "2"}, {"Signal Name": "sig_one", "id_num": "3", "Board Type": "cab_external", "Connector": "connector", "Pin #": "3"}, {"Signal Name": "sig_b", "id_num": "4", "Board Type": "cab_external", "Connector": "conn_it", "Pin #": "4"}, {"Signal Name": "sig_two", "id_num": "5", "Board Type": "cab_external", "Connector": "cnct_it", "Pin #": "5"}, {"Signal Name": "sig_c", "id_num": "6", "Board Type": "cab_external", "Connector": "cnct", "Pin #": "6"}, {"Signal Name": "sig", "id_num": "7", "Board Type": "cab_external", "Connector": "cnnct", "Pin #": "7"}, {"Signal Name": "sig_x", "id_num": "8", "Board Type": "cab_external", "Connector": "conect_em", "Pin #": "8"}, {"Signal Name": "sig", "id_num": "9", "Board Type": "cab_external", "Connector": "connect_it", "Pin #": "9"},
{"FPGA #": "5", "Board Type": "hifi_hil", "FPGA Pin #": "0", "Net Name": "POD1_TEMP_V_E", "Signal Name": "sig_one", "id_num": "10", "FPGA Address": "1", "FPGA Page": "1"}, {"FPGA #": "3", "Board Type": "hifi_hil", "FPGA Pin #": "5", "Net Name": "POD1_TEMP_V_F", "Signal Name": "sig_a", "id_num": "11", "FPGA Address": "2", "FPGA Page": "2"}, {"FPGA #": "7", "Board Type": "hifi_hil", "FPGA Pin #": "6", "Net Name": "POD1_TEMP_A_5", "Signal Name": "sig_one", "id_num": "12", "FPGA Address": "3", "FPGA Page": "3"}, {"FPGA #": "9", "Board Type": "hifi_hil", "FPGA Pin #": "4", "Net Name": "POD1_TEMP_A_6", "Signal Name": "sig_b", "id_num": "13", "FPGA Address": "4", "FPGA Page": "4"}, {"FPGA #": "1", "Board Type": "hifi_hil", "FPGA Pin #": "3", "Net Name": "POD1_TEMP_A_7", "Signal Name": "sig_two", "id_num": "14", "FPGA Address": "5", "FPGA Page": "5"}, {"FPGA #": "8", "Board Type": "hifi_hil", "FPGA Pin #": "2", "Net Name": "POD1_POD_HTR_1-", "Signal Name": "sig_c", "id_num": "15", "FPGA Address": "6", "FPGA Page": "6"}, {"FPGA #": "11", "Board Type": "hifi_hil", "FPGA Pin #": "7", "Net Name": "POD1_POD_HTR_2-", "Signal Name": "sig", "id_num": "16", "FPGA Address": "7", "FPGA Page": "7"}, {"FPGA #": "4", "Board Type": "hifi_hil", "FPGA Pin #": "8", "Net Name": "POD1_POD_HTR_3-", "Signal Name": "sig_x", "id_num": "17", "FPGA Address": "8", "FPGA Page": "8"}, {"FPGA #": "32", "Board Type": "hifi_hil", "FPGA Pin #": "22", "Net Name": "POD1_GHE_TANK_HTR-", "Signal Name": "sig", "id_num": "18", "FPGA Address": "9", "FPGA Page": "9"},
{"FPGA #": "8", "Board Type": "cab_control", "FPGA Pin #": "1", "Net Name": "POD1_H2O2_TANK_HTR-", "Signal Name": "sig_one", "id_num": "19", "FPGA Address": "0", "FPGA Page": "0"}, {"FPGA #": "3", "Board Type": "cab_control", "FPGA Pin #": "2", "Net Name": "POD1_RP1_TANK_HTR-", "Signal Name": "sig_a", "id_num": "20", "FPGA Address": "9", "FPGA Page": "1"}, {"FPGA #": "5", "Board Type": "cab_control", "FPGA Pin #": "3", "Net Name": "POD1_12VDC_HTR", "Signal Name": "sig_one", "id_num": "21", "FPGA Address": "8", "FPGA Page": "2"}, {"FPGA #": "2", "Board Type": "cab_control", "FPGA Pin #": "4", "Net Name": "POD1_12VDC_HTR", "Signal Name": "sig_b", "id_num": "22", "FPGA Address": "7", "FPGA Page": "3"}, {"FPGA #": "1", "Board Type": "cab_control", "FPGA Pin #": "5", "Net Name": "POD1_12VDC_HTR", "Signal Name": "sig_two", "id_num": "23", "FPGA Address": "6", "FPGA Page": "4"}, {"FPGA #": "33", "Board Type": "cab_control", "FPGA Pin #": "6", "Net Name": "POD1_S_COARSE_1+", "Signal Name": "sig_c", "id_num": "24", "FPGA Address": "5", "FPGA Page": "5"}, {"FPGA #": "2", "Board Type": "cab_control", "FPGA Pin #": "7", "Net Name": "POD1_S_COARSE_1-", "Signal Name": "sig", "id_num": "25", "FPGA Address": "4", "FPGA Page": "6"}, {"FPGA #": "1", "Board Type": "cab_control", "FPGA Pin #": "8", "Net Name": "POD1_S_COARSE_2+", "Signal Name": "sig_x", "id_num": "26", "FPGA Address": "3", "FPGA Page": "7"}, {"FPGA #": "7", "Board Type": "cab_control", "FPGA Pin #": "13", "Net Name": "POD1_S_COARSE_2-", "Signal Name": "sig", "id_num": "27", "FPGA Address": "2", "FPGA Page": "8"},
{"Signal Name": "sig_one", "id_num": "46", "Board Type": "flight_software", "FSW Handle": "up"}, {"Signal Name": "sig_a", "id_num": "47", "Board Type": "flight_software", "FSW Handle": "down"}, {"Signal Name": "sig_one", "id_num": "48", "Board Type": "flight_software", "FSW Handle": "left"}, {"Signal Name": "sig_b", "id_num": "49", "Board Type": "flight_software", "FSW Handle": "right"}, {"Signal Name": "sig_two", "id_num": "50", "Board Type": "flight_software", "FSW Handle": "in"}, {"Signal Name": "sig_c", "id_num": "51", "Board Type": "flight_software", "FSW Handle": "out"}, {"Signal Name": "sig", "id_num": "52", "Board Type": "flight_software", "FSW Handle": "upside"}, {"Signal Name": "sig_x", "id_num": "53", "Board Type": "flight_software", "FSW Handle": "inside"}, {"Signal Name": "sig", "id_num": "54", "Board Type": "flight_software", "FSW Handle": "starward"},

{"Interface Connector Pin": "LEON_ROMS[1]_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_PROM_SEL1_N", "Interface Connector": "U$13", "FPGA Pin #": "IO221NDB7V3", "FPGA Pad #": "6", "Signal Name": "LEON_PROM_SEL1_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 0}, {"Interface Connector Pin": "LEON_ROMS[0]_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_PROM_SEL0_N", "Interface Connector": "U$13", "FPGA Pin #": "GAC2/IO219PDB7V3", "FPGA Pad #": "7", "Signal Name": "LEON_PROM_SEL0_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 1}, {"Interface Connector Pin": "LEON_ADDR[7]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_7", "Interface Connector": "U$13", "FPGA Pin #": "IO219NDB7V3", "FPGA Pad #": "8", "Signal Name": "LEON_ADDRESS_7", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 2}, {"Interface Connector Pin": "LEON_ADDR[8]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_8", "Interface Connector": "U$13", "FPGA Pin #": "IO215PDB7V3", "FPGA Pad #": "9", "Signal Name": "LEON_ADDRESS_8", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 3}, {"Interface Connector Pin": "LEON_ADDR[9]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_9", "Interface Connector": "U$13", "FPGA Pin #": "IO215NDB7V3", "FPGA Pad #": "10", "Signal Name": "LEON_ADDRESS_9", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 4}, {"Interface Connector Pin": "LEON_ADDR[10]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_10", "Interface Connector": "U$13", "FPGA Pin #": "IO212PDB7V2", "FPGA Pad #": "11", "Signal Name": "LEON_ADDRESS_10", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 5}, {"Interface Connector Pin": "LEON_ADDR[11]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_11", "Interface Connector": "U$13", "FPGA Pin #": "IO212NDB7V2", "FPGA Pad #": "12", "Signal Name": "LEON_ADDRESS_11", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 6}, {"Interface Connector Pin": "LEON_ADDR[12]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_12", "Interface Connector": "U$13", "FPGA Pin #": "IO208PDB7V2", "FPGA Pad #": "13", "Signal Name": "LEON_ADDRESS_12", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 7}, {"Interface Connector Pin": "LEON_ADDR[13]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_13", "Interface Connector": "U$13", "FPGA Pin #": "IO208NDB7V2", "FPGA Pad #": "14", "Signal Name": "LEON_ADDRESS_13", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 8}, {"Interface Connector Pin": "LEON_ADDR[14]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_14", "Interface Connector": "U$13", "FPGA Pin #": "IO204PSB7V1", "FPGA Pad #": "15", "Signal Name": "LEON_ADDRESS_14", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 9}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC", "FPGA Pad #": "16", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 10}, {"Interface Connector Pin": "LEON_ADDR[15]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_15", "Interface Connector": "U$13", "FPGA Pin #": "IO200PDB7V1", "FPGA Pad #": "19", "Signal Name": "LEON_ADDRESS_15", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 11}, {"Interface Connector Pin": "LEON_ADDR[16]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_16", "Interface Connector": "U$13", "FPGA Pin #": "IO200NDB7V1", "FPGA Pad #": "20", "Signal Name": "LEON_ADDRESS_16", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 12}, {"Interface Connector Pin": "LEON_ADDR[17]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_17", "Interface Connector": "U$13", "FPGA Pin #": "IO196PSB7V0", "FPGA Pad #": "21", "Signal Name": "LEON_ADDRESS_17", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 13}, {"Interface Connector Pin": "LEON_ADDR[18]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_18", "Interface Connector": "U$13", "FPGA Pin #": "GFC1/IO192PSB7V0", "FPGA Pad #": "22", "Signal Name": "LEON_ADDRESS_18", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 14}, {"Interface Connector Pin": "LEON_ADDR[19]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_19", "Interface Connector": "U$13", "FPGA Pin #": "GFB1/IO191PDB7V0", "FPGA Pad #": "23", "Signal Name": "LEON_ADDRESS_19", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 15}, {"Interface Connector Pin": "LEON_ADDR[20]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_20", "Interface Connector": "U$13", "FPGA Pin #": "GFB0/IO191NDB7V0", "FPGA Pad #": "24", "Signal Name": "LEON_ADDRESS_20", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 16}, {"Interface Connector Pin": "LEON_ADDR[21]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_21", "Interface Connector": "U$13", "FPGA Pin #": "GFA1/IO190PPB6V2", "FPGA Pad #": "28", "Signal Name": "LEON_ADDRESS_21", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 17}, {"Interface Connector Pin": "LEON_ADDR[22]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_22", "Interface Connector": "U$13", "FPGA Pin #": "GFA2/IO189PDB6V2", "FPGA Pad #": "30", "Signal Name": "LEON_ADDRESS_22", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 18}, {"Interface Connector Pin": "LEON_ADDR[23]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_23", "Interface Connector": "U$13", "FPGA Pin #": "IO189NDB6V2", "FPGA Pad #": "31", "Signal Name": "LEON_ADDRESS_23", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 19}, {"Interface Connector Pin": "LEON_ADDR[24]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_24", "Interface Connector": "U$13", "FPGA Pin #": "GFB2/IO188PPB6V2", "FPGA Pad #": "32", "Signal Name": "LEON_ADDRESS_24", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 20}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC2", "FPGA Pad #": "36", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 21}, {"Interface Connector Pin": "6", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PPS_FROM_CAB", "Interface Connector": "JP7", "FPGA Pin #": "GEA2/IO166PDB5V3", "FPGA Pad #": "56", "Signal Name": "PPS_FROM_CAB", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 22}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC3", "FPGA Pad #": "71", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 23}, {"Interface Connector Pin": "5", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_0(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO135PDB5V0", "FPGA Pad #": "80", "Signal Name": "PAYLOAD_0(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 24}, {"Interface Connector Pin": "7", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_1(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO131NDB4V2", "FPGA Pad #": "82", "Signal Name": "PAYLOAD_1(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 25}, {"Interface Connector Pin": "7", "FPGA #": "1", "Signal Type Enum": "_PWR_FEEDBACK", "Net Name": "EGC_PWR_FEEDBACK", "Interface Connector": "JP11", "FPGA Pin #": "IO131PDB4V2", "FPGA Pad #": "83", "Signal Name": "EGC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 26}, {"Interface Connector Pin": "8", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_3(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO129NDB4V2", "FPGA Pad #": "84", "Signal Name": "PAYLOAD_3(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 27}, {"Interface Connector Pin": "8", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_4(UNUSED)", "Interface Connector": "JP11", "FPGA Pin #": "IO129PDB4V2", "FPGA Pad #": "85", "Signal Name": "PAYLOAD_4(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 28}, {"Interface Connector Pin": "9", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_5(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO127NDB4V2", "FPGA Pad #": "86", "Signal Name": "PAYLOAD_5(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 29}, {"Interface Connector Pin": "9", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_6(UNUSED)", "Interface Connector": "JP11", "FPGA Pin #": "IO127PDB4V2", "FPGA Pad #": "87", "Signal Name": "PAYLOAD_6(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 30}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC4", "FPGA Pad #": "88", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 31}, {"Interface Connector Pin": "10", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "PAYLOAD_7(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO121NDB4V1", "FPGA Pad #": "90", "Signal Name": "PAYLOAD_7(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 32}, {"Interface Connector Pin": "10", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_10_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GDC2/IO113PDB4V0", "FPGA Pad #": "95", "Signal Name": "S_COARSE_10", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 33}, {"Interface Connector Pin": "11", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_12_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO112NDB4V0", "FPGA Pad #": "96", "Signal Name": "S_COARSE_12", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 34}, {"Interface Connector Pin": "11", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_11_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GDB2/IO112PDB4V0", "FPGA Pad #": "98", "Signal Name": "S_COARSE_11", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 35}, {"Interface Connector Pin": "12", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_10_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GDA2/IO111PSB4V0", "FPGA Pad #": "99", "Signal Name": "S_COARSE_10", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 36}, {"Interface Connector Pin": "26", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_8_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GDA0/IO110NPB3V2", "FPGA Pad #": "112", "Signal Name": "S_COARSE_8", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 37}, {"Interface Connector Pin": "25", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_7_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GDB0/IO109NPB3V2", "FPGA Pad #": "113", "Signal Name": "S_COARSE_7", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 38}, {"Interface Connector Pin": "LEON_SDCLK", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_SDCLK", "Interface Connector": "U$13", "FPGA Pin #": "GDB1/IO109PPB3V2", "FPGA Pad #": "115", "Signal Name": "LEON_SDCLK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 39}, {"Interface Connector Pin": "23", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_12_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GDC1/IO108PDB3V2", "FPGA Pad #": "117", "Signal Name": "S_COARSE_12", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 40}, {"Interface Connector Pin": "22", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_11_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO105NDB3V2", "FPGA Pad #": "118", "Signal Name": "S_COARSE_11", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 41}, {"Interface Connector Pin": "LEON_ADDR[6]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_6", "Interface Connector": "U$13", "FPGA Pin #": "IO101NDB3V1", "FPGA Pad #": "120", "Signal Name": "LEON_ADDRESS_6", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 42}, {"Interface Connector Pin": "LEON_ADDR[5]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_5", "Interface Connector": "U$13", "FPGA Pin #": "IO101PDB3V1", "FPGA Pad #": "121", "Signal Name": "LEON_ADDRESS_5", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 43}, {"Interface Connector Pin": "LEON_ADDR[4]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_4", "Interface Connector": "U$13", "FPGA Pin #": "GCC2/IO90PSB3V0", "FPGA Pad #": "124", "Signal Name": "LEON_ADDRESS_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 44}, {"Interface Connector Pin": "LEON_ADDR[3]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_3", "Interface Connector": "U$13", "FPGA Pin #": "GCB2/IO89PSB3V0", "FPGA Pad #": "125", "Signal Name": "LEON_ADDRESS_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 45}, {"Interface Connector Pin": "LEON_ADDR[2]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_2", "Interface Connector": "U$13", "FPGA Pin #": "IO88NDB3V0", "FPGA Pad #": "127", "Signal Name": "LEON_ADDRESS_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 46}, {"Interface Connector Pin": "LEON_ADDR[1]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_1", "Interface Connector": "U$13", "FPGA Pin #": "GCA1/IO87PPB3V0", "FPGA Pad #": "129", "Signal Name": "LEON_ADDRESS_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 47}, {"Interface Connector Pin": "LEON_ADDR[0]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_0", "Interface Connector": "U$13", "FPGA Pin #": "GCB0/IO86NDB2V3", "FPGA Pad #": "134", "Signal Name": "LEON_ADDRESS_0", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 48}, {"Interface Connector Pin": "LEON_DATA[24]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_24", "Interface Connector": "U$13", "FPGA Pin #": "GCB1/IO86PDB2V3", "FPGA Pad #": "135", "Signal Name": "LEON_DATA_24", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 49}, {"Interface Connector Pin": "LEON_DATA[25]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_25", "Interface Connector": "U$13", "FPGA Pin #": "GCC1/IO85PSB2V3", "FPGA Pad #": "136", "Signal Name": "LEON_DATA_25", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 50}, {"Interface Connector Pin": "LEON_DATA[26]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_26", "Interface Connector": "U$13", "FPGA Pin #": "IO83NDB2V3", "FPGA Pad #": "137", "Signal Name": "LEON_DATA_26", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 51}, {"Interface Connector Pin": "LEON_DATA[27]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_27", "Interface Connector": "U$13", "FPGA Pin #": "IO83PDB2V3", "FPGA Pad #": "138", "Signal Name": "LEON_DATA_27", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 52}, {"Interface Connector Pin": "LEON_DATA[28]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_28", "Interface Connector": "U$13", "FPGA Pin #": "IO81PSB2V3", "FPGA Pad #": "139", "Signal Name": "LEON_DATA_28", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 53}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC5", "FPGA Pad #": "142", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 54}, {"Interface Connector Pin": "LEON_DATA[29]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_29", "Interface Connector": "U$13", "FPGA Pin #": "IO73NDB2V2", "FPGA Pad #": "143", "Signal Name": "LEON_DATA_29", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 55}, {"Interface Connector Pin": "LEON_DATA[30]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_30", "Interface Connector": "U$13", "FPGA Pin #": "IO73PDB2V2", "FPGA Pad #": "144", "Signal Name": "LEON_DATA_30", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 56}, {"Interface Connector Pin": "LEON_DATA[31]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_31", "Interface Connector": "U$13", "FPGA Pin #": "IO71NDB2V2", "FPGA Pad #": "145", "Signal Name": "LEON_DATA_31", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 57}, {"Interface Connector Pin": "LEON_WRITE_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_IO_MEMORY_PROM_WRITE_N", "Interface Connector": "U$13", "FPGA Pin #": "GBB2/IO59PSB2V0", "FPGA Pad #": "153", "Signal Name": "LEON_IO_MEMORY_PROM_WRITE_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 58}, {"Interface Connector Pin": "38", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "EGC_THROTTLE(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "GBA1/IO57PDB1V3", "FPGA Pad #": "159", "Signal Name": "EGC_THROTTLE(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 59}, {"Interface Connector Pin": "29", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "HIGH_SIDE_ENA(UNUSED)", "Interface Connector": "JP11", "FPGA Pin #": "GBA0/IO57NDB1V3", "FPGA Pad #": "160", "Signal Name": "HIGH_SIDE_ENA(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 60}, {"Interface Connector Pin": "29", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_6_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GBB1/IO56PDB1V3", "FPGA Pad #": "161", "Signal Name": "S_COARSE_6", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 61}, {"Interface Connector Pin": "28", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_8_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GBB0/IO56NDB1V3", "FPGA Pad #": "163", "Signal Name": "S_COARSE_8", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 62}, {"Interface Connector Pin": "28", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_4_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GBC1/IO55PDB1V3", "FPGA Pad #": "164", "Signal Name": "S_COARSE_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 63}, {"Interface Connector Pin": "27", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_7_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GBC0/IO55NDB1V3", "FPGA Pad #": "165", "Signal Name": "S_COARSE_7", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 64}, {"Interface Connector Pin": "25", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO51PDB1V2", "FPGA Pad #": "166", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 65}, {"Interface Connector Pin": "24", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "TBD_PYRO_2_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO51NDB1V2", "FPGA Pad #": "167", "Signal Name": "TBD_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 66}, {"Interface Connector Pin": "24", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO47PDB1V1", "FPGA Pad #": "168", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 67}, {"Interface Connector Pin": "22", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "TBD_PYRO_2_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO47NDB1V1", "FPGA Pad #": "169", "Signal Name": "TBD_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 68}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC6", "FPGA Pad #": "171", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 69}, {"Interface Connector Pin": "21", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "TBD_PYRO_1_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO43PSB1V1", "FPGA Pad #": "172", "Signal Name": "TBD_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 70}, {"Interface Connector Pin": "21", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "TBD_PYRO_1_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO41PDB1V1", "FPGA Pad #": "173", "Signal Name": "TBD_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 71}, {"Interface Connector Pin": "20", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO41NDB1V1", "FPGA Pad #": "174", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 72}, {"Interface Connector Pin": "20", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO35PDB1V0", "FPGA Pad #": "175", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 73}, {"Interface Connector Pin": "19", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO35NDB1V0", "FPGA Pad #": "176", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 74}, {"Interface Connector Pin": "19", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO31PDB0V3", "FPGA Pad #": "177", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 75}, {"Interface Connector Pin": "26", "FPGA #": "1", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_9_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO31NDB0V3", "FPGA Pad #": "179", "Signal Name": "S_COARSE_9", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 76}, {"Interface Connector Pin": "27", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_9_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO29PDB0V3", "FPGA Pad #": "180", "Signal Name": "S_COARSE_9", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 77}, {"Interface Connector Pin": "18", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_HTR_1_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO29NDB0V3", "FPGA Pad #": "181", "Signal Name": "POD4_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 78}, {"Interface Connector Pin": "18", "FPGA #": "1", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_HTR_2_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO27PDB0V3", "FPGA Pad #": "182", "Signal Name": "POD4_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 79}, {"Interface Connector Pin": "17", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RF_SWITCH_POS3(UNUSED)", "Interface Connector": "JP7", "FPGA Pin #": "IO27NDB0V3", "FPGA Pad #": "183", "Signal Name": "RF_SWITCH_POS3(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 80}, {"Interface Connector Pin": "17", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RF_SWITCH_POS2(UNUSED)", "Interface Connector": "JP11", "FPGA Pin #": "IO23PDB0V2", "FPGA Pad #": "184", "Signal Name": "RF_SWITCH_POS2(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 81}, {"Interface Connector Pin": "6", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RF_SWITCH_POS1(UNUSED)", "Interface Connector": "JP11", "FPGA Pin #": "IO23NDB0V2", "FPGA Pad #": "185", "Signal Name": "RF_SWITCH_POS1(UNUSED)", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 82}, {"Interface Connector Pin": "33", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC7", "FPGA Pad #": "187", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 83}, {"Interface Connector Pin": "16", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RADIO_POWER", "Interface Connector": "JP11", "FPGA Pin #": "IO18PDB0V2", "FPGA Pad #": "188", "Signal Name": "RADIO_POWER", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 84}, {"Interface Connector Pin": "16", "FPGA #": "1", "Signal Type Enum": "_DATA", "Net Name": "RADIO_CONFIG_CMD_DATA", "Interface Connector": "JP7", "FPGA Pin #": "IO18NDB0V2", "FPGA Pad #": "189", "Signal Name": "RADIO_CONFIG_CMD", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 85}, {"Interface Connector Pin": "15", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RADIO_FRAME_TRANSMITTED", "Interface Connector": "JP11", "FPGA Pin #": "IO15PDB0V1", "FPGA Pad #": "190", "Signal Name": "RADIO_FRAME_TRANSMITTED", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 86}, {"Interface Connector Pin": "15", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "RADIO_DETECTOR_LOCK_TLM", "Interface Connector": "JP7", "FPGA Pin #": "IO15NDB0V1", "FPGA Pad #": "191", "Signal Name": "RADIO_DETECTOR_LOCK_TLM", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 87}, {"Interface Connector Pin": "14", "FPGA #": "1", "Signal Type Enum": "_DATA", "Net Name": "RADIO_STATUS_TLM_DATA", "Interface Connector": "JP11", "FPGA Pin #": "IO12PSB0V1", "FPGA Pad #": "192", "Signal Name": "RADIO_STATUS_TLM", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 88}, {"Interface Connector Pin": "14", "FPGA #": "1", "Signal Type Enum": "_CLK", "Net Name": "RADIO_UPLINK_CLK", "Interface Connector": "JP7", "FPGA Pin #": "IO11PDB0V1", "FPGA Pad #": "193", "Signal Name": "RADIO_UPLINK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 89}, {"Interface Connector Pin": "13", "FPGA #": "1", "Signal Type Enum": "_DATA", "Net Name": "RADIO_UPLINK_DATA", "Interface Connector": "JP11", "FPGA Pin #": "IO11NDB0V1", "FPGA Pad #": "194", "Signal Name": "RADIO_UPLINK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 90}, {"Interface Connector Pin": "13", "FPGA #": "1", "Signal Type Enum": "_CLK", "Net Name": "RADIO_DOWNLINK_CLK", "Interface Connector": "JP7", "FPGA Pin #": "IO08PDB0V1", "FPGA Pad #": "196", "Signal Name": "RADIO_DOWNLINK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 91}, {"Interface Connector Pin": "12", "FPGA #": "1", "Signal Type Enum": "_DATA", "Net Name": "RADIO_DOWNLINK_DATA", "Interface Connector": "JP11", "FPGA Pin #": "IO08NDB0V1", "FPGA Pad #": "197", "Signal Name": "RADIO_DOWNLINK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 92}, {"Interface Connector Pin": "LEON_GPIO[4]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_4", "Interface Connector": "U$13", "FPGA Pin #": "IO05NDB0V0", "FPGA Pad #": "199", "Signal Name": "LEON_GPIO_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 93}, {"Interface Connector Pin": "LEON_GPIO[14]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_14", "Interface Connector": "U$13", "FPGA Pin #": "GAC1/IO02PDB0V0", "FPGA Pad #": "201", "Signal Name": "LEON_GPIO_14", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 94}, {"Interface Connector Pin": "LEON_GPIO[5]", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_5", "Interface Connector": "U$13", "FPGA Pin #": "GAB1/IO01PDB0V0", "FPGA Pad #": "203", "Signal Name": "LEON_GPIO_5", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 95}, {"Interface Connector Pin": "LEON_RESET_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_RESET_N", "Interface Connector": "U$13", "FPGA Pin #": "GAB0/IO01NDB0V0", "FPGA Pad #": "204", "Signal Name": "LEON_RESET_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 96}, {"Interface Connector Pin": "LEON_ERROR_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_ERROR_N", "Interface Connector": "U$13", "FPGA Pin #": "GAA1/IO00PDB0V0", "FPGA Pad #": "205", "Signal Name": "LEON_ERROR_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 97}, {"Interface Connector Pin": "LEON_WDOG_N", "FPGA #": "1", "Signal Type Enum": "no matches", "Net Name": "LEON_WATCHDOG_TIMEOUT_N", "Interface Connector": "U$13", "FPGA Pin #": "GAA0/IO00NDB0V0", "FPGA Pad #": "206", "Signal Name": "LEON_WATCHDOG_TIMEOUT_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 98}, {"Interface Connector Pin": "LEON_WRITE_N", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_IO_MEMORY_PROM_WRITE_N", "Interface Connector": "U$13", "FPGA Pin #": "GAB2/IO220PSB7V3", "FPGA Pad #": "4", "Signal Name": "LEON_IO_MEMORY_PROM_WRITE_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 99}, {"Interface Connector Pin": "LEON_GPIO[11]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_11", "Interface Connector": "U$13", "FPGA Pin #": "IO215PDB7V3", "FPGA Pad #": "9", "Signal Name": "LEON_GPIO_11", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 100}, {"Interface Connector Pin": "LEON_DATA[31]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_31", "Interface Connector": "U$13", "FPGA Pin #": "IO212NDB7V2", "FPGA Pad #": "12", "Signal Name": "LEON_DATA_31", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 101}, {"Interface Connector Pin": "LEON_DATA[30]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_30", "Interface Connector": "U$13", "FPGA Pin #": "IO208PDB7V2", "FPGA Pad #": "13", "Signal Name": "LEON_DATA_30", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 102}, {"Interface Connector Pin": "LEON_DATA[29]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_29", "Interface Connector": "U$13", "FPGA Pin #": "IO208NDB7V2", "FPGA Pad #": "14", "Signal Name": "LEON_DATA_29", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 103}, {"Interface Connector Pin": "LEON_DATA[28]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_28", "Interface Connector": "U$13", "FPGA Pin #": "IO204PSB7V1", "FPGA Pad #": "15", "Signal Name": "LEON_DATA_28", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 104}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC", "FPGA Pad #": "16", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 105}, {"Interface Connector Pin": "LEON_DATA[27]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_27", "Interface Connector": "U$13", "FPGA Pin #": "IO200PDB7V1", "FPGA Pad #": "19", "Signal Name": "LEON_DATA_27", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 106}, {"Interface Connector Pin": "LEON_DATA[26]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_26", "Interface Connector": "U$13", "FPGA Pin #": "IO200NDB7V1", "FPGA Pad #": "20", "Signal Name": "LEON_DATA_26", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 107}, {"Interface Connector Pin": "LEON_DATA[25]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_25", "Interface Connector": "U$13", "FPGA Pin #": "IO196PSB7V0", "FPGA Pad #": "21", "Signal Name": "LEON_DATA_25", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 108}, {"Interface Connector Pin": "LEON_DATA[24]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_DATA_24", "Interface Connector": "U$13", "FPGA Pin #": "GFC1/IO192PSB7V0", "FPGA Pad #": "22", "Signal Name": "LEON_DATA_24", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 109}, {"Interface Connector Pin": "LEON_ADDR[0]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_0", "Interface Connector": "U$13", "FPGA Pin #": "GFB1/IO191PDB7V0", "FPGA Pad #": "23", "Signal Name": "LEON_ADDRESS_0", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 110}, {"Interface Connector Pin": "LEON_GPIO[12]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_12", "Interface Connector": "U$13", "FPGA Pin #": "GFB0/IO191NDB7V0", "FPGA Pad #": "24", "Signal Name": "LEON_GPIO_12", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 111}, {"Interface Connector Pin": "LEON_ADDR[1]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_1", "Interface Connector": "U$13", "FPGA Pin #": "GFA1/IO190PPB6V2", "FPGA Pad #": "28", "Signal Name": "LEON_ADDRESS_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 112}, {"Interface Connector Pin": "LEON_ADDR[2]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_2", "Interface Connector": "U$13", "FPGA Pin #": "GFA2/IO189PDB6V2", "FPGA Pad #": "30", "Signal Name": "LEON_ADDRESS_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 113}, {"Interface Connector Pin": "LEON_GPIO[13]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_GPIO_13", "Interface Connector": "U$13", "FPGA Pin #": "IO189NDB6V2", "FPGA Pad #": "31", "Signal Name": "LEON_GPIO_13", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 114}, {"Interface Connector Pin": "LEON_ADDR[3]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_3", "Interface Connector": "U$13", "FPGA Pin #": "GFB2/IO188PPB6V2", "FPGA Pad #": "32", "Signal Name": "LEON_ADDRESS_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 115}, {"Interface Connector Pin": "LEON_ADDR[4]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_4", "Interface Connector": "U$13", "FPGA Pin #": "GFC2/IO187PPB6V2", "FPGA Pad #": "33", "Signal Name": "LEON_ADDRESS_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 116}, {"Interface Connector Pin": "LEON_ADDR[5]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_5", "Interface Connector": "U$13", "FPGA Pin #": "IO188NPB6V2", "FPGA Pad #": "34", "Signal Name": "LEON_ADDRESS_5", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 117}, {"Interface Connector Pin": "LEON_ADDR[6]", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_ADDRESS_6", "Interface Connector": "U$13", "FPGA Pin #": "IO187NPB6V2", "FPGA Pad #": "35", "Signal Name": "LEON_ADDRESS_6", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 118}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC2", "FPGA Pad #": "36", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 119}, {"Interface Connector Pin": "30", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_4_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO176PDB6V1", "FPGA Pad #": "42", "Signal Name": "S_COARSE_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 120}, {"Interface Connector Pin": "30", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_5_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO176NDB6V1", "FPGA Pad #": "43", "Signal Name": "S_COARSE_5", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 121}, {"Interface Connector Pin": "31", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_1_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GEC1/IO169PDB6V0", "FPGA Pad #": "44", "Signal Name": "S_COARSE_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 122}, {"Interface Connector Pin": "31", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_5_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEC0/IO169NDB6V0", "FPGA Pad #": "45", "Signal Name": "S_COARSE_5", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 123}, {"Interface Connector Pin": "32", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_2_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GEB1/IO168PDB6V0", "FPGA Pad #": "46", "Signal Name": "S_COARSE_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 124}, {"Interface Connector Pin": "32", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_6_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEA1/IO167PPB6V0", "FPGA Pad #": "47", "Signal Name": "S_COARSE_6", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 125}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_2_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "GEBO/IO168NDB6V0", "FPGA Pad #": "48", "Signal Name": "S_COARSE_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 126}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_COARSE_3_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEA0/IO167NPB6V0", "FPGA Pad #": "49", "Signal Name": "S_COARSE_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 127}, {"Interface Connector Pin": "34", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_3_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO166NDB5V3", "FPGA Pad #": "55", "Signal Name": "S_COARSE_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 128}, {"Interface Connector Pin": "34", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_COARSE_1_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEA2/IO166PDB5V3", "FPGA Pad #": "56", "Signal Name": "S_COARSE_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 129}, {"Interface Connector Pin": "35", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_H2O2_TANK_OUTLET_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO165NDB5V3", "FPGA Pad #": "57", "Signal Name": "S_H2O2_TANK_OUTLET", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 130}, {"Interface Connector Pin": "35", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_H2O2_TANK_PRESSURANT_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEB2/IO166PDB5V3", "FPGA Pad #": "58", "Signal Name": "S_H2O2_TANK_PRESSURANT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 131}, {"Interface Connector Pin": "36", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_H2O2_MAIN_ENGINE_PURGE_P_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO164NDB5V3", "FPGA Pad #": "59", "Signal Name": "S_H2O2_MAIN_ENGINE_PURGE", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 132}, {"Interface Connector Pin": "36", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_H2O2_TANK_PRESSURANT_VENT_P_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "GEC2/IO164PDB5V3", "FPGA Pad #": "60", "Signal Name": "S_H2O2_TANK_PRESSURANT_VENT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 133}, {"Interface Connector Pin": "2", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_RP1_MAIN_ENGINE_FEED_P_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO163PSB5V3", "FPGA Pad #": "61", "Signal Name": "S_RP1_MAIN_ENGINE_FEED", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 134}, {"Interface Connector Pin": "1", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_RP1_MAIN_ENGINE_PURGE_P_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO161PSB5V3", "FPGA Pad #": "63", "Signal Name": "S_RP1_MAIN_ENGINE_PURGE", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 135}, {"Interface Connector Pin": "10", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SOLENOID_SPARE_8_N_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO157NDB5V2", "FPGA Pad #": "64", "Signal Name": "SOLENOID_SPARE_8", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 136}, {"Interface Connector Pin": "39", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_HTR_3_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO153PDB5V2", "FPGA Pad #": "68", "Signal Name": "POD4_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 137}, {"Interface Connector Pin": "40", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_H2O2_TANK_HTR_N_CONTROL", "Interface Connector": "JP7", "FPGA Pin #": "IO149NDB5V1", "FPGA Pad #": "69", "Signal Name": "POD4_H2O2_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 138}, {"Interface Connector Pin": "40", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_GHE_TANK_HTR_N_CONTROL", "Interface Connector": "JP11", "FPGA Pin #": "IO149PDB5V1", "FPGA Pad #": "70", "Signal Name": "POD4_GHE_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 139}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC3", "FPGA Pad #": "71", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 140}, {"Interface Connector Pin": "1", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD4_RP1_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO145NDB5V1", "FPGA Pad #": "73", "Signal Name": "POD4_RP1_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 141}, {"Interface Connector Pin": "2", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_HTR_1_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO145PDB5V1", "FPGA Pad #": "74", "Signal Name": "POD3_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 142}, {"Interface Connector Pin": "3", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_HTR_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO143NDB5V1", "FPGA Pad #": "75", "Signal Name": "POD3_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 143}, {"Interface Connector Pin": "9", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SOLENOID_SPARE_7_N_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO137PDB5V0", "FPGA Pad #": "78", "Signal Name": "SOLENOID_SPARE_7", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 144}, {"Interface Connector Pin": "6", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_RP1_TANK_PRESSURANT_VENT_N_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO135NDB5V0", "FPGA Pad #": "79", "Signal Name": "S_RP1_TANK_PRESSURANT_VENT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 145}, {"Interface Connector Pin": "5", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_RP1_TANK_PRESSURANT_N_CONTROL", "Interface Connector": "JP13", "FPGA Pin #": "IO135PDB5V0", "FPGA Pad #": "80", "Signal Name": "S_RP1_TANK_PRESSURANT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 146}, {"Interface Connector Pin": "7", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "SEPARATION_LOOPBACK", "Interface Connector": "JP8", "FPGA Pin #": "IO131PDB4V2", "FPGA Pad #": "83", "Signal Name": "SEPARATION_LOOPBACK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 147}, {"Interface Connector Pin": "3", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "BALANCE_12V", "Interface Connector": "JP8", "FPGA Pin #": "IO129NDB4V2", "FPGA Pad #": "84", "Signal Name": "BALANCE_12V", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 148}, {"Interface Connector Pin": "4", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "BALANCE_32V", "Interface Connector": "JP8", "FPGA Pin #": "IO129PDB4V2", "FPGA Pad #": "85", "Signal Name": "BALANCE_32V", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 149}, {"Interface Connector Pin": "6", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD2_HTR_1_N_CONTROL", "Interface Connector": "JP8", "FPGA Pin #": "IO127NDB4V2", "FPGA Pad #": "86", "Signal Name": "POD2_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 150}, {"Interface Connector Pin": "5", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_RP1_TANK_HTR_N_CONTROL", "Interface Connector": "JP8", "FPGA Pin #": "IO127PDB4V2", "FPGA Pad #": "87", "Signal Name": "POD3_RP1_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 151}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC4", "FPGA Pad #": "88", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 152}, {"Interface Connector Pin": "8", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD2_HTR_3_N_CONTROL", "Interface Connector": "JP8", "FPGA Pin #": "IO121NDB4V1", "FPGA Pad #": "90", "Signal Name": "POD2_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 153}, {"Interface Connector Pin": "9", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD2_H2O2_TANK_HTR_N_CONTROL", "Interface Connector": "JP8", "FPGA Pin #": "IO121PDB4V1", "FPGA Pad #": "91", "Signal Name": "POD2_H2O2_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 154}, {"Interface Connector Pin": "10", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD2_RP1_TANK_HTR_N_CONTROL", "Interface Connector": "JP8", "FPGA Pin #": "IO119NDB4V1", "FPGA Pad #": "92", "Signal Name": "POD2_RP1_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 155}, {"Interface Connector Pin": "8", "FPGA #": "2", "Signal Type Enum": "_N_FEEDBACK", "Net Name": "POD2_HTR_2_N_FEEDBACK", "Interface Connector": "JP12", "FPGA Pin #": "IO119PDB4V1", "FPGA Pad #": "93", "Signal Name": "POD2_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 156}, {"Interface Connector Pin": "9", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD2_GHE_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO113NDB4V1", "FPGA Pad #": "94", "Signal Name": "POD2_GHE_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 157}, {"Interface Connector Pin": "4", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_HTR_3_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GDA1/IO110PPB3V2", "FPGA Pad #": "114", "Signal Name": "POD3_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 158}, {"Interface Connector Pin": "5", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_GHE_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GDB1/IO109PPB3V2", "FPGA Pad #": "115", "Signal Name": "POD3_GHE_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 159}, {"Interface Connector Pin": "6", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD3_H2O2_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GDC0/IO108NDB3V2", "FPGA Pad #": "116", "Signal Name": "POD3_H2O2_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 160}, {"Interface Connector Pin": "11", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "EGC_DIR", "Interface Connector": "JP8", "FPGA Pin #": "GDC1/IO108PDB3V2", "FPGA Pad #": "117", "Signal Name": "EGC_DIR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 161}, {"Interface Connector Pin": "12", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "EGC_DATA_FROM_FPGA", "Interface Connector": "JP8", "FPGA Pin #": "IO105NDB3V2", "FPGA Pad #": "118", "Signal Name": "EGC_DATA_FROM_FPGA", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 162}, {"Interface Connector Pin": "13", "FPGA #": "2", "Signal Type Enum": "_DATA_TO_FPGA", "Net Name": "EGC_DATA_TO_FPGA", "Interface Connector": "JP8", "FPGA Pin #": "IO105PDB3V2", "FPGA Pad #": "119", "Signal Name": "EGC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 163}, {"Interface Connector Pin": "14", "FPGA #": "2", "Signal Type Enum": "_PWR_FEEDBACK", "Net Name": "STAR_TRACKER_PWR_FEEDBACK", "Interface Connector": "JP8", "FPGA Pin #": "IO101NDB3V1", "FPGA Pad #": "120", "Signal Name": "STAR_TRACKER", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 164}, {"Interface Connector Pin": "15", "FPGA #": "2", "Signal Type Enum": "_DATA_TO_DPU", "Net Name": "STAR_TRACKER_UART_DATA_TO_DPU", "Interface Connector": "JP8", "FPGA Pin #": "IO101PDB3V1", "FPGA Pad #": "121", "Signal Name": "STAR_TRACKER_UART", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 165}, {"Interface Connector Pin": "16", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "STAR_TRACKER_UART_RTS_FROM_FPGA", "Interface Connector": "JP8", "FPGA Pin #": "GCC2/IO90PSB3V0", "FPGA Pad #": "124", "Signal Name": "STAR_TRACKER_UART_RTS_FROM_FPGA", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 166}, {"Interface Connector Pin": "17", "FPGA #": "2", "Signal Type Enum": "_DATA_TO_FPGA", "Net Name": "STAR_TRACKER_UART_DATA_TO_FPGA", "Interface Connector": "JP8", "FPGA Pin #": "GCB2/IO89PSB3V0", "FPGA Pad #": "125", "Signal Name": "STAR_TRACKER_UART", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 167}, {"Interface Connector Pin": "23", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PROP_DECK_TDB_HTR_3_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO88NDB3V0", "FPGA Pad #": "127", "Signal Name": "PROP_DECK_TDB_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 168}, {"Interface Connector Pin": "24", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAYLOAD1_TBD_PAYLOAD1_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GCA2/IO88PDB3V0", "FPGA Pad #": "128", "Signal Name": "PAYLOAD1_TBD_PAYLOAD1_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 169}, {"Interface Connector Pin": "25", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAYLOAD1_ILOX_HTR_3_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GCA1/IO87PPB3V0", "FPGA Pad #": "129", "Signal Name": "PAYLOAD1_ILOX_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 170}, {"Interface Connector Pin": "26", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAYLOAD1_ILOX_HTR_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GCA0/IO87NPB3V0", "FPGA Pad #": "132", "Signal Name": "PAYLOAD1_ILOX_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 171}, {"Interface Connector Pin": "27", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PAYLOAD1_ILOX_HTR_1_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GCB0/IO86NDB2V3", "FPGA Pad #": "134", "Signal Name": "PAYLOAD1_ILOX_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 172}, {"Interface Connector Pin": "18", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_ACCEL_N", "Interface Connector": "JP8", "FPGA Pin #": "GCB1/IO86PDB2V3", "FPGA Pad #": "135", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_ACCEL_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 173}, {"Interface Connector Pin": "19", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_GYRO_N", "Interface Connector": "JP8", "FPGA Pin #": "GCC1/IO85PSB2V3", "FPGA Pad #": "136", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_GYRO_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 174}, {"Interface Connector Pin": "20", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_MISO", "Interface Connector": "JP8", "FPGA Pin #": "IO83NDB2V3", "FPGA Pad #": "137", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_MISO", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 175}, {"Interface Connector Pin": "21", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_MOSI", "Interface Connector": "JP8", "FPGA Pin #": "IO83PDB2V3", "FPGA Pad #": "138", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_MOSI", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 176}, {"Interface Connector Pin": "22", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CCLK", "Interface Connector": "JP8", "FPGA Pin #": "IO81PSB2V3", "FPGA Pad #": "139", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CCLK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 177}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC5", "FPGA Pad #": "142", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 178}, {"Interface Connector Pin": "26", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_ACCEL_N", "Interface Connector": "JP8", "FPGA Pin #": "IO73PDB2V2", "FPGA Pad #": "144", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_ACCEL_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 179}, {"Interface Connector Pin": "27", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_GYRO_N", "Interface Connector": "JP8", "FPGA Pin #": "IO71NDB2V2", "FPGA Pad #": "145", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_GYRO_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 180}, {"Interface Connector Pin": "28", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_MISO", "Interface Connector": "JP8", "FPGA Pin #": "IO71PDB2V2", "FPGA Pad #": "146", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_MISO", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 181}, {"Interface Connector Pin": "29", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_MOSI", "Interface Connector": "JP8", "FPGA Pin #": "IO67NDB2V1", "FPGA Pad #": "147", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_MOSI", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 182}, {"Interface Connector Pin": "30", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CCLK", "Interface Connector": "JP8", "FPGA Pin #": "IO67PDB2V1", "FPGA Pad #": "148", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CCLK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 183}, {"Interface Connector Pin": "34", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_ACCEL_N", "Interface Connector": "JP8", "FPGA Pin #": "IO65NDB2V1", "FPGA Pad #": "149", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_ACCEL_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 184}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_GYRO_N", "Interface Connector": "JP8", "FPGA Pin #": "IO65PDB2V1", "FPGA Pad #": "150", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_GYRO_N", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 185}, {"Interface Connector Pin": "36", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_MISO", "Interface Connector": "JP8", "FPGA Pin #": "GBC2/IO60PSB2V0", "FPGA Pad #": "151", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_MISO", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 186}, {"Interface Connector Pin": "37", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_MOSI", "Interface Connector": "JP8", "FPGA Pin #": "GBA2/IO58PSB2V0", "FPGA Pad #": "152", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_MOSI", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 187}, {"Interface Connector Pin": "38", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CCLK", "Interface Connector": "JP8", "FPGA Pin #": "GBB2/IO59PSB2V0", "FPGA Pad #": "153", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CCLK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 188}, {"Interface Connector Pin": "39", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SPARE_PYRO_4_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GBB0/IO56NDB1V3", "FPGA Pad #": "163", "Signal Name": "SPARE_PYRO_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 189}, {"Interface Connector Pin": "38", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SPARE_PYRO_4_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GBC1/IO55PDB1V3", "FPGA Pad #": "164", "Signal Name": "SPARE_PYRO_4", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 190}, {"Interface Connector Pin": "37", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SPARE_PYRO_3_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "GBC0/IO55NDB1V3", "FPGA Pad #": "165", "Signal Name": "SPARE_PYRO_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 191}, {"Interface Connector Pin": "36", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SPARE_PYRO_3_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO51PDB1V2", "FPGA Pad #": "166", "Signal Name": "SPARE_PYRO_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 192}, {"Interface Connector Pin": "35", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SPARE_PYRO_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO51NDB1V2", "FPGA Pad #": "167", "Signal Name": "SPARE_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 193}, {"Interface Connector Pin": "34", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SPARE_PYRO_2_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO47PDB1V1", "FPGA Pad #": "168", "Signal Name": "SPARE_PYRO_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 194}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "SPARE_PYRO_1_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO47NDB1V1", "FPGA Pad #": "169", "Signal Name": "SPARE_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 195}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC6", "FPGA Pad #": "171", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 196}, {"Interface Connector Pin": "32", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SPARE_PYRO_1_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO43PSB1V1", "FPGA Pad #": "172", "Signal Name": "SPARE_PYRO_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 197}, {"Interface Connector Pin": "31", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO41PDB1V1", "FPGA Pad #": "173", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 198}, {"Interface Connector Pin": "30", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO41NDB1V1", "FPGA Pad #": "174", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 199}, {"Interface Connector Pin": "29", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_RP1_TANK_OUTLET_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO35NDB1V0", "FPGA Pad #": "176", "Signal Name": "S_RP1_TANK_OUTLET", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 200}, {"Interface Connector Pin": "28", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_H2O2_MAIN_ENGINE_FEED_P_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO31PDB0V3", "FPGA Pad #": "177", "Signal Name": "S_H2O2_MAIN_ENGINE_FEED", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 201}, {"Interface Connector Pin": "1", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_RP1_TANK_PRESSURANT_P_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO31NDB0V3", "FPGA Pad #": "179", "Signal Name": "S_RP1_TANK_PRESSURANT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 202}, {"Interface Connector Pin": "2", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "S_RP1_TANK_PRESSURANT_VENT_P_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO29PDB0V3", "FPGA Pad #": "180", "Signal Name": "S_RP1_TANK_PRESSURANT_VENT", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 203}, {"Interface Connector Pin": "5", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_H2O2_MAIN_ENGINE_FEED_N_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO29NDB0V3", "FPGA Pad #": "181", "Signal Name": "S_H2O2_MAIN_ENGINE_FEED", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 204}, {"Interface Connector Pin": "22", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "MAIN_ENGINE_CAT_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO23PDB0V2", "FPGA Pad #": "184", "Signal Name": "MAIN_ENGINE_CAT_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 205}, {"Interface Connector Pin": "21", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PROP_DECK_TBD_HTR_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO23NDB0V2", "FPGA Pad #": "185", "Signal Name": "PROP_DECK_TBD_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 206}, {"Interface Connector Pin": "33", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "VCC", "Interface Connector": "JP9", "FPGA Pin #": "VCC7", "FPGA Pad #": "187", "Signal Name": "VCC", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 207}, {"Interface Connector Pin": "20", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "PROP_DECK_TBD_HTR_1_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO18PDB0V2", "FPGA Pad #": "188", "Signal Name": "PROP_DECK_TBD_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 208}, {"Interface Connector Pin": "19", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_RP1_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO18NDB0V2", "FPGA Pad #": "189", "Signal Name": "POD1_RP1_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 209}, {"Interface Connector Pin": "18", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_H2O2_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO15PDB0V1", "FPGA Pad #": "190", "Signal Name": "POD1_H2O2_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 210}, {"Interface Connector Pin": "17", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_GHE_TANK_HTR_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO15NDB0V1", "FPGA Pad #": "191", "Signal Name": "POD1_GHE_TANK_HTR", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 211}, {"Interface Connector Pin": "16", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_HTR_3_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO12PSB0V1", "FPGA Pad #": "192", "Signal Name": "POD1_HTR_3", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 212}, {"Interface Connector Pin": "15", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_HTR_2_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO11PDB0V1", "FPGA Pad #": "193", "Signal Name": "POD1_HTR_2", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 213}, {"Interface Connector Pin": "14", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "POD1_HTR_1_N_CONTROL", "Interface Connector": "JP12", "FPGA Pin #": "IO11NDB0V1", "FPGA Pad #": "194", "Signal Name": "POD1_HTR_1", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 214}, {"Interface Connector Pin": "6", "FPGA #": "2", "Signal Type Enum": "_N_CONTROL", "Net Name": "S_RP1_TANK_OUTLET_N_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO08PDB0V1", "FPGA Pad #": "196", "Signal Name": "S_RP1_TANK_OUTLET", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 215}, {"Interface Connector Pin": "9", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SOLENOID_SPARE_6_P_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO08NDB0V1", "FPGA Pad #": "197", "Signal Name": "SOLENOID_SPARE_6", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 216}, {"Interface Connector Pin": "10", "FPGA #": "2", "Signal Type Enum": "_P_CONTROL", "Net Name": "SOLENOID_SPARE_7_P_CONTROL", "Interface Connector": "JP14", "FPGA Pin #": "IO05PDB0V0", "FPGA Pad #": "198", "Signal Name": "SOLENOID_SPARE_7", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 217}, {"Interface Connector Pin": "LEON_SDCLK", "FPGA #": "2", "Signal Type Enum": "no matches", "Net Name": "LEON_SDCLK", "Interface Connector": "U$13", "FPGA Pin #": "GAC0/IO02NDB0V0", "FPGA Pad #": "202", "Signal Name": "LEON_SDCLK", "FPGA Page Address": "unknown", "Board Type": "fpga_edu_v1", "id_num": 218},

{"id_num": 0, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_ACCEL_N", "MCU Pin Function": "PB10", "Signal Type Enum": "no matches", "INCU Feedback Pin": "21", "Interface Connector Pin": "26", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_ACCEL_N", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 1, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_GYRO_N", "MCU Pin Function": "PB11", "Signal Type Enum": "no matches", "INCU Feedback Pin": "22", "Interface Connector Pin": "27", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CS_GYRO_N", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 2, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_CCLK", "MCU Pin Function": "PB13/SPI2_SCK", "Signal Type Enum": "no matches", "INCU Feedback Pin": "26", "Interface Connector Pin": "30", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_CCLK", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 3, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_MISO", "MCU Pin Function": "PB14/SPI2_MISO", "Signal Type Enum": "no matches", "INCU Feedback Pin": "27", "Interface Connector Pin": "28", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_MISO", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 4, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_1_MOSI", "MCU Pin Function": "PB15/SPI2_MOSI", "Signal Type Enum": "no matches", "INCU Feedback Pin": "28", "Interface Connector Pin": "29", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_1_MOSI", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 5, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PB8/TIM16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "45", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "MEMS_SIM_1"}, {"id_num": 6, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_ACCEL_N", "MCU Pin Function": "PB10", "Signal Type Enum": "no matches", "INCU Feedback Pin": "21", "Interface Connector Pin": "18", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_ACCEL_N", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 7, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_GYRO_N", "MCU Pin Function": "PB11", "Signal Type Enum": "no matches", "INCU Feedback Pin": "22", "Interface Connector Pin": "19", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CS_GYRO_N", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 8, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_CCLK", "MCU Pin Function": "PB13/SPI2_SCK", "Signal Type Enum": "no matches", "INCU Feedback Pin": "26", "Interface Connector Pin": "22", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_CCLK", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 9, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_MISO", "MCU Pin Function": "PB14/SPI2_MISO", "Signal Type Enum": "no matches", "INCU Feedback Pin": "27", "Interface Connector Pin": "20", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_MISO", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 10, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_2_MOSI", "MCU Pin Function": "PB15/SPI2_MOSI", "Signal Type Enum": "no matches", "INCU Feedback Pin": "28", "Interface Connector Pin": "21", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_2_MOSI", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 11, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PB8/TIM16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "45", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "MEMS_SIM_2"}, {"id_num": 12, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_ACCEL_N", "MCU Pin Function": "PB10", "Signal Type Enum": "no matches", "INCU Feedback Pin": "21", "Interface Connector Pin": "34", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_ACCEL_N", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 13, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_GYRO_N", "MCU Pin Function": "PB11", "Signal Type Enum": "no matches", "INCU Feedback Pin": "22", "Interface Connector Pin": "33", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CS_GYRO_N", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 14, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_CCLK", "MCU Pin Function": "PB13/SPI2_SCK", "Signal Type Enum": "no matches", "INCU Feedback Pin": "26", "Interface Connector Pin": "38", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_CCLK", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 15, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_MISO", "MCU Pin Function": "PB14/SPI2_MISO", "Signal Type Enum": "no matches", "INCU Feedback Pin": "27", "Interface Connector Pin": "36", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_MISO", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 16, "Board Type": "logic_sim_v1", "Signal Name": "TRIAXIS_ACCEL_AND_GYRO_3_MOSI", "MCU Pin Function": "PB15/SPI2_MOSI", "Signal Type Enum": "no matches", "INCU Feedback Pin": "28", "Interface Connector Pin": "37", "Interface Connector": "JP8", "Net Name": "TRIAXIS_ACCEL_AND_GYRO_3_MOSI", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 17, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PB8/TIM16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "45", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "MEMS_SIM_3"}, {"id_num": 18, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_4", "MCU Pin Function": "PF9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "10", "Interface Connector Pin": "39", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_4_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 19, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "MCU Pin Function": "PF10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "11", "Interface Connector Pin": "25", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 20, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_4", "MCU Pin Function": "PC0", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "15", "Interface Connector Pin": "39", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_4_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 21, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_4", "MCU Pin Function": "PC1", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "16", "Interface Connector Pin": "38", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_4_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 22, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_2", "MCU Pin Function": "PC2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "17", "Interface Connector Pin": "24", "Interface Connector": "JP11", "Net Name": "TBD_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 23, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_3", "MCU Pin Function": "PC3", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "18", "Interface Connector Pin": "37", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_3_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 24, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "MCU Pin Function": "PF2", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "19", "Interface Connector Pin": "24", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 25, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "MCU Pin Function": "PF4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "27", "Interface Connector Pin": "25", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 26, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_4", "MCU Pin Function": "PA6", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "31", "Interface Connector Pin": "38", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_4_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 27, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_2", "MCU Pin Function": "PA7", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "32", "Interface Connector Pin": "24", "Interface Connector": "JP11", "Net Name": "TBD_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 28, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_2", "MCU Pin Function": "PC4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "33", "Interface Connector Pin": "35", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 29, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_3", "MCU Pin Function": "PC5", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "34", "Interface Connector Pin": "36", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_3_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 30, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_3", "MCU Pin Function": "PB0", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "35", "Interface Connector Pin": "37", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_3_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 31, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_2", "MCU Pin Function": "PB1", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "36", "Interface Connector Pin": "24", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 32, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_2", "MCU Pin Function": "PB2", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "37", "Interface Connector Pin": "22", "Interface Connector": "JP7", "Net Name": "TBD_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 33, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_2", "MCU Pin Function": "PE7", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "38", "Interface Connector Pin": "34", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 34, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_1", "MCU Pin Function": "PE8", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "39", "Interface Connector Pin": "21", "Interface Connector": "JP11", "Net Name": "TBD_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 35, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_3", "MCU Pin Function": "PE9", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "40", "Interface Connector Pin": "36", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_3_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 36, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_1", "MCU Pin Function": "PE10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "41", "Interface Connector Pin": "21", "Interface Connector": "JP7", "Net Name": "TBD_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 37, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_1", "MCU Pin Function": "PE11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "42", "Interface Connector Pin": "33", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 38, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "MCU Pin Function": "PE12", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "43", "Interface Connector Pin": "20", "Interface Connector": "JP11", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 39, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_2", "MCU Pin Function": "PE13", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "44", "Interface Connector Pin": "22", "Interface Connector": "JP7", "Net Name": "TBD_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 40, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_1", "MCU Pin Function": "PE14", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "45", "Interface Connector Pin": "33", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 41, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_2", "MCU Pin Function": "PB10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "47", "Interface Connector Pin": "35", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 42, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_1", "MCU Pin Function": "PB11", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "48", "Interface Connector Pin": "21", "Interface Connector": "JP11", "Net Name": "TBD_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 43, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_1", "MCU Pin Function": "PB12", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "51", "Interface Connector Pin": "32", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 44, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "MCU Pin Function": "PB14", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "53", "Interface Connector Pin": "20", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 45, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "MCU Pin Function": "PD10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "57", "Interface Connector Pin": "31", "Interface Connector": "JP12", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 46, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "MCU Pin Function": "PD11", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "58", "Interface Connector Pin": "19", "Interface Connector": "JP11", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 47, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "MCU Pin Function": "PD12", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "59", "Interface Connector Pin": "30", "Interface Connector": "JP12", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 48, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "MCU Pin Function": "PD13", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "60", "Interface Connector Pin": "19", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 49, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "MCU Pin Function": "PD14", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "61", "Interface Connector Pin": "30", "Interface Connector": "JP12", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 50, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "MCU Pin Function": "PD15", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "62", "Interface Connector Pin": "19", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 51, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_2", "MCU Pin Function": "PC6", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "63", "Interface Connector Pin": "31", "Interface Connector": "JP12", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_2_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 52, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "MCU Pin Function": "PC7", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "64", "Interface Connector Pin": "19", "Interface Connector": "JP11", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 53, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_1", "MCU Pin Function": "PC8", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "65", "Interface Connector Pin": "32", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_1_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 54, "Board Type": "logic_sim_v1", "Signal Name": "PAN_TILT_MAST_PIN_PYRO_1", "MCU Pin Function": "PC9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "66", "Interface Connector Pin": "20", "Interface Connector": "JP7", "Net Name": "PAN_TILT_MAST_PIN_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 55, "Board Type": "logic_sim_v1", "Signal Name": "GHE_PRESSURANT_PYRO_VALVE_1", "MCU Pin Function": "PA9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "68", "Interface Connector Pin": "20", "Interface Connector": "JP11", "Net Name": "GHE_PRESSURANT_PYRO_VALVE_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 56, "Board Type": "logic_sim_v1", "Signal Name": "SPARE_PYRO_2", "MCU Pin Function": "PA11", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "70", "Interface Connector Pin": "34", "Interface Connector": "JP12", "Net Name": "SPARE_PYRO_2_P_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 57, "Board Type": "logic_sim_v1", "Signal Name": "TBD_PYRO_1", "MCU Pin Function": "PA12", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "71", "Interface Connector Pin": "21", "Interface Connector": "JP7", "Net Name": "TBD_PYRO_1_N_FEEDBACK", "Logic Sim Board": "UC_PYRO"}, {"id_num": 58, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PE0/TIM_16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "97", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "UC_PYRO"}, {"id_num": 59, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_DOWNLINK", "MCU Pin Function": "PF9", "Signal Type Enum": "_CLK", "INCU Feedback Pin": "10", "Interface Connector Pin": "13", "Interface Connector": "JP7", "Net Name": "RADIO_DOWNLINK_CLK", "Logic Sim Board": "UC_RADIO"}, {"id_num": 60, "Board Type": "logic_sim_v1", "Signal Name": "RF_SWITCH_POS1(UNUSED)", "MCU Pin Function": "PA0", "Signal Type Enum": "no matches", "INCU Feedback Pin": "23", "Interface Connector Pin": "6", "Interface Connector": "JP11", "Net Name": "RF_SWITCH_POS1(UNUSED)", "Logic Sim Board": "UC_RADIO"}, {"id_num": 61, "Board Type": "logic_sim_v1", "Signal Name": "RF_SWITCH_POS2(UNUSED)", "MCU Pin Function": "PA1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "24", "Interface Connector Pin": "17", "Interface Connector": "JP11", "Net Name": "RF_SWITCH_POS2(UNUSED)", "Logic Sim Board": "UC_RADIO"}, {"id_num": 62, "Board Type": "logic_sim_v1", "Signal Name": "RF_SWITCH_POS3(UNUSED)", "MCU Pin Function": "PA2", "Signal Type Enum": "no matches", "INCU Feedback Pin": "25", "Interface Connector Pin": "17", "Interface Connector": "JP7", "Net Name": "RF_SWITCH_POS3(UNUSED)", "Logic Sim Board": "UC_RADIO"}, {"id_num": 63, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_DETECTOR_LOCK_TLM", "MCU Pin Function": "PA6", "Signal Type Enum": "no matches", "INCU Feedback Pin": "31", "Interface Connector Pin": "15", "Interface Connector": "JP7", "Net Name": "RADIO_DETECTOR_LOCK_TLM", "Logic Sim Board": "UC_RADIO"}, {"id_num": 64, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_STATUS_TLM", "MCU Pin Function": "PC4", "Signal Type Enum": "_DATA", "INCU Feedback Pin": "33", "Interface Connector Pin": "14", "Interface Connector": "JP11", "Net Name": "RADIO_STATUS_TLM_DATA", "Logic Sim Board": "UC_RADIO"}, {"id_num": 65, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_CONFIG_CMD", "MCU Pin Function": "PC5", "Signal Type Enum": "_DATA", "INCU Feedback Pin": "34", "Interface Connector Pin": "16", "Interface Connector": "JP7", "Net Name": "RADIO_CONFIG_CMD_DATA", "Logic Sim Board": "UC_RADIO"}, {"id_num": 66, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_FRAME_TRANSMITTED", "MCU Pin Function": "PB0", "Signal Type Enum": "no matches", "INCU Feedback Pin": "35", "Interface Connector Pin": "15", "Interface Connector": "JP11", "Net Name": "RADIO_FRAME_TRANSMITTED", "Logic Sim Board": "UC_RADIO"}, {"id_num": 67, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_POWER", "MCU Pin Function": "PB2", "Signal Type Enum": "no matches", "INCU Feedback Pin": "37", "Interface Connector Pin": "16", "Interface Connector": "JP11", "Net Name": "RADIO_POWER", "Logic Sim Board": "UC_RADIO"}, {"id_num": 68, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_DOWNLINK", "MCU Pin Function": "PB15", "Signal Type Enum": "_DATA", "INCU Feedback Pin": "54", "Interface Connector Pin": "12", "Interface Connector": "JP11", "Net Name": "RADIO_DOWNLINK_DATA", "Logic Sim Board": "UC_RADIO"}, {"id_num": 69, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_UPLINK", "MCU Pin Function": "PC10", "Signal Type Enum": "_CLK", "INCU Feedback Pin": "78", "Interface Connector Pin": "14", "Interface Connector": "JP7", "Net Name": "RADIO_UPLINK_CLK", "Logic Sim Board": "UC_RADIO"}, {"id_num": 70, "Board Type": "logic_sim_v1", "Signal Name": "RADIO_UPLINK", "MCU Pin Function": "PC11", "Signal Type Enum": "_DATA", "INCU Feedback Pin": "79", "Interface Connector Pin": "13", "Interface Connector": "JP11", "Net Name": "RADIO_UPLINK_DATA", "Logic Sim Board": "UC_RADIO"}, {"id_num": 71, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PE0/TIM_16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "97", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "UC_RADIO"}, {"id_num": 72, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD1_ILOX_HTR_1", "MCU Pin Function": "PC13", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "7", "Interface Connector Pin": "27", "Interface Connector": "JP12", "Net Name": "PAYLOAD1_ILOX_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 73, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD1_ILOX_HTR_2", "MCU Pin Function": "PC14_OSC32_IN", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "8", "Interface Connector Pin": "26", "Interface Connector": "JP12", "Net Name": "PAYLOAD1_ILOX_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 74, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD1_ILOX_HTR_3", "MCU Pin Function": "PC15_OSC32_OUT", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "9", "Interface Connector Pin": "25", "Interface Connector": "JP12", "Net Name": "PAYLOAD1_ILOX_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 75, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD1_TBD_PAYLOAD1_HTR", "MCU Pin Function": "PF9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "10", "Interface Connector Pin": "24", "Interface Connector": "JP12", "Net Name": "PAYLOAD1_TBD_PAYLOAD1_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 76, "Board Type": "logic_sim_v1", "Signal Name": "PROP_DECK_TDB_HTR_3", "MCU Pin Function": "PF10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "11", "Interface Connector Pin": "23", "Interface Connector": "JP12", "Net Name": "PROP_DECK_TDB_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 77, "Board Type": "logic_sim_v1", "Signal Name": "MAIN_ENGINE_CAT_HTR", "MCU Pin Function": "PF1-OSC_OUT", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "13", "Interface Connector Pin": "22", "Interface Connector": "JP12", "Net Name": "MAIN_ENGINE_CAT_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 78, "Board Type": "logic_sim_v1", "Signal Name": "PROP_DECK_TBD_HTR_2", "MCU Pin Function": "PC1", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "16", "Interface Connector Pin": "21", "Interface Connector": "JP12", "Net Name": "PROP_DECK_TBD_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 79, "Board Type": "logic_sim_v1", "Signal Name": "PROP_DECK_TBD_HTR_1", "MCU Pin Function": "PC2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "17", "Interface Connector Pin": "20", "Interface Connector": "JP12", "Net Name": "PROP_DECK_TBD_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 80, "Board Type": "logic_sim_v1", "Signal Name": "POD1_RP1_TANK_HTR", "MCU Pin Function": "PC3", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "18", "Interface Connector Pin": "19", "Interface Connector": "JP12", "Net Name": "POD1_RP1_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 81, "Board Type": "logic_sim_v1", "Signal Name": "POD1_H2O2_TANK_HTR", "MCU Pin Function": "PF2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "19", "Interface Connector Pin": "18", "Interface Connector": "JP12", "Net Name": "POD1_H2O2_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 82, "Board Type": "logic_sim_v1", "Signal Name": "POD1_GHE_TANK_HTR", "MCU Pin Function": "PA0", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "23", "Interface Connector Pin": "17", "Interface Connector": "JP12", "Net Name": "POD1_GHE_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 83, "Board Type": "logic_sim_v1", "Signal Name": "POD1_HTR_3", "MCU Pin Function": "PA1", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "24", "Interface Connector Pin": "16", "Interface Connector": "JP12", "Net Name": "POD1_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 84, "Board Type": "logic_sim_v1", "Signal Name": "POD1_HTR_2", "MCU Pin Function": "PA2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "25", "Interface Connector Pin": "15", "Interface Connector": "JP12", "Net Name": "POD1_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 85, "Board Type": "logic_sim_v1", "Signal Name": "POD1_HTR_1", "MCU Pin Function": "PA3", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "26", "Interface Connector Pin": "14", "Interface Connector": "JP12", "Net Name": "POD1_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 86, "Board Type": "logic_sim_v1", "Signal Name": "POD2_GHE_TANK_HTR", "MCU Pin Function": "PF4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "27", "Interface Connector Pin": "9", "Interface Connector": "JP12", "Net Name": "POD2_GHE_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 87, "Board Type": "logic_sim_v1", "Signal Name": "POD2_HTR_2", "MCU Pin Function": "PA5", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "30", "Interface Connector Pin": "8", "Interface Connector": "JP12", "Net Name": "POD2_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 88, "Board Type": "logic_sim_v1", "Signal Name": "POD3_H2O2_TANK_HTR", "MCU Pin Function": "PA6", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "31", "Interface Connector Pin": "6", "Interface Connector": "JP12", "Net Name": "POD3_H2O2_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 89, "Board Type": "logic_sim_v1", "Signal Name": "POD2_H2O2_TANK_HTR", "MCU Pin Function": "PA7", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "32", "Interface Connector Pin": "9", "Interface Connector": "JP8", "Net Name": "POD2_H2O2_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 90, "Board Type": "logic_sim_v1", "Signal Name": "POD3_GHE_TANK_HTR", "MCU Pin Function": "PC4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "33", "Interface Connector Pin": "5", "Interface Connector": "JP12", "Net Name": "POD3_GHE_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 91, "Board Type": "logic_sim_v1", "Signal Name": "POD3_HTR_3", "MCU Pin Function": "PC5", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "34", "Interface Connector Pin": "4", "Interface Connector": "JP12", "Net Name": "POD3_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 92, "Board Type": "logic_sim_v1", "Signal Name": "POD2_HTR_3", "MCU Pin Function": "PB0", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "35", "Interface Connector Pin": "8", "Interface Connector": "JP8", "Net Name": "POD2_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 93, "Board Type": "logic_sim_v1", "Signal Name": "POD3_HTR_2", "MCU Pin Function": "PB1", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "36", "Interface Connector Pin": "3", "Interface Connector": "JP12", "Net Name": "POD3_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 94, "Board Type": "logic_sim_v1", "Signal Name": "POD3_HTR_1", "MCU Pin Function": "PB2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "37", "Interface Connector Pin": "2", "Interface Connector": "JP12", "Net Name": "POD3_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 95, "Board Type": "logic_sim_v1", "Signal Name": "BALANCE_12V", "MCU Pin Function": "PE7", "Signal Type Enum": "no matches", "INCU Feedback Pin": "38", "Interface Connector Pin": "3", "Interface Connector": "JP8", "Net Name": "BALANCE_12V", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 96, "Board Type": "logic_sim_v1", "Signal Name": "POD4_RP1_TANK_HTR", "MCU Pin Function": "PE8", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "39", "Interface Connector Pin": "1", "Interface Connector": "JP12", "Net Name": "POD4_RP1_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 97, "Board Type": "logic_sim_v1", "Signal Name": "POD4_GHE_TANK_HTR", "MCU Pin Function": "PE9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "40", "Interface Connector Pin": "40", "Interface Connector": "JP11", "Net Name": "POD4_GHE_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 98, "Board Type": "logic_sim_v1", "Signal Name": "POD4_HTR_3", "MCU Pin Function": "PE10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "41", "Interface Connector Pin": "39", "Interface Connector": "JP11", "Net Name": "POD4_HTR_3_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 99, "Board Type": "logic_sim_v1", "Signal Name": "POD4_H2O2_TANK_HTR", "MCU Pin Function": "PE11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "42", "Interface Connector Pin": "40", "Interface Connector": "JP7", "Net Name": "POD4_H2O2_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 100, "Board Type": "logic_sim_v1", "Signal Name": "POD4_HTR_2", "MCU Pin Function": "PE12", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "43", "Interface Connector Pin": "18", "Interface Connector": "JP7", "Net Name": "POD4_HTR_2_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 101, "Board Type": "logic_sim_v1", "Signal Name": "BALANCE_32V", "MCU Pin Function": "PE13", "Signal Type Enum": "no matches", "INCU Feedback Pin": "44", "Interface Connector Pin": "4", "Interface Connector": "JP8", "Net Name": "BALANCE_32V", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 102, "Board Type": "logic_sim_v1", "Signal Name": "POD4_HTR_1", "MCU Pin Function": "PE14", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "45", "Interface Connector Pin": "18", "Interface Connector": "JP11", "Net Name": "POD4_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 103, "Board Type": "logic_sim_v1", "Signal Name": "POD2_RP1_TANK_HTR", "MCU Pin Function": "PE15", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "46", "Interface Connector Pin": "10", "Interface Connector": "JP8", "Net Name": "POD2_RP1_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 104, "Board Type": "logic_sim_v1", "Signal Name": "POD2_HTR_1", "MCU Pin Function": "PB10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "47", "Interface Connector Pin": "6", "Interface Connector": "JP8", "Net Name": "POD2_HTR_1_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 105, "Board Type": "logic_sim_v1", "Signal Name": "POD3_RP1_TANK_HTR", "MCU Pin Function": "PB11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "48", "Interface Connector Pin": "5", "Interface Connector": "JP8", "Net Name": "POD3_RP1_TANK_HTR_N_FEEDBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 106, "Board Type": "logic_sim_v1", "Signal Name": "SEPARATION_LOOPBACK", "MCU Pin Function": "PB14", "Signal Type Enum": "no matches", "INCU Feedback Pin": "53", "Interface Connector Pin": "7", "Interface Connector": "JP8", "Net Name": "SEPARATION_LOOPBACK", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 107, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PE0/TIM_16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "97", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "UC_THERM_POW"}, {"id_num": 108, "Board Type": "logic_sim_v1", "Signal Name": "EGC", "MCU Pin Function": "PC4", "Signal Type Enum": "_DATA_TO_FPGA", "INCU Feedback Pin": "33", "Interface Connector Pin": "13", "Interface Connector": "JP8", "Net Name": "EGC_DATA_TO_FPGA", "Logic Sim Board": "UC_UART"}, {"id_num": 109, "Board Type": "logic_sim_v1", "Signal Name": "EGC_DATA_FROM_FPGA", "MCU Pin Function": "PC5", "Signal Type Enum": "no matches", "INCU Feedback Pin": "34", "Interface Connector Pin": "12", "Interface Connector": "JP8", "Net Name": "EGC_DATA_FROM_FPGA", "Logic Sim Board": "UC_UART"}, {"id_num": 110, "Board Type": "logic_sim_v1", "Signal Name": "EGC_DIR", "MCU Pin Function": "PB0", "Signal Type Enum": "no matches", "INCU Feedback Pin": "35", "Interface Connector Pin": "11", "Interface Connector": "JP8", "Net Name": "EGC_DIR", "Logic Sim Board": "UC_UART"}, {"id_num": 111, "Board Type": "logic_sim_v1", "Signal Name": "EGC", "MCU Pin Function": "PB1", "Signal Type Enum": "_PWR_FEEDBACK", "INCU Feedback Pin": "36", "Interface Connector Pin": "7", "Interface Connector": "JP11", "Net Name": "EGC_PWR_FEEDBACK", "Logic Sim Board": "UC_UART"}, {"id_num": 112, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_3(UNUSED)", "MCU Pin Function": "PB2", "Signal Type Enum": "no matches", "INCU Feedback Pin": "37", "Interface Connector Pin": "8", "Interface Connector": "JP7", "Net Name": "PAYLOAD_3(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 113, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_4(UNUSED)", "MCU Pin Function": "PE7", "Signal Type Enum": "no matches", "INCU Feedback Pin": "38", "Interface Connector Pin": "8", "Interface Connector": "JP11", "Net Name": "PAYLOAD_4(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 114, "Board Type": "logic_sim_v1", "Signal Name": "STAR_TRACKER_UART", "MCU Pin Function": "PE15", "Signal Type Enum": "_DATA_TO_DPU", "INCU Feedback Pin": "46", "Interface Connector Pin": "15", "Interface Connector": "JP8", "Net Name": "STAR_TRACKER_UART_DATA_TO_DPU", "Logic Sim Board": "UC_UART"}, {"id_num": 115, "Board Type": "logic_sim_v1", "Signal Name": "STAR_TRACKER_UART", "MCU Pin Function": "PB10", "Signal Type Enum": "_DATA_TO_FPGA", "INCU Feedback Pin": "47", "Interface Connector Pin": "17", "Interface Connector": "JP8", "Net Name": "STAR_TRACKER_UART_DATA_TO_FPGA", "Logic Sim Board": "UC_UART"}, {"id_num": 116, "Board Type": "logic_sim_v1", "Signal Name": "STAR_TRACKER_UART_RTS_FROM_FPGA", "MCU Pin Function": "PD11", "Signal Type Enum": "no matches", "INCU Feedback Pin": "58", "Interface Connector Pin": "16", "Interface Connector": "JP8", "Net Name": "STAR_TRACKER_UART_RTS_FROM_FPGA", "Logic Sim Board": "UC_UART"}, {"id_num": 117, "Board Type": "logic_sim_v1", "Signal Name": "STAR_TRACKER", "MCU Pin Function": "PA8", "Signal Type Enum": "_PWR_FEEDBACK", "INCU Feedback Pin": "67", "Interface Connector Pin": "14", "Interface Connector": "JP8", "Net Name": "STAR_TRACKER_PWR_FEEDBACK", "Logic Sim Board": "UC_UART"}, {"id_num": 118, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_0(UNUSED)", "MCU Pin Function": "PC10", "Signal Type Enum": "no matches", "INCU Feedback Pin": "78", "Interface Connector Pin": "5", "Interface Connector": "JP7", "Net Name": "PAYLOAD_0(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 119, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_1(UNUSED)", "MCU Pin Function": "PC11", "Signal Type Enum": "no matches", "INCU Feedback Pin": "79", "Interface Connector Pin": "7", "Interface Connector": "JP7", "Net Name": "PAYLOAD_1(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 120, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_5(UNUSED)", "MCU Pin Function": "PD5", "Signal Type Enum": "no matches", "INCU Feedback Pin": "86", "Interface Connector Pin": "9", "Interface Connector": "JP7", "Net Name": "PAYLOAD_5(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 121, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_6(UNUSED)", "MCU Pin Function": "PD6", "Signal Type Enum": "no matches", "INCU Feedback Pin": "87", "Interface Connector Pin": "9", "Interface Connector": "JP11", "Net Name": "PAYLOAD_6(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 122, "Board Type": "logic_sim_v1", "Signal Name": "PAYLOAD_7(UNUSED)", "MCU Pin Function": "PB7", "Signal Type Enum": "no matches", "INCU Feedback Pin": "93", "Interface Connector Pin": "10", "Interface Connector": "JP7", "Net Name": "PAYLOAD_7(UNUSED)", "Logic Sim Board": "UC_UART"}, {"id_num": 123, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PE0/TIM_16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "97", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "UC_UART"}, {"id_num": 124, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_9", "MCU Pin Function": "PE2", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "1", "Interface Connector Pin": "12", "Interface Connector": "JP14", "Net Name": "SOLENOID_SPARE_9_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 125, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_10", "MCU Pin Function": "PE3", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "2", "Interface Connector Pin": "12", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_10_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 126, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_8", "MCU Pin Function": "PE4", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "3", "Interface Connector Pin": "11", "Interface Connector": "JP14", "Net Name": "SOLENOID_SPARE_8_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 127, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_9", "MCU Pin Function": "PE5", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "4", "Interface Connector Pin": "11", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_9_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 128, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_7", "MCU Pin Function": "PE6", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "5", "Interface Connector Pin": "10", "Interface Connector": "JP14", "Net Name": "SOLENOID_SPARE_7_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 129, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_8", "MCU Pin Function": "PC13", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "7", "Interface Connector Pin": "10", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_8_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 130, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_6", "MCU Pin Function": "PC14_OSC32_IN", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "8", "Interface Connector Pin": "9", "Interface Connector": "JP14", "Net Name": "SOLENOID_SPARE_6_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 131, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_7", "MCU Pin Function": "PC15_OSC32_OUT", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "9", "Interface Connector Pin": "9", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_7_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 132, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_MAIN_ENGINE_FEED", "MCU Pin Function": "PF9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "10", "Interface Connector Pin": "8", "Interface Connector": "JP14", "Net Name": "S_RP1_MAIN_ENGINE_FEED_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 133, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_6", "MCU Pin Function": "PF10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "11", "Interface Connector Pin": "8", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_6_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 134, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_MAIN_ENGINE_PURGE", "MCU Pin Function": "PF1-OSC_OUT", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "13", "Interface Connector Pin": "7", "Interface Connector": "JP14", "Net Name": "S_RP1_MAIN_ENGINE_PURGE_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 135, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_10", "MCU Pin Function": "PC0", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "15", "Interface Connector Pin": "7", "Interface Connector": "JP13", "Net Name": "SOLENOID_SPARE_10_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 136, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_OUTLET", "MCU Pin Function": "PC1", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "16", "Interface Connector Pin": "6", "Interface Connector": "JP14", "Net Name": "S_RP1_TANK_OUTLET_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 137, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_PRESSURANT_VENT", "MCU Pin Function": "PC2", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "17", "Interface Connector Pin": "6", "Interface Connector": "JP13", "Net Name": "S_RP1_TANK_PRESSURANT_VENT_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 138, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_MAIN_ENGINE_FEED", "MCU Pin Function": "PC3", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "18", "Interface Connector Pin": "5", "Interface Connector": "JP14", "Net Name": "S_H2O2_MAIN_ENGINE_FEED_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 139, "Board Type": "logic_sim_v1", "Signal Name": "SOLENOID_SPARE_7", "MCU Pin Function": "PA3", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "26", "Interface Connector Pin": "10", "Interface Connector": "JP14", "Net Name": "SOLENOID_SPARE_7_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 140, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_MAIN_ENGINE_PURGE", "MCU Pin Function": "PF4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "27", "Interface Connector Pin": "4", "Interface Connector": "JP13", "Net Name": "S_H2O2_MAIN_ENGINE_PURGE_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 141, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_PRESSURANT_VENT", "MCU Pin Function": "PA4", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "29", "Interface Connector Pin": "4", "Interface Connector": "JP14", "Net Name": "S_H2O2_TANK_PRESSURANT_VENT_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 142, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_OUTLET", "MCU Pin Function": "PA5", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "30", "Interface Connector Pin": "3", "Interface Connector": "JP13", "Net Name": "S_H2O2_TANK_OUTLET_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 143, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_PRESSURANT", "MCU Pin Function": "PA6", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "31", "Interface Connector Pin": "3", "Interface Connector": "JP14", "Net Name": "S_H2O2_TANK_PRESSURANT_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 144, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_MAIN_ENGINE_FEED", "MCU Pin Function": "PA7", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "32", "Interface Connector Pin": "2", "Interface Connector": "JP13", "Net Name": "S_RP1_MAIN_ENGINE_FEED_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 145, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_PRESSURANT_VENT", "MCU Pin Function": "PC4", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "33", "Interface Connector Pin": "2", "Interface Connector": "JP14", "Net Name": "S_RP1_TANK_PRESSURANT_VENT_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 146, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_MAIN_ENGINE_PURGE", "MCU Pin Function": "PC5", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "34", "Interface Connector Pin": "1", "Interface Connector": "JP13", "Net Name": "S_RP1_MAIN_ENGINE_PURGE_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 147, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_PRESSURANT", "MCU Pin Function": "PB0", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "35", "Interface Connector Pin": "1", "Interface Connector": "JP14", "Net Name": "S_RP1_TANK_PRESSURANT_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 148, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_MAIN_ENGINE_PURGE", "MCU Pin Function": "PB2", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "37", "Interface Connector Pin": "36", "Interface Connector": "JP7", "Net Name": "S_H2O2_MAIN_ENGINE_PURGE_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 149, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_PRESSURANT_VENT", "MCU Pin Function": "PE7", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "38", "Interface Connector Pin": "36", "Interface Connector": "JP11", "Net Name": "S_H2O2_TANK_PRESSURANT_VENT_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 150, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_PRESSURANT", "MCU Pin Function": "PE8", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "39", "Interface Connector Pin": "35", "Interface Connector": "JP11", "Net Name": "S_H2O2_TANK_PRESSURANT_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 151, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_TANK_OUTLET", "MCU Pin Function": "PE9", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "40", "Interface Connector Pin": "35", "Interface Connector": "JP7", "Net Name": "S_H2O2_TANK_OUTLET_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 152, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_1", "MCU Pin Function": "PE10", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "41", "Interface Connector Pin": "34", "Interface Connector": "JP11", "Net Name": "S_COARSE_1_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 153, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_3", "MCU Pin Function": "PE11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "42", "Interface Connector Pin": "34", "Interface Connector": "JP7", "Net Name": "S_COARSE_3_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 154, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_3", "MCU Pin Function": "PE12", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "43", "Interface Connector Pin": "33", "Interface Connector": "JP11", "Net Name": "S_COARSE_3_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 155, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_2", "MCU Pin Function": "PE13", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "44", "Interface Connector Pin": "33", "Interface Connector": "JP7", "Net Name": "S_COARSE_2_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 156, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_6", "MCU Pin Function": "PE14", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "45", "Interface Connector Pin": "32", "Interface Connector": "JP11", "Net Name": "S_COARSE_6_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 157, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_2", "MCU Pin Function": "PE15", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "46", "Interface Connector Pin": "32", "Interface Connector": "JP7", "Net Name": "S_COARSE_2_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 158, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_1", "MCU Pin Function": "PB10", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "47", "Interface Connector Pin": "31", "Interface Connector": "JP7", "Net Name": "S_COARSE_1_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 159, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_5", "MCU Pin Function": "PB11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "48", "Interface Connector Pin": "31", "Interface Connector": "JP11", "Net Name": "S_COARSE_5_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 160, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_4", "MCU Pin Function": "PB12", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "51", "Interface Connector Pin": "30", "Interface Connector": "JP7", "Net Name": "S_COARSE_4_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 161, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_5", "MCU Pin Function": "PB13", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "52", "Interface Connector Pin": "30", "Interface Connector": "JP11", "Net Name": "S_COARSE_5_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 162, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_6", "MCU Pin Function": "PB14", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "53", "Interface Connector Pin": "29", "Interface Connector": "JP7", "Net Name": "S_COARSE_6_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 163, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_OUTLET", "MCU Pin Function": "PB15", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "54", "Interface Connector Pin": "29", "Interface Connector": "JP12", "Net Name": "S_RP1_TANK_OUTLET_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 164, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_4", "MCU Pin Function": "PD8", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "55", "Interface Connector Pin": "28", "Interface Connector": "JP7", "Net Name": "S_COARSE_4_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 165, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_8", "MCU Pin Function": "PD9", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "56", "Interface Connector Pin": "28", "Interface Connector": "JP11", "Net Name": "S_COARSE_8_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 166, "Board Type": "logic_sim_v1", "Signal Name": "S_H2O2_MAIN_ENGINE_FEED", "MCU Pin Function": "PD10", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "57", "Interface Connector Pin": "28", "Interface Connector": "JP12", "Net Name": "S_H2O2_MAIN_ENGINE_FEED_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 167, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_7", "MCU Pin Function": "PD11", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "58", "Interface Connector Pin": "27", "Interface Connector": "JP11", "Net Name": "S_COARSE_7_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 168, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_9", "MCU Pin Function": "PD12", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "59", "Interface Connector Pin": "27", "Interface Connector": "JP7", "Net Name": "S_COARSE_9_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 169, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_9", "MCU Pin Function": "PD13", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "60", "Interface Connector Pin": "26", "Interface Connector": "JP7", "Net Name": "S_COARSE_9_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 170, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_8", "MCU Pin Function": "PD14", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "61", "Interface Connector Pin": "26", "Interface Connector": "JP11", "Net Name": "S_COARSE_8_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 171, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_7", "MCU Pin Function": "PD15", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "62", "Interface Connector Pin": "25", "Interface Connector": "JP11", "Net Name": "S_COARSE_7_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 172, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_12", "MCU Pin Function": "PC6", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "63", "Interface Connector Pin": "23", "Interface Connector": "JP7", "Net Name": "S_COARSE_12_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 173, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_11", "MCU Pin Function": "PC7", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "64", "Interface Connector Pin": "22", "Interface Connector": "JP11", "Net Name": "S_COARSE_11_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 174, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_10", "MCU Pin Function": "PC8", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "65", "Interface Connector Pin": "12", "Interface Connector": "JP7", "Net Name": "S_COARSE_10_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 175, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_12", "MCU Pin Function": "PC9", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "66", "Interface Connector Pin": "11", "Interface Connector": "JP7", "Net Name": "S_COARSE_12_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 176, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_11", "MCU Pin Function": "PA8", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "67", "Interface Connector Pin": "11", "Interface Connector": "JP11", "Net Name": "S_COARSE_11_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 177, "Board Type": "logic_sim_v1", "Signal Name": "S_COARSE_10", "MCU Pin Function": "PA9", "Signal Type Enum": "_P_FEEDBACK", "INCU Feedback Pin": "68", "Interface Connector Pin": "10", "Interface Connector": "JP11", "Net Name": "S_COARSE_10_P_FEEDBACK", "Logic Sim Board": "UC_VALVE"}, {"id_num": 178, "Board Type": "logic_sim_v1", "Signal Name": "ACS_EN_H(UNUSED)", "MCU Pin Function": "PA10", "Signal Type Enum": "no matches", "INCU Feedback Pin": "69", "Interface Connector Pin": "29", "Interface Connector": "JP11", "Net Name": "ACS_EN_H(UNUSED)", "Logic Sim Board": "UC_VALVE"}, {"id_num": 179, "Board Type": "logic_sim_v1", "Signal Name": "PPS_FROM_CAB", "MCU Pin Function": "PE0/TIM_16_CH1", "Signal Type Enum": "no matches", "INCU Feedback Pin": "97", "Interface Connector Pin": "6", "Interface Connector": "JP7", "Net Name": "PPS_FROM_CAB", "Logic Sim Board": "UC_VALVE"}, {"id_num": 180, "Board Type": "logic_sim_v1", "Signal Name": "S_RP1_TANK_PRESSURANT", "MCU Pin Function": "PE1", "Signal Type Enum": "_N_FEEDBACK", "INCU Feedback Pin": "98", "Interface Connector Pin": "5", "Interface Connector": "JP13", "Net Name": "S_RP1_TANK_PRESSURANT_N_FEEDBACK", "Logic Sim Board": "UC_VALVE"}
]