<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Tue Apr 29 12:55:05 2025

<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>

   Number of slice registers: 3516 out of  5280 (67%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           4659 out of  5280 (88%)
      Number of logic LUT4s:             1188
      Number of inserted feedthru LUT4s: 3238
      Number of replicated LUT4s:         73
      Number of ripple logic:             80 (160 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 8
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 8 out of 36 (22%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             8 out of 30 (27%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net i_Clk_c: 3531 loads, 3531 rising, 0 falling (Driver: Port i_Clk)
   Number of Clock Enables:  66
      Net VCC_net: 16 loads, 0 SLICEs
      Net Controller_inst.n12419: 1 loads, 1 SLICEs
      Net Controller_inst.n6261: 32 loads, 32 SLICEs
      Net Controller_inst.n6835: 32 loads, 32 SLICEs
      Net Controller_inst.n6899: 32 loads, 32 SLICEs
      Net Controller_inst.n6323: 32 loads, 32 SLICEs
      Net Controller_inst.n6387: 32 loads, 32 SLICEs
      Net Controller_inst.n6451: 32 loads, 32 SLICEs
      Net Controller_inst.n6515: 32 loads, 32 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 976 loads, 976 SLICEs
      Net Controller_inst.n7859: 32 loads, 32 SLICEs
      Net Controller_inst.n6629: 32 loads, 32 SLICEs
      Net Controller_inst.n6643: 32 loads, 32 SLICEs
      Net Controller_inst.n7347: 32 loads, 32 SLICEs
      Net Controller_inst.n6707: 32 loads, 32 SLICEs
      Net Controller_inst.n6771: 32 loads, 32 SLICEs
      Net Controller_inst.n5063: 32 loads, 32 SLICEs
      Net Controller_inst.n8835: 32 loads, 32 SLICEs
      Net Controller_inst.n8243: 32 loads, 32 SLICEs
      Net Controller_inst.n8179: 32 loads, 32 SLICEs
      Net Controller_inst.n8115: 32 loads, 32 SLICEs
      Net n9245: 3 loads, 3 SLICEs
      Net Controller_inst.n8051: 32 loads, 32 SLICEs
      Net Controller_inst.n7987: 32 loads, 32 SLICEs
      Net Controller_inst.n7923: 32 loads, 32 SLICEs
      Net Controller_inst.maxfan_replicated_net_24: 24 loads, 24 SLICEs
      Net Controller_inst.n7795: 32 loads, 32 SLICEs
      Net Controller_inst.n7731: 32 loads, 32 SLICEs
      Net Controller_inst.n8849: 1000 loads, 1000 SLICEs
      Net Controller_inst.n7667: 32 loads, 32 SLICEs
      Net Controller_inst.n7603: 32 loads, 32 SLICEs
      Net Controller_inst.n7539: 32 loads, 32 SLICEs
      Net Controller_inst.n6: 3 loads, 3 SLICEs
      Net Controller_inst.n7475: 32 loads, 32 SLICEs
      Net Controller_inst.n7411: 32 loads, 32 SLICEs
      Net Controller_inst.n7283: 32 loads, 32 SLICEs
      Net Controller_inst.n7219: 32 loads, 32 SLICEs
      Net Controller_inst.n7155: 32 loads, 32 SLICEs
      Net Controller_inst.n7091: 32 loads, 32 SLICEs
      Net Controller_inst.n7027: 32 loads, 32 SLICEs
      Net Controller_inst.n6963: 32 loads, 32 SLICEs
      Net int_RHD64_TX_DV: 4 loads, 4 SLICEs
      Net Controller_inst.n6007: 1 loads, 1 SLICEs
      Net Controller_inst.maxfan_replicated_net_47: 48 loads, 48 SLICEs
      Net Controller_inst.n11092: 6 loads, 6 SLICEs
      Net Controller_inst.n9588: 12 loads, 12 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.n8833: 4 loads, 4 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.n8836: 11 loads, 11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.n12776: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.n6005: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.n12478: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.n8842: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.n8870: 9 loads, 9
     SLICEs
      Net Controller_inst.Controller_RHD64_1.o_RHD64_RX_DV: 32 loads, 32 SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.n8827: 9 loads, 9
     SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.n8837: 5 loads, 5
     SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.n12774: 1 loads, 1
     SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.n8840:
     1 loads, 1 SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.n2523:
     16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.n2519:
     16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.n8880:
     4 loads, 4 SLICEs
      Net Controller_inst.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.n8884:
     3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD64_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC
     .u_fifo.wr_addr_nxt_w_0__N_3361: 11 loads, 11 SLICEs
      Net Controller_inst.Controller_RHD64_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC
     .u_fifo.rd_addr_nxt_w_0__N_3372: 11 loads, 11 SLICEs
      Net Controller_inst.Controller_RHD64_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC
     .u_fifo.rd_fifo_en_w: 8 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD64_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC
     .u_fifo.wr_fifo_en_w: 8 loads, 0 SLICEs
   Number of LSRs:  7
      Net w_reset: 999 loads, 999 SLICEs
      Net maxfan_replicated_net_1999: 998 loads, 998 SLICEs
      Net maxfan_replicated_net_2504: 501 loads, 501 SLICEs
      Net maxfan_replicated_net_999: 1000 loads, 1000 SLICEs
      Net n8977: 2 loads, 2 SLICEs
      Net n11903: 1 loads, 1 SLICEs
      Net maxfan_replicated_net_0: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net Controller_inst.int_STM32_TX_DV: 1001 loads
      Net w_reset: 1001 loads
      Net Controller_inst.n8849: 1000 loads
      Net maxfan_replicated_net_999: 1000 loads
      Net maxfan_replicated_net_1999: 999 loads
      Net maxfan_replicated_net_2504: 505 loads
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.r_TX_Bit_Count[1]:
     408 loads
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.r_TX_Bit_Count[0]:
     328 loads
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.r_TX_Bit_Count[2]:
     135 loads
      Net Controller_inst.SPI_Master_CS_STM32.SPI_Master_1.r_TX_Bit_Count[3]: 82
     loads

   Number of warnings:  2
   Number of errors:    0

<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING &lt;71003020&gt; - map: Top module port &apos;i_STM32_SPI_MISO&apos; does not connect to
     anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;i_STM32_SPI_MISO&apos; does not connect to
     anything.

<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_Clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD64_SPI_CS_n    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD64_SPI_MOSI    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD64_SPI_Clk     | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_RHD64_SPI_MISO    | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i1 was optimized away.

<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>

Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_2
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_3
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_4
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_5
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_6
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_7
         Type: EBR
Instance Name: Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_F
     ABRIC.u_fifo/waddr_r_0__I_0_8
         Type: EBR

<A name="mrp_consum"></A><B><U><big>Constraint Summary</big></U></B>

   Total number of constraints: 8
   Total number of constraints dropped: 0

<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>

   Total CPU Time: 2 secs
   Total REAL Time: 3 secs
   Peak Memory Usage: 137 MB
Checksum -- map: b061e01a93110dd0415e4d9c3cbda5ad1e50796
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
</PRE></DIV>
<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_consum>Constraint Summary</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

