{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "18",
                "@timestamp": "2021-06-18T13:06:48.000048-04:00",
                "@year": "2021",
                "@month": "06"
            },
            "ait:date-sort": {
                "@day": "10",
                "@year": "2021",
                "@month": "03"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding": [
                {"xocs:funding-agency-matched-string": "Electrical Engineering Chulalongkorn university"},
                {"xocs:funding-agency-matched-string": "Embedded System"}
            ],
            "xocs:funding-addon-generated-timestamp": "2021-06-21T16:46:11.821389Z",
            "xocs:funding-text": "ACKNOWLEDGMENT This research has been supported by Embedded System and IC Design (ESID) Research Laboratory and Electrical Engineering Chulalongkorn university, Master Honours Program Scholarship.",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Dept. of Electrical Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "ce:source-text": "Chulalongkorn University,Dept. of Electrical Engineering,Bangkok,Thailand",
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Taksaporn",
                            "preferred-name": {
                                "ce:given-name": "Taksaporn",
                                "ce:initials": "T.",
                                "ce:surname": "Imsaengsuk",
                                "ce:indexed-name": "Imsaengsuk T."
                            },
                            "@seq": "1",
                            "ce:initials": "T.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Imsaengsuk",
                            "@auid": "57224527498",
                            "ce:indexed-name": "Imsaengsuk T."
                        },
                        {
                            "ce:given-name": "Suree",
                            "preferred-name": {
                                "ce:given-name": "Suree",
                                "ce:initials": "S.",
                                "ce:surname": "Pumrin",
                                "ce:indexed-name": "Pumrin S."
                            },
                            "@seq": "2",
                            "ce:initials": "S.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pumrin",
                            "@auid": "6603016326",
                            "ce:indexed-name": "Pumrin S."
                        }
                    ]
                },
                "citation-title": "Feature Detection and Description based on ORB Algorithm for FPGA-based Image Processing",
                "abstracts": "© 2021 IEEE.Feature detection and description is a key concept of image processing and computer vision. Oriented FAST and Rotated BRIEF (ORB) algorithm is one of feature detector and descriptor that is widely used in image stitching and registration systems such as simultaneous localization and mapping (SLAM) systems. ORB algorithm has improved the speed of processing and robustness. It has scale-invariance and rotational invariance properties. However, there are some obstacles to implement on low-power devices such as its high computational intensity. This paper presents the feature detection and description algorithm based on ORB algorithm which adopted parallel and pipeline techniques to accelerate the system and be beneficial for designing FPGA architecture. Compared with the results obtained by cv.ORB() function, the proposed algorithm improves the parallelism and reduces the operation of the process but could maintain the consistency of the corner numbers and the accuracy.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Feature detection and description",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Image processing",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "ORB algorithm",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9440208",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "Proceeding of the 2021 9th International Electrical Engineering Congress, iEECON 2021",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {"pagerange": {
                        "@first": "420",
                        "@last": "423"
                    }},
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781728195841",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "9th International Electrical Engineering Congress, iEECON 2021",
                            "confnumber": "9",
                            "confcatnumber": "CFP2102X-ART",
                            "confseriestitle": "International Electrical Engineering Congress",
                            "conflocation": {
                                "@country": "tha",
                                "city": "Pattaya"
                            },
                            "confcode": "169292",
                            "confdate": {
                                "enddate": {
                                    "@day": "12",
                                    "@year": "2021",
                                    "@month": "03"
                                },
                                "startdate": {
                                    "@day": "10",
                                    "@year": "2021",
                                    "@month": "03"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "Proceeding of the 2021 9th International Electrical Engineering Congress, iEECON 2021",
                    "publicationdate": {
                        "month": "03",
                        "year": "2021",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "10 March 2021"
                        },
                        "day": "10"
                    },
                    "sourcetitle-abbrev": "Proceeding Int. Electr. Eng. Congr., iEECON",
                    "@country": "usa",
                    "issuetitle": "Proceeding of the 2021 9th International Electrical Engineering Congress, iEECON 2021",
                    "publicationyear": {"@first": "2021"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9440232",
                    "@srcid": "21101048321"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "2102"},
                            {"$": "2208"},
                            {"$": "2213"},
                            {"$": "3105"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": {
                            "classification-code": "721.2",
                            "classification-description": "Logic Elements"
                        }
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "ENER"},
                            {"$": "ENGI"},
                            {"$": "PHYS"}
                        ]
                    }
                ]}},
                "grantlist": {
                    "@complete": "y",
                    "grant-text": {
                        "$": "This research has been supported by Embedded System and IC Design (ESID) Research Laboratory and Electrical Engineering Chulalongkorn university, Master Honours Program Scholarship.",
                        "@xml:lang": "eng"
                    }
                }
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2021 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "16",
                    "@timestamp": "BST 07:16:09",
                    "@year": "2021",
                    "@month": "06"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "635267072",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "933729722",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20212410506862",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20211972178",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85107731824",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85107731824",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/iEECON51072.2021.9440232"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "11",
                "reference": [
                    {
                        "ref-fulltext": "D.G. Lowe, \"Object recognition from local scale-invariant features,\" Proceedings of the Seventh IEEE International Conference on Computer Vision. 1999.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "Object recognition from local scale-invariant features"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033284915",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "D.G.",
                                "@_fa": "true",
                                "ce:surname": "Lowe",
                                "ce:indexed-name": "Lowe D.G."
                            }]},
                            "ref-sourcetitle": "Proceedings of the Seventh Ieee International Conference on Computer Vision"
                        },
                        "ce:source-text": "D.G. Lowe, \"Object recognition from local scale-invariant features,\" Proceedings of the Seventh IEEE International Conference on Computer Vision. 1999."
                    },
                    {
                        "ref-fulltext": "H. Bay, A. Ess, T. Tuytelaars, and L.V. Gool, \"Speeded-Up Robust Features (SURF),\" Computer Vision and Image Understanding, 8002,:)3(110p.353-343",
                        "@id": "2",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Speeded-up robust features (surf)"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77954524927",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "8002",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "110353",
                                    "@last": "111343"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Bay",
                                    "ce:indexed-name": "Bay H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Ess",
                                    "ce:indexed-name": "Ess A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Tuytelaars",
                                    "ce:indexed-name": "Tuytelaars T."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "L.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Gool",
                                    "ce:indexed-name": "Gool L.V."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Vision and Image Understanding"
                        },
                        "ce:source-text": "H. Bay, A. Ess, T. Tuytelaars, and L.V. Gool, \"Speeded-Up Robust Features (SURF),\" Computer Vision and Image Understanding, 8002,:)3(110p.353-343"
                    },
                    {
                        "ref-fulltext": "E. Rublee, V. Rabaud, K. Konolige, and G. Bradski, \"ORB: An efficient alternative to SIFT or SURF,\" in 8011 International Conference on Computer Vision,.8011",
                        "@id": "3",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Orb: An efficient alternative to sift or surf"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84867115697",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "8011"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Rublee",
                                    "ce:indexed-name": "Rublee E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Rabaud",
                                    "ce:indexed-name": "Rabaud V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Konolige",
                                    "ce:indexed-name": "Konolige K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Bradski",
                                    "ce:indexed-name": "Bradski G."
                                }
                            ]},
                            "ref-sourcetitle": "8011 International Conference on Computer Vision"
                        },
                        "ce:source-text": "E. Rublee, V. Rabaud, K. Konolige, and G. Bradski, \"ORB: An efficient alternative to SIFT or SURF,\" in 8011 International Conference on Computer Vision,.8011"
                    },
                    {
                        "ref-fulltext": "W. Fang, Y. Zhang, B. Yu, and S. Liu, \"FPGA-based ORB feature extraction for real-time visual SLAM,\" in 8012 International Conference on Field Programmable Technology (ICFPT). 8012",
                        "@id": "4",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Fpga-based orb feature extraction for real-time visual slam"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107269066",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "8012"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Fang",
                                    "ce:indexed-name": "Fang W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu B."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu S."
                                }
                            ]},
                            "ref-sourcetitle": "8012 International Conference on Field Programmable Technology (ICFPT)."
                        },
                        "ce:source-text": "W. Fang, Y. Zhang, B. Yu, and S. Liu, \"FPGA-based ORB feature extraction for real-time visual SLAM,\" in 8012 International Conference on Field Programmable Technology (ICFPT). 8012"
                    },
                    {
                        "ref-fulltext": "J. Huang, G. Zhou, X. Zhou, and R. Zhang, \"A new FPGA architecture of FAST and BRIEF algorithm for on-board corner detection and matching,\" Sensors,:12.8012p.1014",
                        "@id": "5",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "A new fpga architecture of fast and brief algorithm for on-board corner detection and matching"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107756025",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "12"}},
                            "ref-text": "1014",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Huang",
                                    "ce:indexed-name": "Huang J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou X."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang R."
                                }
                            ]},
                            "ref-sourcetitle": "Sensors"
                        },
                        "ce:source-text": "J. Huang, G. Zhou, X. Zhou, and R. Zhang, \"A new FPGA architecture of FAST and BRIEF algorithm for on-board corner detection and matching,\" Sensors,:12.8012p.1014"
                    },
                    {
                        "ref-fulltext": "R. Liu, J. Yang, Y. Chen, and W. Zhao, \"eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform,\" in 9102 65th ACM/IEEE Design Automation Conference (DAC),.9102",
                        "@id": "6",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Eslam: An energy-efficient accelerator for real-time orb-slam on fpga platform"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107786464",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "9102"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Yang",
                                    "ce:indexed-name": "Yang J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen Y."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhao",
                                    "ce:indexed-name": "Zhao W."
                                }
                            ]},
                            "ref-sourcetitle": "9102 65th ACM/IEEE Design Automation Conference (DAC),."
                        },
                        "ce:source-text": "R. Liu, J. Yang, Y. Chen, and W. Zhao, \"eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform,\" in 9102 65th ACM/IEEE Design Automation Conference (DAC),.9102"
                    },
                    {
                        "ref-fulltext": "R. Sun, J. Qian, R. H. Jose, Z. Gong, R. Miao, W. Xue, and P. Liu, \"A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems,:)8(82.8080p.525-535",
                        "@id": "7",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "A flexible and efficient real-time orb-based full-hd image feature extraction accelerator"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107718367",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "8",
                                "@issue": "82"
                            }},
                            "ref-text": "525-535",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Sun",
                                    "ce:indexed-name": "Sun R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Qian",
                                    "ce:indexed-name": "Qian J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Jose",
                                    "ce:indexed-name": "Jose R.H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Gong",
                                    "ce:indexed-name": "Gong Z."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Miao",
                                    "ce:indexed-name": "Miao R."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Xue",
                                    "ce:indexed-name": "Xue W."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu P."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Transactions on Very Large Scale Integration (VLSI) Systems,:)"
                        },
                        "ce:source-text": "R. Sun, J. Qian, R. H. Jose, Z. Gong, R. Miao, W. Xue, and P. Liu, \"A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems,:)8(82.8080p.525-535"
                    },
                    {
                        "ref-fulltext": "J. Weberruss, L. Kleeman, D. Boland, and T. Drummond, \"FPGA acceleration of multilevel ORB feature extraction for computer vision,\" in 82 8012th International Conference on Field Programmable Logic and Applications (FPL).8012",
                        "@id": "8",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Fpga acceleration of multilevel orb feature extraction for computer vision"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107742067",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "8012"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Weberruss",
                                    "ce:indexed-name": "Weberruss J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Kleeman",
                                    "ce:indexed-name": "Kleeman L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Boland",
                                    "ce:indexed-name": "Boland D."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Drummond",
                                    "ce:indexed-name": "Drummond T."
                                }
                            ]},
                            "ref-sourcetitle": "82 8012th International Conference on Field Programmable Logic and Applications (FPL)."
                        },
                        "ce:source-text": "J. Weberruss, L. Kleeman, D. Boland, and T. Drummond, \"FPGA acceleration of multilevel ORB feature extraction for computer vision,\" in 82 8012th International Conference on Field Programmable Logic and Applications (FPL).8012"
                    },
                    {
                        "ref-fulltext": "E. Rosten, and T. Drummond, \"Fusing points and lines for high performance tracking,\" in Tenth IEEE International Conference on Computer Vision (ICCV')05Volume.8005.1",
                        "@id": "9",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Fusing points and lines for high performance tracking"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107786940",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5"},
                                "pagerange": {"@first": "80051"}
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Rosten",
                                    "ce:indexed-name": "Rosten E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Drummond",
                                    "ce:indexed-name": "Drummond T."
                                }
                            ]},
                            "ref-sourcetitle": "Tenth Ieee International Conference on Computer Vision (ICCV')"
                        },
                        "ce:source-text": "E. Rosten, and T. Drummond, \"Fusing points and lines for high performance tracking,\" in Tenth IEEE International Conference on Computer Vision (ICCV')05Volume.8005.1"
                    },
                    {
                        "ref-fulltext": "F. Mokhtarian, and F. Mohanna, \"Performance evaluation of corner detectors using consistency and accuracy measures,\" Computer Vision and Image Understanding, 2006. 102(1): P. 81-94.",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Performance evaluation of corner detectors using consistency and accuracy measures"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33644758212",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "102",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "81",
                                    "@last": "94"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Mokhtarian",
                                    "ce:indexed-name": "Mokhtarian F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Mohanna",
                                    "ce:indexed-name": "Mohanna F."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Vision and Image Understanding"
                        },
                        "ce:source-text": "F. Mokhtarian, and F. Mohanna, \"Performance evaluation of corner detectors using consistency and accuracy measures,\" Computer Vision and Image Understanding, 2006. 102(1): P. 81-94."
                    },
                    {
                        "ref-fulltext": "Group, O.V.G. Affine Covariant Regions Datasets. 2007; Available from: http://www.robots.ox.ac.uk/~vgg/research/affine/detectors.html",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.robots.ox.ac.uk/~vgg/research/affine/detectors.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85107779826",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Group, O.V.G",
                            "ref-sourcetitle": "Affine Covariant Regions Datasets"
                        },
                        "ce:source-text": "Group, O.V.G. Affine Covariant Regions Datasets. 2007; Available from: http://www.robots.ox.ac.uk/~vgg/research/affine/detectors.html"
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85107731824",
        "dc:description": "Feature detection and description is a key concept of image processing and computer vision. Oriented FAST and Rotated BRIEF (ORB) algorithm is one of feature detector and descriptor that is widely used in image stitching and registration systems such as simultaneous localization and mapping (SLAM) systems. ORB algorithm has improved the speed of processing and robustness. It has scale-invariance and rotational invariance properties. However, there are some obstacles to implement on low-power devices such as its high computational intensity. This paper presents the feature detection and description algorithm based on ORB algorithm which adopted parallel and pipeline techniques to accelerate the system and be beneficial for designing FPGA architecture. Compared with the results obtained by cv.ORB() function, the proposed algorithm improves the parallelism and reduces the operation of the process but could maintain the consistency of the corner numbers and the accuracy.",
        "prism:coverDate": "2021-03-10",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85107731824",
        "dc:creator": {"author": [{
            "ce:given-name": "Taksaporn",
            "preferred-name": {
                "ce:given-name": "Taksaporn",
                "ce:initials": "T.",
                "ce:surname": "Imsaengsuk",
                "ce:indexed-name": "Imsaengsuk T."
            },
            "@seq": "1",
            "ce:initials": "T.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Imsaengsuk",
            "@auid": "57224527498",
            "author-url": "https://api.elsevier.com/content/author/author_id/57224527498",
            "ce:indexed-name": "Imsaengsuk T."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85107731824"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85107731824&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85107731824&origin=inward"
            }
        ],
        "prism:isbn": "9781728195841",
        "source-id": "21101048321",
        "citedby-count": "7",
        "subtype": "cp",
        "dc:title": "Feature Detection and Description based on ORB Algorithm for FPGA-based Image Processing",
        "openaccess": "0",
        "publishercopyright": "© 2021 IEEE.",
        "article-number": "9440232",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "Proceeding of the 2021 9th International Electrical Engineering Congress, iEECON 2021",
        "prism:pageRange": "420-423",
        "prism:endingPage": "423",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/iEECON51072.2021.9440232",
        "prism:startingPage": "420",
        "dc:identifier": "SCOPUS_ID:85107731824",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Computational intensity",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "FPGA architectures",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Image processing and computer vision",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Oriented fast and rotated brief (ORB)",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Parallel and pipeline",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Registration systems",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Rotational invariances",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Simultaneous localization and mapping",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Feature detection and description"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "Image processing"
        },
        {
            "@_fa": "true",
            "$": "ORB algorithm"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Energy Engineering and Power Technology",
            "@code": "2102",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Safety, Risk, Reliability and Quality",
            "@code": "2213",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Instrumentation",
            "@code": "3105",
            "@abbrev": "PHYS"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Taksaporn",
            "preferred-name": {
                "ce:given-name": "Taksaporn",
                "ce:initials": "T.",
                "ce:surname": "Imsaengsuk",
                "ce:indexed-name": "Imsaengsuk T."
            },
            "@seq": "1",
            "ce:initials": "T.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Imsaengsuk",
            "@auid": "57224527498",
            "author-url": "https://api.elsevier.com/content/author/author_id/57224527498",
            "ce:indexed-name": "Imsaengsuk T."
        },
        {
            "ce:given-name": "Suree",
            "preferred-name": {
                "ce:given-name": "Suree",
                "ce:initials": "S.",
                "ce:surname": "Pumrin",
                "ce:indexed-name": "Pumrin S."
            },
            "@seq": "2",
            "ce:initials": "S.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pumrin",
            "@auid": "6603016326",
            "author-url": "https://api.elsevier.com/content/author/author_id/6603016326",
            "ce:indexed-name": "Pumrin S."
        }
    ]}
}}