#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec  8 03:34:18 2024
# Process ID         : 1076
# Current directory  : D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1
# Command line       : vivado.exe -log xxv_ethernet_25_x0y2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xxv_ethernet_25_x0y2.tcl
# Log file           : D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/xxv_ethernet_25_x0y2.vds
# Journal file       : D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1\vivado.jou
# Running On         : BozhiDesktop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i5-14400
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 33955 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39055 MB
# Available Virtual  : 18081 MB
#-----------------------------------------------------------
source xxv_ethernet_25_x0y2.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xxv_ethernet_25_x0y2
Command: synth_design -top xxv_ethernet_25_x0y2 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1920.352 ; gain = 202.125
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:770]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1reset_out', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:771]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:777]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:778]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:779]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:781]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:782]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:783]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:912]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:913]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:914]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:915]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:916]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:917]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:936]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1055]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1184]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1185]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1513]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1514]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1515]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1516]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1517]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1518]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1537]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1656]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1785]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:1786]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2114]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2115]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2116]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2117]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2118]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2119]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2138]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2257]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2386]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2387]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2715]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2716]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2717]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2718]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2719]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2720]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2739]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2858]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2987]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:2988]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2.v:63]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_common_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_common_wrapper.v:61]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_gtye4_common_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_gtye4_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_common_wrapper.v:61]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_ultrascale_tx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_ultrascale_tx_userclk.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_ultrascale_tx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_ultrascale_tx_userclk.v:71]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_ultrascale_rx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_ultrascale_rx_userclk.v:70]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_ultrascale_rx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_ultrascale_rx_userclk.v:70]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-226] default block is never used [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:162]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_cdc_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3264]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_cdc_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3264]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline__parameterized1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_pipeline__parameterized1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:138342]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:138342]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_1_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_2' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_2_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_2' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_3' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_3_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_gt_3' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_wrapper.v:63]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_25_x0y2' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_25_x0y2.v:63]
WARNING: [Synth 8-6014] Unused sequential element start_count_5K_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:453]
WARNING: [Synth 8-6014] Unused sequential element rx_clk_count_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:454]
WARNING: [Synth 8-6014] Unused sequential element rx_clk_noctrlcode_count_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:483]
WARNING: [Synth 8-6014] Unused sequential element stat_rx_valid_ctrl_code_5K_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/xxv_ethernet_v4_1_13/xxv_ethernet_25_x0y2_top.v:498]
WARNING: [Synth 8-7129] Port rx_sop in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_axis_adapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_pause in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_user_pause in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sop in module xxv_ethernet_v4_1_13_mac_ll_axis_fcs_64_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_ignore_fcs in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_line_rate in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_core_destriper is either unconnected or has no load
WARNING: [Synth 8-7129] Port albuf_alignmarker in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_core_destriper is either unconnected or has no load
WARNING: [Synth 8-7129] Port serdes_headervalidin in module xxv_ethernet_v4_1_13_mac_ll_axis_rx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[14] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[13] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[12] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[11] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[10] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[9] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[8] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[7] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[6] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[5] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[4] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[3] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[2] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[1] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_max_packet_len[0] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[7] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[6] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[5] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[4] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[3] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[2] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[1] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctl_rx_min_packet_len[0] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port fcsstompedin in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[15] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[14] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[13] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[12] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[11] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[10] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[9] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[8] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[7] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[6] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[5] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[4] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[3] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[2] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[1] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port length_field[0] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port inrange_packet in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_pause in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_user_pause in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_stats is either unconnected or has no load
WARNING: [Synth 8-7129] Port sopin[0] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_64b66b_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module xxv_ethernet_v4_1_13_mac_ll_axis_parity_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_serdes_refclk in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_serdes_refclk_reset in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port ena0in in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[5] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[4] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[3] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[2] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[1] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_gearbox_seq_e1[0] in module xxv_ethernet_v4_1_13_mac_ll_axis_tx_core_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_clk in module xxv_ethernet_25_x0y2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_reset_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_reset_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_reset_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_start_user_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_reset_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_start_user_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_done_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_done_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[17] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[16] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[15] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[14] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[13] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[12] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[11] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[10] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[9] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[8] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[7] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[6] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[5] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[4] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[3] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[2] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[1] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[0] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[17] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[16] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[15] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[14] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[13] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[12] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[11] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[10] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[9] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[8] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[7] in module xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2502.988 ; gain = 784.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2502.988 ; gain = 784.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2502.988 ; gain = 784.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 2502.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_3/synth/xxv_ethernet_25_x0y2_gt_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_2/synth/xxv_ethernet_25_x0y2_gt_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_1/synth/xxv_ethernet_25_x0y2_gt_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt.xdc] for cell 'inst/i_xxv_ethernet_25_x0y2_gt/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/ip_0/synth/xxv_ethernet_25_x0y2_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2_board.xdc] for cell 'inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gt_refclk_p[0]' already exists, overwriting the previous clock with the same name. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2.xdc:65]
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/xxv_ethernet_25_x0y2/synth/xxv_ethernet_25_x0y2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xxv_ethernet_25_x0y2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2552.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 2554.562 ; gain = 1.648
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2554.562 ; gain = 836.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2554.562 ; gain = 836.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_1/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc, line 39).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_2/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_3/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/dont_touch.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xxv_ethernet_25_x0y2_gt. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 2554.562 ; gain = 836.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_r_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_lbus_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_xgmii_scrambler'
INFO: [Synth 8-802] inferred FSM for state register 'rx_decoder_state_d3_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       ST_RESET_ALL_INIT |                              000 |                              000
     ST_RESET_ALL_BRANCH |                              001 |                              001
     ST_RESET_ALL_TX_PLL |                              010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              011 |                              011
      ST_RESET_ALL_RX_DP |                              100 |                              100
     ST_RESET_ALL_RX_PLL |                              101 |                              101
    ST_RESET_ALL_RX_WAIT |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TXP_RUN |                                0 |                              000
                TXP_STOP |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_r_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_lbus_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               11
*
                      S0 |                               01 |                               00
                      S1 |                               10 |                               01
                      S2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_xgmii_scrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                               01 |                               00
                    RX_E |                               00 |                               11
                    RX_T |                               11 |                               10
                    RX_D |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_decoder_state_d3_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 2554.562 ; gain = 836.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:10 . Memory (MB): peak = 2554.562 ; gain = 836.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gt_refclk_p[0]'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2993.395 ; gain = 1275.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:22 . Memory (MB): peak = 3089.812 ; gain = 1371.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:01:27 . Memory (MB): peak = 3174.355 ; gain = 1456.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:01:31 . Memory (MB): peak = 3276.699 ; gain = 1558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:01:31 . Memory (MB): peak = 3276.699 ; gain = 1558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 3279.902 ; gain = 1561.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 3279.902 ; gain = 1561.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:35 . Memory (MB): peak = 3281.492 ; gain = 1563.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:35 . Memory (MB): peak = 3281.492 ; gain = 1563.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     9|
|2     |CARRY8        |   136|
|3     |GTYE4_CHANNEL |     4|
|4     |GTYE4_COMMON  |     1|
|5     |IBUFDS_GTE4   |     1|
|6     |LUT1          |   420|
|7     |LUT2          |  2589|
|8     |LUT3          |  2128|
|9     |LUT4          |  2697|
|10    |LUT5          |  3213|
|11    |LUT6          | 10600|
|12    |MUXF7         |   280|
|13    |RAM64X1S      |     8|
|14    |SRL16E        |   424|
|15    |FDCE          |    72|
|16    |FDPE          |   244|
|17    |FDRE          | 15156|
|18    |FDSE          |   704|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:35 . Memory (MB): peak = 3281.492 ; gain = 1563.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3281.496 ; gain = 1511.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:36 . Memory (MB): peak = 3281.496 ; gain = 1563.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 3281.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/BUFG_GT_SYNC for BUFG_GT inst/refclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/i_core_gtwiz_userclk_rx_inst_1/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/i_core_gtwiz_userclk_tx_inst_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/i_core_gtwiz_userclk_rx_inst_2/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/i_core_gtwiz_userclk_tx_inst_2/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/i_core_gtwiz_userclk_rx_inst_3/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/i_xxv_ethernet_25_x0y2_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_25_x0y2_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/i_core_gtwiz_userclk_tx_inst_3/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3281.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Synth Design complete | Checksum: 344b8e03
INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:48 . Memory (MB): peak = 3281.496 ; gain = 2826.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3281.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/xxv_ethernet_25_x0y2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xxv_ethernet_25_x0y2, cache-ID = 2c417efb91afb88e
INFO: [Coretcl 2-1174] Renamed 325 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3281.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/xxv_ethernet_25_x0y2_synth_1/xxv_ethernet_25_x0y2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xxv_ethernet_25_x0y2_utilization_synth.rpt -pb xxv_ethernet_25_x0y2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 03:36:28 2024...
