# Pipeline-RISCV
5-stage pipelined RISC-V soft-core processor implemented in Verilog. It is based on RV32i Instruction Set.
