// Seed: 2875709416
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    output wor id_10
    , id_13,
    output supply0 id_11
);
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_17 = id_15;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_1, id_3, id_2, id_5, id_5, id_3, id_3, id_0, id_0
  );
endmodule
