
data Sll_t {
  Sll_t next;
}.

pred ls<out> ==
 self = out
or (exists u: self::Sll_t<next = u> * u::ls<out> & self != out).

checkentail x11::ls<x5> * x11::ls<x8> * x4::ls<x2> * x4::ls<x11> * x6::ls<x2> * x6::ls<x9> * emp & null = null & x1 != x11 & x1 != x2 & x4 != x11 & x4 != x10 & x4 != x5 & x3 != x5 & x5 != x7
         |- false.

