Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 13:37:08 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-16  Warning           Large setup violation          64          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.334     -161.672                    169                 2085        0.114        0.000                      0                 2085        1.100        0.000                       0                   931  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_block_clock_clk_wiz_0_0  {0.625 3.125}        5.000           200.000         
  clk_out4_block_clock_clk_wiz_0_0  {1.094 3.594}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -2.334      -49.830                     53                 1181        0.114        0.000                      0                 1181        2.000        0.000                       0                   815  
  clk_out3_block_clock_clk_wiz_0_0        1.605        0.000                      0                   50        0.177        0.000                      0                   50        2.000        0.000                       0                    38  
  clk_out4_block_clock_clk_wiz_0_0        1.417        0.000                      0                   32        0.198        0.000                      0                   32        2.000        0.000                       0                    34  
  clk_out_block_clock_clk_wiz_0_0       134.444        0.000                      0                   11        0.140        0.000                      0                   11       23.750        0.000                       0                    40  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.464       -4.036                     14                   16        0.495        0.000                      0                   16  
clk_out4_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.960      -11.240                     16                   16        1.653        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.876      -32.191                     20                   20        4.199        0.000                      0                   20  
clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.361      -21.072                     16                   16        3.934        0.000                      0                   16  
clk_out3_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.324      -20.477                     16                   16        4.470        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out_block_clock_clk_wiz_0_0        -0.817      -24.588                     32                   32        0.115        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.606       -6.994                     28                  723        0.472        0.000                      0                  723  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.649       -6.519                      4                    4        4.445        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clk_out_block_clock_clk_wiz_0_0                                     
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out3_block_clock_clk_wiz_0_0  
(none)                                                              clk_out4_block_clock_clk_wiz_0_0  
(none)                                                              clk_out_block_clock_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           53  Failing Endpoints,  Worst Slack       -2.334ns,  Total Violation      -49.830ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.334ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 2.152ns (29.242%)  route 5.207ns (70.758%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.715 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.715    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.980 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     4.980    u_tdc/u_merge/Coarse[13]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 -2.334    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.147ns (29.194%)  route 5.207ns (70.806%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.715 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.715    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.975 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     4.975    u_tdc/u_merge/Coarse[15]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 2.087ns (28.611%)  route 5.207ns (71.389%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.715 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.715    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.915 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     4.915    u_tdc/u_merge/Coarse[14]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.068ns (28.425%)  route 5.207ns (71.575%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.715 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.715    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.896 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     4.896    u_tdc/u_merge/Coarse[12]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.236ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.054ns (28.287%)  route 5.207ns (71.713%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.882 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     4.882    u_tdc/u_merge/Coarse[9]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 -2.236    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.049ns (28.237%)  route 5.207ns (71.763%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.877 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     4.877    u_tdc/u_merge/Coarse[11]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 1.989ns (27.639%)  route 5.207ns (72.361%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.817 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     4.817    u_tdc/u_merge/Coarse[10]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 -2.171    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.970ns (27.447%)  route 5.207ns (72.553%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.617 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.617    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.798 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     4.798    u_tdc/u_merge/Coarse[8]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.490     2.649    
                         clock uncertainty           -0.061     2.587    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.646    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.646    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.956ns (27.306%)  route 5.207ns (72.694%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.784 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     4.784    u_tdc/u_merge/Coarse[5]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.490     2.648    
                         clock uncertainty           -0.061     2.586    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.645    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.645    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[121].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.951ns (27.255%)  route 5.207ns (72.745%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.641    -2.379    u_tdc/u_FineDelay/clk
    SLICE_X16Y87         FDCE                                         r  u_tdc/u_FineDelay/genblk4[121].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.946 r  u_tdc/u_FineDelay/genblk4[121].StopFF/Q
                         net (fo=5, routed)           0.943    -1.004    u_tdc/u_DecStop/wDecoStoptIn[121]
    SLICE_X15Y87         LUT6 (Prop_lut6_I2_O)        0.105    -0.899 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24/O
                         net (fo=2, routed)           0.671    -0.228    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.105    -0.123 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6/O
                         net (fo=5, routed)           0.364     0.241    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_6_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I2_O)        0.105     0.346 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18/O
                         net (fo=9, routed)           0.673     1.018    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_18_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.105     1.123 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.742     1.865    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.466     2.436    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.105     2.541 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=2, routed)           0.554     3.096    u_tdc/DecodedStop[2]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.105     3.201 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.509     3.710    u_tdc/u_merge_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.105     3.815 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.286     4.101    u_tdc/u_merge_i_18_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.519 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.519    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.779 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     4.779    u_tdc/u_merge/Coarse[7]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.490     2.648    
                         clock uncertainty           -0.061     2.586    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.645    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.645    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -2.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[194].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[194].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.123%)  route 0.347ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.627    -0.478    u_tdc/u_FineDelay/clk
    SLICE_X10Y105        FDCE                                         r  u_tdc/u_FineDelay/genblk2[194].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.314 r  u_tdc/u_FineDelay/genblk2[194].Firstff/Q
                         net (fo=2, routed)           0.347     0.033    u_tdc/u_FineDelay/wFirstFF[194]
    SLICE_X8Y96          FDCE                                         r  u_tdc/u_FineDelay/genblk3[194].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.970    -0.333    u_tdc/u_FineDelay/clk
    SLICE_X8Y96          FDCE                                         r  u_tdc/u_FineDelay/genblk3[194].Startff/C
                         clock pessimism              0.193    -0.140    
    SLICE_X8Y96          FDCE (Hold_fdce_C_D)         0.059    -0.081    u_tdc/u_FineDelay/genblk3[194].Startff
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[182].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[182].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.705%)  route 0.353ns (68.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.628    -0.477    u_tdc/u_FineDelay/clk
    SLICE_X10Y102        FDCE                                         r  u_tdc/u_FineDelay/genblk2[182].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.313 r  u_tdc/u_FineDelay/genblk2[182].Firstff/Q
                         net (fo=2, routed)           0.353     0.041    u_tdc/u_FineDelay/wFirstFF[182]
    SLICE_X8Y88          FDCE                                         r  u_tdc/u_FineDelay/genblk4[182].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.968    -0.335    u_tdc/u_FineDelay/clk
    SLICE_X8Y88          FDCE                                         r  u_tdc/u_FineDelay/genblk4[182].StopFF/C
                         clock pessimism              0.193    -0.142    
    SLICE_X8Y88          FDCE (Hold_fdce_C_D)         0.063    -0.079    u_tdc/u_FineDelay/genblk4[182].StopFF
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.615%)  route 0.335ns (70.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  u_tdc/u_merge/out_reg[30]/Q
                         net (fo=1, routed)           0.335     0.091    u_memory/oTDC[30]
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.003    -0.299    u_memory/clk_out2_0
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.338    
    RAMB36_X0Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296    -0.042    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[226].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[226].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.932%)  route 0.384ns (70.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.623    -0.482    u_tdc/u_FineDelay/clk
    SLICE_X10Y113        FDCE                                         r  u_tdc/u_FineDelay/genblk2[226].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  u_tdc/u_FineDelay/genblk2[226].Firstff/Q
                         net (fo=2, routed)           0.384     0.066    u_tdc/u_FineDelay/wFirstFF[226]
    SLICE_X9Y95          FDCE                                         r  u_tdc/u_FineDelay/genblk4[226].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.970    -0.333    u_tdc/u_FineDelay/clk
    SLICE_X9Y95          FDCE                                         r  u_tdc/u_FineDelay/genblk4[226].StopFF/C
                         clock pessimism              0.193    -0.140    
    SLICE_X9Y95          FDCE (Hold_fdce_C_D)         0.066    -0.074    u_tdc/u_FineDelay/genblk4[226].StopFF
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.995%)  route 0.333ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.711    -0.393    u_tdc/u_merge/clk
    SLICE_X6Y79          FDRE                                         r  u_tdc/u_merge/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  u_tdc/u_merge/out_reg[4]/Q
                         net (fo=1, routed)           0.333     0.104    u_memory/oTDC[4]
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.003    -0.299    u_memory/clk_out2_0
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.338    
    RAMB36_X0Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296    -0.042    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[186].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[186].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.164ns (28.563%)  route 0.410ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.627    -0.478    u_tdc/u_FineDelay/clk
    SLICE_X10Y103        FDCE                                         r  u_tdc/u_FineDelay/genblk2[186].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.314 r  u_tdc/u_FineDelay/genblk2[186].Firstff/Q
                         net (fo=2, routed)           0.410     0.096    u_tdc/u_FineDelay/wFirstFF[186]
    SLICE_X11Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk3[186].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.971    -0.332    u_tdc/u_FineDelay/clk
    SLICE_X11Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk3[186].Startff/C
                         clock pessimism              0.193    -0.139    
    SLICE_X11Y99         FDCE (Hold_fdce_C_D)         0.070    -0.069    u_tdc/u_FineDelay/genblk3[186].Startff
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.710    -0.394    u_tdc/u_merge/clk
    SLICE_X7Y78          FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.253 r  u_tdc/u_merge/StopEdge_stored_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.143    u_tdc/u_merge/StopEdge_stored[3]
    SLICE_X7Y79          FDRE                                         r  u_tdc/u_merge/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.987    -0.316    u_tdc/u_merge/clk
    SLICE_X7Y79          FDRE                                         r  u_tdc/u_merge/out_reg[3]/C
                         clock pessimism             -0.063    -0.379    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.070    -0.309    u_tdc/u_merge/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[197].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[197].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.222%)  route 0.417ns (71.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.627    -0.478    u_tdc/u_FineDelay/clk
    SLICE_X10Y106        FDCE                                         r  u_tdc/u_FineDelay/genblk2[197].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.314 r  u_tdc/u_FineDelay/genblk2[197].Firstff/Q
                         net (fo=2, routed)           0.417     0.103    u_tdc/u_FineDelay/wFirstFF[197]
    SLICE_X9Y97          FDCE                                         r  u_tdc/u_FineDelay/genblk3[197].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.971    -0.332    u_tdc/u_FineDelay/clk
    SLICE_X9Y97          FDCE                                         r  u_tdc/u_FineDelay/genblk3[197].Startff/C
                         clock pessimism              0.193    -0.139    
    SLICE_X9Y97          FDCE (Hold_fdce_C_D)         0.072    -0.067    u_tdc/u_FineDelay/genblk3[197].Startff
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.467%)  route 0.372ns (72.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  u_tdc/u_merge/out_reg[28]/Q
                         net (fo=1, routed)           0.372     0.128    u_memory/oTDC[28]
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.003    -0.299    u_memory/clk_out2_0
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.338    
    RAMB36_X0Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[28])
                                                      0.296    -0.042    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.199%)  route 0.377ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.714    -0.390    u_tdc/u_merge/clk
    SLICE_X7Y82          FDRE                                         r  u_tdc/u_merge/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  u_tdc/u_merge/out_reg[10]/Q
                         net (fo=1, routed)           0.377     0.128    u_memory/oTDC[10]
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.003    -0.299    u_memory/clk_out2_0
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.338    
    RAMB36_X0Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                      0.296    -0.042    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X0Y17    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y88     ledRE_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y88     ledWR_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X2Y107    ledWrite_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y92     startReading_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y97     startTDC_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y97     u_tdc/FFDelayStart_1/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X3Y97     u_tdc/FFDelayStart_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledRE_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledRE_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledWR_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledWR_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X2Y107    ledWrite_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X2Y107    ledWrite_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y92     startReading_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y92     startReading_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y97     startTDC_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y97     startTDC_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledRE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledRE_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledWR_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y88     ledWR_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X2Y107    ledWrite_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X2Y107    ledWrite_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y92     startReading_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y92     startReading_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y97     startTDC_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y97     startTDC_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.144ns  (logic 1.373ns (43.664%)  route 1.771ns (56.336%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.362 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.362    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     0.624 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.692     1.316    u_tdc/u_Coarse_1/p_0_in__0[12]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.189     2.921    u_tdc/u_Coarse_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          2.921    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.098ns  (logic 1.189ns (38.382%)  route 1.909ns (61.618%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 3.764 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.440 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.829     1.269    u_tdc/u_Coarse_1/p_0_in__0[5]
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597     3.764    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.557     3.208    
                         clock uncertainty           -0.061     3.146    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.207     2.939    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.034ns  (logic 1.289ns (42.481%)  route 1.745ns (57.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.362 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.362    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.540 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.666     1.206    u_tdc/u_Coarse_1/p_0_in__0[9]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.206     2.904    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                          2.904    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.915ns  (logic 1.310ns (44.940%)  route 1.605ns (55.060%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.362 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.362    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     0.561 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.525     1.086    u_tdc/u_Coarse_1/p_0_in__0[11]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.211     2.899    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          2.899    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.852ns  (logic 1.368ns (47.965%)  route 1.484ns (52.035%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.362 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.362    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.619 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.404     1.023    u_tdc/u_Coarse_1/p_0_in__0[10]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.215     2.895    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.842ns  (logic 1.268ns (44.618%)  route 1.574ns (55.382%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 3.764 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.519 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.494     1.013    u_tdc/u_Coarse_1/p_0_in__0[6]
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597     3.764    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.557     3.208    
                         clock uncertainty           -0.061     3.146    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.213     2.933    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.874ns  (logic 1.273ns (44.299%)  route 1.601ns (55.701%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 3.764 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     0.524 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.521     1.045    u_tdc/u_Coarse_1/p_0_in__0[8]
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597     3.764    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.557     3.208    
                         clock uncertainty           -0.061     3.146    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.177     2.969    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          2.969    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.779ns  (logic 1.040ns (37.418%)  route 1.739ns (62.582%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.692     0.291 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.660     0.951    u_tdc/u_Coarse_1/p_0_in__0[3]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.163     2.947    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.947    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.707ns  (logic 1.210ns (44.701%)  route 1.497ns (55.299%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 3.764 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     0.262 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.262    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     0.461 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.417     0.878    u_tdc/u_Coarse_1/p_0_in__0[7]
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597     3.764    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.557     3.208    
                         clock uncertainty           -0.061     3.146    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.198     2.948    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.591ns  (logic 1.093ns (42.185%)  route 1.498ns (57.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 3.625 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.829 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.567    -1.829    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.481 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.080    -0.401    u_tdc/u_Coarse_1/count[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.745     0.344 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.418     0.762    u_tdc/u_Coarse_1/p_0_in__0[4]
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458     3.625    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.454     3.171    
                         clock uncertainty           -0.061     3.110    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.218     2.892    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.892    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.651ns  (logic 0.388ns (59.580%)  route 0.263ns (40.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[12]/Q
                         net (fo=2, routed)           0.263     0.566    u_tdc/u_Coarse_1/count[12]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.207     0.773 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.773    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.826 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.826    u_tdc/u_Coarse_1/p_0_in__0[13]
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism              0.193     0.515    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     0.649    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.543ns  (logic 0.128ns (23.584%)  route 0.415ns (76.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 0.320 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[3]/Q
                         net (fo=2, routed)           0.415     0.718    u_tdc/u_Coarse_1/count[3]
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.998     0.320    u_tdc/u_Coarse_1/clk
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
                         clock pessimism              0.193     0.513    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.017     0.530    u_tdc/u_Coarse_1/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.664ns  (logic 0.401ns (60.371%)  route 0.263ns (39.629%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[12]/Q
                         net (fo=2, routed)           0.263     0.566    u_tdc/u_Coarse_1/count[12]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.207     0.773 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.773    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.839 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.839    u_tdc/u_Coarse_1/p_0_in__0[15]
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
                         clock pessimism              0.193     0.515    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     0.649    u_tdc/u_Coarse_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.225%)  route 0.441ns (75.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.316 r  u_tdc/u_Coarse_1/count_reg[10]/Q
                         net (fo=2, routed)           0.441     0.757    u_tdc/u_Coarse_1/count[10]
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
                         clock pessimism              0.193     0.515    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.047     0.562    u_tdc/u_Coarse_1/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.687ns  (logic 0.424ns (61.698%)  route 0.263ns (38.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[12]/Q
                         net (fo=2, routed)           0.263     0.566    u_tdc/u_Coarse_1/count[12]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.207     0.773 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.773    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.862 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.862    u_tdc/u_Coarse_1/p_0_in__0[14]
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism              0.193     0.515    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     0.649    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.596ns  (logic 0.128ns (21.491%)  route 0.468ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           0.468     0.771    u_tdc/u_Coarse_1/count[1]
    SLICE_X3Y94          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X3Y94          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
                         clock pessimism              0.193     0.515    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.007     0.522    u_tdc/u_Coarse_1/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.622ns  (logic 0.128ns (20.591%)  route 0.494ns (79.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     0.303 r  u_tdc/u_Coarse_1/count_reg[2]/Q
                         net (fo=2, routed)           0.494     0.797    u_tdc/u_Coarse_1/count[2]
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
                         clock pessimism              0.193     0.515    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.018     0.533    u_tdc/u_Coarse_1/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.678%)  route 0.576ns (80.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.316 r  u_tdc/u_Coarse_1/count_reg[11]/Q
                         net (fo=2, routed)           0.576     0.892    u_tdc/u_Coarse_1/count[11]
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism              0.193     0.515    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.076     0.591    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.720%)  route 0.211ns (62.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 0.320 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.383ns = ( 0.242 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.721     0.242    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.128     0.370 r  u_tdc/u_Coarse_1/count_reg[8]/Q
                         net (fo=2, routed)           0.211     0.581    u_tdc/u_Coarse_1/count[8]
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.998     0.320    u_tdc/u_Coarse_1/clk
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
                         clock pessimism             -0.063     0.257    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.016     0.273    u_tdc/u_Coarse_1/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.653%)  route 0.576ns (80.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.655     0.175    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.316 r  u_tdc/u_Coarse_1/count_reg[4]/Q
                         net (fo=2, routed)           0.576     0.893    u_tdc/u_Coarse_1/count[4]
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
                         clock pessimism              0.193     0.515    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.066     0.581    u_tdc/u_Coarse_1/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y98     u_tdc/u_Coarse_1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y98     u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y98     u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y98     u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y98     u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y100    u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y96     u_tdc/u_Coarse_1/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.373ns  (logic 1.295ns (38.390%)  route 2.078ns (61.610%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.192 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.192    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.372 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.642     2.013    u_tdc/u_Coarse_2/p_0_in__0[13]
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)       -0.186     3.430    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.430    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.240ns  (logic 1.315ns (40.589%)  route 1.925ns (59.411%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.192 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.192    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.392 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.488     1.880    u_tdc/u_Coarse_2/p_0_in__0[15]
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)       -0.187     3.429    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.191ns  (logic 1.380ns (43.249%)  route 1.811ns (56.751%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.192 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.192    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.457 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.374     1.831    u_tdc/u_Coarse_2/p_0_in__0[14]
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)       -0.192     3.424    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.424    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.910ns  (logic 0.793ns (27.253%)  route 2.117ns (72.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 4.094 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.445     0.870 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.680     1.550    u_tdc/u_Coarse_2/p_0_in__0[4]
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458     4.094    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.454     3.640    
                         clock uncertainty           -0.061     3.579    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.196     3.383    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.765ns  (logic 1.071ns (38.736%)  route 1.694ns (61.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 4.094 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           1.025     0.013    u_tdc/u_Coarse_2/count[2]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.723     0.736 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.669     1.405    u_tdc/u_Coarse_2/p_0_in__0[3]
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458     4.094    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.454     3.640    
                         clock uncertainty           -0.061     3.579    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.180     3.399    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.399    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.656ns  (logic 0.931ns (35.057%)  route 1.725ns (64.943%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 4.094 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           1.030     0.018    u_tdc/u_Coarse_2/count[1]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.583     0.601 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.695     1.296    u_tdc/u_Coarse_2/p_0_in__0[2]
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458     4.094    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.454     3.640    
                         clock uncertainty           -0.061     3.579    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.169     3.410    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.491ns  (logic 0.795ns (31.918%)  route 1.696ns (68.082%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 4.094 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           1.030     0.018    u_tdc/u_Coarse_2/count[1]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.447     0.465 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.666     1.131    u_tdc/u_Coarse_2/p_0_in__0[1]
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458     4.094    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.454     3.640    
                         clock uncertainty           -0.061     3.579    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.171     3.408    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.718ns  (logic 1.282ns (47.161%)  route 1.436ns (52.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.359 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.359    u_tdc/u_Coarse_2/p_0_in__0[10]
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.059     3.675    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.675    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.713ns  (logic 1.277ns (47.063%)  route 1.436ns (52.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.354 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.354    u_tdc/u_Coarse_2/p_0_in__0[12]
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.059     3.675    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.675    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.653ns  (logic 1.217ns (45.866%)  route 1.436ns (54.134%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 4.234 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( -1.360 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.567    -1.360    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.348    -1.012 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           1.436     0.425    u_tdc/u_Coarse_2/count[4]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571     0.996 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.094 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.294 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.294    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598     4.234    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.557     3.677    
                         clock uncertainty           -0.061     3.616    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.059     3.675    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.675    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.011%)  route 0.405ns (75.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.405     1.177    u_tdc/u_Coarse_2/count[1]
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
                         clock pessimism              0.193     0.985    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)        -0.006     0.979    u_tdc/u_Coarse_2/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.658ns  (logic 0.396ns (60.176%)  route 0.262ns (39.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.302 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.302    u_tdc/u_Coarse_2/p_0_in__0[5]
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.669ns  (logic 0.407ns (60.831%)  route 0.262ns (39.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.313 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.313    u_tdc/u_Coarse_2/p_0_in__0[7]
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.461%)  route 0.156ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/count_reg[13]/Q
                         net (fo=2, routed)           0.156     1.011    u_tdc/u_Coarse_2/count[13]
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism             -0.062     0.730    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.047     0.777    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/count_reg[14]/Q
                         net (fo=2, routed)           0.170     1.025    u_tdc/u_Coarse_2/count[14]
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism             -0.062     0.730    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.046     0.776    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.694ns  (logic 0.432ns (62.241%)  route 0.262ns (37.759%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.338 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.338    u_tdc/u_Coarse_2/p_0_in__0[6]
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.694ns  (logic 0.432ns (62.241%)  route 0.262ns (37.759%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.338 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.338    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.697ns  (logic 0.435ns (62.404%)  route 0.262ns (37.596%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.341 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.341    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.643%)  route 0.175ns (55.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/count_reg[15]/Q
                         net (fo=2, routed)           0.175     1.029    u_tdc/u_Coarse_2/count[15]
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/C
                         clock pessimism             -0.062     0.730    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.047     0.777    u_tdc/u_Coarse_2/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.708ns  (logic 0.446ns (62.988%)  route 0.262ns (37.012%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.655     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.262     1.034    u_tdc/u_Coarse_2/count[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     1.248 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.248    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.352 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism              0.193     0.984    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.089    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_block_clock_clk_wiz_0_0
Waveform(ns):       { 1.094 3.594 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X1Y95     u_tdc/u_Coarse_2/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y100    u_tdc/u_Coarse_2/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y95     u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y95     u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y95     u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y95     u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y95     u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y98     u_tdc/u_Coarse_2/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_reg[2]
    SLICE_X85Y148        LUT3 (Prop_lut3_I2_O)        0.252    -1.315 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.315    counter[2]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.931ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.587ns (46.447%)  route 0.677ns (53.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.677    -1.608    counter_reg[4]
    SLICE_X84Y148        LUT6 (Prop_lut6_I0_O)        0.239    -1.369 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.369    uart_clk_i_1_n_0
    SLICE_X84Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X84Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.593    
                         clock uncertainty           -0.103   133.490    
    SLICE_X84Y148        FDRE (Setup_fdre_C_D)        0.072   133.562    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.563    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                134.931    

Slack (MET) :             134.962ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.731    -1.522    counter_reg[0]
    SLICE_X85Y148        LUT2 (Prop_lut2_I0_O)        0.105    -1.417 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.417    counter[1]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.030   133.544    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.545    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                134.962    

Slack (MET) :             134.964ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.731    -1.522    counter_reg[0]
    SLICE_X85Y148        LUT4 (Prop_lut4_I0_O)        0.105    -1.417 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.417    counter[3]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.032   133.546    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.547    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                134.964    

Slack (MET) :             134.987ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.498ns (40.512%)  route 0.731ns (59.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.388    -2.633    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.731    -1.522    counter_reg[0]
    SLICE_X85Y148        LUT5 (Prop_lut5_I2_O)        0.119    -1.403 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.403    counter[4]_i_2_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.278   134.070    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                134.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.310    counter_reg[0]
    SLICE_X84Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uart_clk_i_1_n_0
    SLICE_X84Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X84Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.059    -0.525    
    SLICE_X84Y148        FDRE (Hold_fdre_C_D)         0.120    -0.405    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.209    counter_reg[1]
    SLICE_X85Y148        LUT3 (Prop_lut3_I0_O)        0.042    -0.167 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    counter[2]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.107    -0.431    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.190    -0.207    counter_reg[1]
    SLICE_X85Y148        LUT5 (Prop_lut5_I1_O)        0.043    -0.164 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    counter[4]_i_2_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.107    -0.431    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.209    counter_reg[1]
    SLICE_X85Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    counter[1]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.091    -0.447    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.190    -0.207    counter_reg[1]
    SLICE_X85Y148        LUT4 (Prop_lut4_I1_O)        0.045    -0.162 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    counter[3]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.092    -0.446    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.251    -0.146    counter_reg[0]
    SLICE_X85Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.101 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    counter[0]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.092    -0.446    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.285    counter_reg[4]
    SLICE_X85Y148        LUT5 (Prop_lut5_I4_O)        0.098    -0.187 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_R)        -0.018    -0.556    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.285    counter_reg[4]
    SLICE_X85Y148        LUT5 (Prop_lut5_I4_O)        0.098    -0.187 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_R)        -0.018    -0.556    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.285    counter_reg[4]
    SLICE_X85Y148        LUT5 (Prop_lut5_I4_O)        0.098    -0.187 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_R)        -0.018    -0.556    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567    -0.538    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.285    counter_reg[4]
    SLICE_X85Y148        LUT5 (Prop_lut5_I4_O)        0.098    -0.187 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    TOP_COUNTER
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837    -0.466    clkWizard
    SLICE_X85Y148        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.072    -0.538    
    SLICE_X85Y148        FDRE (Hold_fdre_C_R)        -0.018    -0.556    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y1   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y148   counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y148   counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y148   counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y148   counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y148   counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X3Y92     mem_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X5Y92     mem_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X3Y92     mem_buffer_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y148   counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.464ns,  Total Violation       -4.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.524ns  (logic 2.371ns (52.407%)  route 2.153ns (47.593%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.841 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     2.841    u_tdc/u_merge/Coarse[13]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.519ns  (logic 2.366ns (52.355%)  route 2.153ns (47.645%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.836 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     2.836    u_tdc/u_merge/Coarse[15]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.459ns  (logic 2.306ns (51.714%)  route 2.153ns (48.286%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.776 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     2.776    u_tdc/u_merge/Coarse[14]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.440ns  (logic 2.287ns (51.507%)  route 2.153ns (48.493%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.757 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     2.757    u_tdc/u_merge/Coarse[12]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.426ns  (logic 2.273ns (51.354%)  route 2.153ns (48.646%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.743 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     2.743    u_tdc/u_merge/Coarse[9]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.421ns  (logic 2.268ns (51.299%)  route 2.153ns (48.701%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.738 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     2.738    u_tdc/u_merge/Coarse[11]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.361ns  (logic 2.208ns (50.629%)  route 2.153ns (49.371%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.678 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.678    u_tdc/u_merge/Coarse[10]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.342ns  (logic 2.189ns (50.413%)  route 2.153ns (49.587%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.478 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.659 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.659    u_tdc/u_merge/Coarse[8]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                 -0.282    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.328ns  (logic 2.175ns (50.252%)  route 2.153ns (49.748%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.645 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.645    u_tdc/u_merge/Coarse[5]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.498    
                         clock uncertainty           -0.181     2.317    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.376    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.376    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.323ns  (logic 2.170ns (50.195%)  route 2.153ns (49.805%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.308ns = ( -1.683 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.712    -1.683    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379    -1.304 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.823    -0.481    u_tdc/CoarseStamp_1[4]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.105    -0.376 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000    -0.376    u_tdc/u_merge_i_33_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.081 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.081    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.213 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.078    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.353 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     1.818    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     1.923 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     1.923    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.380 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.380    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.640 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.640    u_tdc/u_merge/Coarse[7]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.498    
                         clock uncertainty           -0.181     2.317    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.376    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.376    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 -0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.480ns  (logic 0.249ns (51.832%)  route 0.231ns (48.168%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.231     0.616    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.661 r  u_tdc/u_merge_i_19/O
                         net (fo=1, routed)           0.000     0.661    u_tdc/u_merge_i_19_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.724 r  u_tdc/u_merge_i_5/O[3]
                         net (fo=1, routed)           0.000     0.724    u_tdc/u_merge/Coarse[3]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.130%)  route 0.231ns (47.870%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.231     0.616    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.045     0.661 r  u_tdc/u_merge_i_20/O
                         net (fo=1, routed)           0.000     0.661    u_tdc/u_merge_i_20_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.727 r  u_tdc/u_merge_i_5/O[2]
                         net (fo=1, routed)           0.000     0.727    u_tdc/u_merge/Coarse[2]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.513ns  (logic 0.256ns (49.932%)  route 0.257ns (50.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.384ns = ( 0.241 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.720     0.241    u_tdc/u_Coarse_1/clk
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.382 r  u_tdc/u_Coarse_1/stored_reg[7]/Q
                         net (fo=4, routed)           0.257     0.639    u_tdc/CoarseStamp_1[7]
    SLICE_X7Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.684 r  u_tdc/u_merge_i_13/O
                         net (fo=1, routed)           0.000     0.684    u_tdc/u_merge_i_13_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.754 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     0.754    u_tdc/u_merge/Coarse[8]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.513ns  (logic 0.308ns (59.992%)  route 0.205ns (40.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.205     0.590    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.703 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.757 r  u_tdc/u_merge_i_4/O[0]
                         net (fo=1, routed)           0.000     0.757    u_tdc/u_merge/Coarse[4]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[20]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.524ns  (logic 0.319ns (60.831%)  route 0.205ns (39.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.205     0.590    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.703 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.768 r  u_tdc/u_merge_i_4/O[2]
                         net (fo=1, routed)           0.000     0.768    u_tdc/u_merge/Coarse[6]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[22]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.532ns  (logic 0.268ns (50.399%)  route 0.264ns (49.601%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y94          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[13]/Q
                         net (fo=4, routed)           0.264     0.649    u_tdc/CoarseStamp_1[13]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.776 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     0.776    u_tdc/u_merge/Coarse[15]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.549ns  (logic 0.292ns (53.217%)  route 0.257ns (46.783%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.384ns = ( 0.241 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.720     0.241    u_tdc/u_Coarse_1/clk
    SLICE_X5Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.382 r  u_tdc/u_Coarse_1/stored_reg[7]/Q
                         net (fo=4, routed)           0.257     0.639    u_tdc/CoarseStamp_1[7]
    SLICE_X7Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.684 r  u_tdc/u_merge_i_13/O
                         net (fo=1, routed)           0.000     0.684    u_tdc/u_merge_i_13_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.790 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     0.790    u_tdc/u_merge/Coarse[9]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.549ns  (logic 0.344ns (62.613%)  route 0.205ns (37.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.205     0.590    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.703 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.793 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     0.793    u_tdc/u_merge/Coarse[5]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.549ns  (logic 0.344ns (62.613%)  route 0.205ns (37.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.205     0.590    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.703 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.793 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     0.793    u_tdc/u_merge/Coarse[7]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.563ns  (logic 0.358ns (63.542%)  route 0.205ns (36.458%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.381ns = ( 0.244 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.723     0.244    u_tdc/u_Coarse_1/clk
    SLICE_X1Y93          FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.385 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=4, routed)           0.205     0.590    u_tdc/CoarseStamp_1[2]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.703 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.742 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.807 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     0.807    u_tdc/u_merge/Coarse[10]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.960ns,  Total Violation      -11.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.551ns  (logic 2.350ns (51.637%)  route 2.201ns (48.363%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.072 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.072    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.337 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     3.337    u_tdc/u_merge/Coarse[13]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.546ns  (logic 2.345ns (51.584%)  route 2.201ns (48.416%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.072 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.072    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.332 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     3.332    u_tdc/u_merge/Coarse[15]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 -0.955    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.486ns  (logic 2.285ns (50.937%)  route 2.201ns (49.063%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.072 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.072    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.272 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     3.272    u_tdc/u_merge/Coarse[14]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 -0.895    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.467ns  (logic 2.266ns (50.728%)  route 2.201ns (49.272%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.072 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.072    u_tdc/u_merge_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.253 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     3.253    u_tdc/u_merge/Coarse[12]
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y91          FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.453ns  (logic 2.252ns (50.573%)  route 2.201ns (49.427%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.239 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     3.239    u_tdc/u_merge/Coarse[9]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.448ns  (logic 2.247ns (50.517%)  route 2.201ns (49.483%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.234 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     3.234    u_tdc/u_merge/Coarse[11]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.388ns  (logic 2.187ns (49.841%)  route 2.201ns (50.159%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.174 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     3.174    u_tdc/u_merge/Coarse[10]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.369ns  (logic 2.168ns (49.623%)  route 2.201ns (50.377%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.974 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.974    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.155 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     3.155    u_tdc/u_merge/Coarse[8]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.596     3.138    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.499    
                         clock uncertainty           -0.181     2.318    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.059     2.377    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.377    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.355ns  (logic 2.154ns (49.461%)  route 2.201ns (50.539%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.141 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     3.141    u_tdc/u_merge/Coarse[5]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.498    
                         clock uncertainty           -0.181     2.317    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.376    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.376    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.350ns  (logic 2.149ns (49.403%)  route 2.201ns (50.597%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.214 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.713    -1.214    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.866 r  u_tdc/u_Coarse_2/stored_reg[9]/Q
                         net (fo=1, routed)           0.871     0.005    u_tdc/CoarseStamp_2[9]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.240     0.245 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000     0.245    u_tdc/u_merge_i_31_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.577 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.577    u_tdc/u_merge_i_28_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.709 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.865     1.575    u_tdc/CoarseStamp_final20_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.275     1.850 r  u_tdc/u_merge_i_23_comp_1/O
                         net (fo=1, routed)           0.464     2.314    u_tdc/u_merge_i_23_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.105     2.419 r  u_tdc/u_merge_i_21_comp/O
                         net (fo=1, routed)           0.000     2.419    u_tdc/u_merge_i_21_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.876    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.136 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     3.136    u_tdc/u_merge/Coarse[7]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.595     3.137    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.498    
                         clock uncertainty           -0.181     2.317    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.059     2.376    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.376    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 -0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.169ns  (logic 0.498ns (42.618%)  route 0.671ns (57.382%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.882 r  u_tdc/u_merge_i_5/O[0]
                         net (fo=1, routed)           0.000     1.882    u_tdc/u_merge/Coarse[0]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[16]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.205ns  (logic 0.534ns (44.333%)  route 0.671ns (55.667%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.918 r  u_tdc/u_merge_i_5/O[1]
                         net (fo=1, routed)           0.000     1.918    u_tdc/u_merge/Coarse[1]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.245ns  (logic 0.574ns (46.122%)  route 0.671ns (53.878%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.958 r  u_tdc/u_merge_i_5/O[2]
                         net (fo=1, routed)           0.000     1.958    u_tdc/u_merge/Coarse[2]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.265ns  (logic 0.594ns (46.975%)  route 0.671ns (53.025%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.978 r  u_tdc/u_merge_i_5/O[3]
                         net (fo=1, routed)           0.000     1.978    u_tdc/u_merge/Coarse[3]
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y88          FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.305ns  (logic 0.634ns (48.600%)  route 0.671ns (51.400%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.018 r  u_tdc/u_merge_i_4/O[0]
                         net (fo=1, routed)           0.000     2.018    u_tdc/u_merge/Coarse[4]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[20]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.316ns  (logic 0.645ns (49.030%)  route 0.671ns (50.970%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.029 r  u_tdc/u_merge_i_4/O[2]
                         net (fo=1, routed)           0.000     2.029    u_tdc/u_merge/Coarse[6]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[22]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.341ns  (logic 0.670ns (49.981%)  route 0.671ns (50.019%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.054 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.054    u_tdc/u_merge/Coarse[5]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.341ns  (logic 0.670ns (49.981%)  route 0.671ns (50.019%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.054 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.054    u_tdc/u_merge/Coarse[7]
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.996    -0.307    u_tdc/u_merge/clk
    SLICE_X7Y89          FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.057    
                         clock uncertainty            0.181     0.124    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     0.229    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.344ns  (logic 0.673ns (50.092%)  route 0.671ns (49.908%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.003 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.003    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.057 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.057    u_tdc/u_merge/Coarse[8]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.355ns  (logic 0.684ns (50.498%)  route 0.671ns (49.502%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.380ns = ( 0.714 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.724     0.714    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_tdc/u_Coarse_2/stored_reg[14]/Q
                         net (fo=1, routed)           0.221     1.076    u_tdc/CoarseStamp_2[14]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     1.121    u_tdc/u_merge_i_30_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.249 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.449     1.698    u_tdc/CoarseStamp_final20_in
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.114     1.812 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.812    u_tdc/u_merge_i_22_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.964    u_tdc/u_merge_i_5_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.003 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.003    u_tdc/u_merge_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.068 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.068    u_tdc/u_merge/Coarse[10]
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    u_tdc/u_merge/clk
    SLICE_X7Y90          FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.181     0.125    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     0.230    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.838    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :           20  Failing Endpoints,  Worst Slack       -1.876ns,  Total Violation      -32.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.589ns (33.167%)  route 1.187ns (66.833%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567    -0.532    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism             -0.639    -1.875    
                         clock uncertainty           -0.181    -2.056    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.352    -2.408    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.589ns (33.167%)  route 1.187ns (66.833%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567    -0.532    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.639    -1.875    
                         clock uncertainty           -0.181    -2.056    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.352    -2.408    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.589ns (33.167%)  route 1.187ns (66.833%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567    -0.532    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.639    -1.875    
                         clock uncertainty           -0.181    -2.056    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.352    -2.408    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.589ns (33.167%)  route 1.187ns (66.833%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567    -0.532    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.639    -1.875    
                         clock uncertainty           -0.181    -2.056    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.352    -2.408    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.589ns (33.167%)  route 1.187ns (66.833%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567    -0.532    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.639    -1.875    
                         clock uncertainty           -0.181    -2.056    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.352    -2.408    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.589ns (35.228%)  route 1.083ns (64.772%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463    -0.635    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.423    -2.478    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.589ns (35.228%)  route 1.083ns (64.772%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463    -0.635    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.423    -2.478    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.589ns (35.228%)  route 1.083ns (64.772%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463    -0.635    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.423    -2.478    u_tdc/u_Coarse_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.589ns (37.138%)  route 0.997ns (62.862%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -1.375 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.377    -0.721    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458    -1.375    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.639    -2.014    
                         clock uncertainty           -0.181    -2.195    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.547    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.589ns (37.138%)  route 0.997ns (62.862%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -1.375 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.377    -0.721    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.458    -1.375    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.639    -2.014    
                         clock uncertainty           -0.181    -2.195    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.547    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.710%)  route 0.130ns (44.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    clk
    SLICE_X2Y97          FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     4.784 r  startTDC_reg/Q
                         net (fo=7, routed)           0.130     4.914    u_tdc/u_EdgeDetector_1/enable
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X1Y97          FDCE (Hold_fdce_C_CE)       -0.039     0.715    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.710%)  route 0.130ns (44.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    clk
    SLICE_X2Y97          FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     4.784 r  startTDC_reg/Q
                         net (fo=7, routed)           0.130     4.914    u_tdc/u_EdgeDetector_1/enable
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X1Y97          FDCE (Hold_fdce_C_CE)       -0.039     0.715    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.219%)  route 0.183ns (52.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    clk
    SLICE_X2Y97          FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     4.784 r  startTDC_reg/Q
                         net (fo=7, routed)           0.183     4.967    u_tdc/u_EdgeDetector_2/enable
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X2Y98          FDCE (Hold_fdce_C_CE)       -0.016     0.738    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.219%)  route 0.183ns (52.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    clk
    SLICE_X2Y97          FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     4.784 r  startTDC_reg/Q
                         net (fo=7, routed)           0.183     4.967    u_tdc/u_EdgeDetector_2/enable
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X2Y98          FDCE (Hold_fdce_C_CE)       -0.016     0.738    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.406ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.893%)  route 0.363ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.238     5.169    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism              0.250     0.572    
                         clock uncertainty            0.181     0.753    
    SLICE_X2Y96          FDRE (Hold_fdre_C_R)         0.009     0.762    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.893%)  route 0.363ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.238     5.169    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism              0.250     0.572    
                         clock uncertainty            0.181     0.753    
    SLICE_X2Y96          FDRE (Hold_fdre_C_R)         0.009     0.762    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.893%)  route 0.363ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.322 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.238     5.169    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.000     0.322    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
                         clock pessimism              0.250     0.572    
                         clock uncertainty            0.181     0.753    
    SLICE_X2Y96          FDRE (Hold_fdre_C_R)         0.009     0.762    u_tdc/u_Coarse_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.470ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.131%)  route 0.329ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     5.135    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism              0.250     0.501    
                         clock uncertainty            0.181     0.682    
    SLICE_X5Y100         FDRE (Hold_fdre_C_R)        -0.018     0.664    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.470ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.131%)  route 0.329ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     5.135    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism              0.250     0.501    
                         clock uncertainty            0.181     0.682    
    SLICE_X5Y100         FDRE (Hold_fdre_C_R)        -0.018     0.664    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.470ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.131%)  route 0.329ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     5.135    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
                         clock pessimism              0.250     0.501    
                         clock uncertainty            0.181     0.682    
    SLICE_X5Y100         FDRE (Hold_fdre_C_R)        -0.018     0.664    u_tdc/u_Coarse_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  4.470    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.361ns,  Total Violation      -21.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.051%)  route 1.001ns (62.949%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -0.906 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.381    -0.718    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458    -0.906    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.639    -1.545    
                         clock uncertainty           -0.181    -1.726    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.078    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.051%)  route 1.001ns (62.949%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -0.906 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.381    -0.718    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458    -0.906    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.639    -1.545    
                         clock uncertainty           -0.181    -1.726    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.078    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.051%)  route 1.001ns (62.949%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -0.906 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.381    -0.718    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458    -0.906    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.639    -1.545    
                         clock uncertainty           -0.181    -1.726    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.078    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.051%)  route 1.001ns (62.949%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( -0.906 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.381    -0.718    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.458    -0.906    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.639    -1.545    
                         clock uncertainty           -0.181    -1.726    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    -2.078    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.327ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.589ns (34.723%)  route 1.107ns (65.277%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488    -0.611    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                 -1.327    

Slack (VIOLATED) :        -1.327ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.589ns (34.723%)  route 1.107ns (65.277%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488    -0.611    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                 -1.327    

Slack (VIOLATED) :        -1.327ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.589ns (34.723%)  route 1.107ns (65.277%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488    -0.611    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                 -1.327    

Slack (VIOLATED) :        -1.327ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.589ns (34.723%)  route 1.107ns (65.277%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488    -0.611    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                 -1.327    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.589ns (35.265%)  route 1.081ns (64.735%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.461    -0.637    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.589ns (35.265%)  route 1.081ns (64.735%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.461    -0.637    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    -1.938    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                 -1.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     5.139    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X3Y98          FDRE (Hold_fdre_C_R)        -0.018     1.205    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     5.139    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X3Y98          FDRE (Hold_fdre_C_R)        -0.018     1.205    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     5.139    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X3Y98          FDRE (Hold_fdre_C_R)        -0.018     1.205    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.976ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.196%)  route 0.374ns (66.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.250     5.180    u_tdc/u_Coarse_2/iRst
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X1Y95          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.978ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.090%)  route 0.376ns (66.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     5.182    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y94          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.090%)  route 0.376ns (66.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     5.182    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y94          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.090%)  route 0.376ns (66.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     5.182    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y94          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.090%)  route 0.376ns (66.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     5.182    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y94          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.980ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.976%)  route 0.378ns (67.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.253     5.184    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y95          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.976%)  route 0.378ns (67.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.253     5.184    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism              0.250     1.041    
                         clock uncertainty            0.181     1.222    
    SLICE_X0Y95          FDRE (Hold_fdre_C_R)        -0.018     1.204    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  3.980    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.324ns,  Total Violation      -20.477ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.965%)  route 0.714ns (57.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.386    -0.430    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.172ns  (logic 0.538ns (45.900%)  route 0.634ns (54.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.306    -0.510    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.172ns  (logic 0.538ns (45.900%)  route 0.634ns (54.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.682 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.713    -1.682    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.433    -1.249 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.328    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.306    -0.510    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism             -0.639    -1.405    
                         clock uncertainty           -0.181    -1.586    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.168    -1.754    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 -1.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.470ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.381%)  route 0.223ns (51.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.117     5.677    u_tdc/u_Coarse_2/iStore
    SLICE_X2Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X2Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X2Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.207    u_tdc/u_Coarse_2/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.674%)  route 0.239ns (53.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.133     5.693    u_tdc/u_Coarse_2/iStore
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X1Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.549ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.842%)  route 0.279ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.173     5.733    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X3Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.842%)  route 0.279ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 5.245 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.724     5.245    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     5.409 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.106     5.514    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     5.559 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.173     5.733    u_tdc/u_Coarse_2/iStore
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y99          FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism              0.250     1.042    
                         clock uncertainty            0.181     1.223    
    SLICE_X3Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.184    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  4.549    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.817ns,  Total Violation      -24.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.518%)  route 1.106ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.106   134.176    led_ReadStage_OBUF
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[12]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.176    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.518%)  route 1.106ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.106   134.176    led_ReadStage_OBUF
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[14]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.176    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.518%)  route 1.106ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.106   134.176    led_ReadStage_OBUF
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[16]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.176    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.518%)  route 1.106ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.106   134.176    led_ReadStage_OBUF
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[17]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.176    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.518%)  route 1.106ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.106   134.176    led_ReadStage_OBUF
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[18]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.176    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.725%)  route 1.094ns (74.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.094   134.164    led_ReadStage_OBUF
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[21]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.164    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.725%)  route 1.094ns (74.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.094   134.164    led_ReadStage_OBUF
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[22]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.164    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.725%)  route 1.094ns (74.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.094   134.164    led_ReadStage_OBUF
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[23]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.164    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.725%)  route 1.094ns (74.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.094   134.164    led_ReadStage_OBUF
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[24]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.164    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.725%)  route 1.094ns (74.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 134.388 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 132.691 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711   132.691    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379   133.070 r  startReading_reg/Q
                         net (fo=35, routed)          1.094   134.164    led_ReadStage_OBUF
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596   134.388    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[25]/C
                         clock pessimism             -0.639   133.749    
                         clock uncertainty           -0.223   133.526    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.168   133.358    mem_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                        133.358    
                         arrival time                        -134.164    
  -------------------------------------------------------------------
                         slack                                 -0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[0]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[11]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[19]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[20]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[27]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[28]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[3]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.489     0.245    led_ReadStage_OBUF
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[7]/C
                         clock pessimism              0.250    -0.054    
                         clock uncertainty            0.223     0.169    
    SLICE_X3Y92          FDRE (Hold_fdre_C_CE)       -0.039     0.130    mem_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.727%)  route 0.508ns (78.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.508     0.264    led_ReadStage_OBUF
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[2]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.223     0.167    
    SLICE_X4Y90          FDRE (Hold_fdre_C_CE)       -0.039     0.128    mem_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.727%)  route 0.508ns (78.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.508     0.264    led_ReadStage_OBUF
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[30]/C
                         clock pessimism              0.250    -0.056    
                         clock uncertainty            0.223     0.167    
    SLICE_X4Y90          FDRE (Hold_fdre_C_CE)       -0.039     0.128    mem_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           28  Failing Endpoints,  Worst Slack       -0.606ns,  Total Violation       -6.994ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[103].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.589ns (11.560%)  route 4.506ns (88.440%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.887     2.788    u_tdc/u_FineDelay/iRst
    SLICE_X17Y83         FDCE                                         f  u_tdc/u_FineDelay/genblk4[103].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X17Y83         FDCE                                         r  u_tdc/u_FineDelay/genblk4[103].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X17Y83         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[103].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[104].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.589ns (11.560%)  route 4.506ns (88.440%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.887     2.788    u_tdc/u_FineDelay/iRst
    SLICE_X17Y83         FDCE                                         f  u_tdc/u_FineDelay/genblk4[104].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X17Y83         FDCE                                         r  u_tdc/u_FineDelay/genblk4[104].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X17Y83         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[104].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[58].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.589ns (11.560%)  route 4.506ns (88.440%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.887     2.788    u_tdc/u_FineDelay/iRst
    SLICE_X17Y83         FDCE                                         f  u_tdc/u_FineDelay/genblk4[58].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X17Y83         FDCE                                         r  u_tdc/u_FineDelay/genblk4[58].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X17Y83         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[58].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[60].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.589ns (11.560%)  route 4.506ns (88.440%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.887     2.788    u_tdc/u_FineDelay/iRst
    SLICE_X17Y83         FDCE                                         f  u_tdc/u_FineDelay/genblk4[60].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X17Y83         FDCE                                         r  u_tdc/u_FineDelay/genblk4[60].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X17Y83         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[60].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[59].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.589ns (11.560%)  route 4.506ns (88.440%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.887     2.788    u_tdc/u_FineDelay/iRst
    SLICE_X16Y83         FDCE                                         f  u_tdc/u_FineDelay/genblk4[59].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X16Y83         FDCE                                         r  u_tdc/u_FineDelay/genblk4[59].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X16Y83         FDCE (Recov_fdce_C_CLR)     -0.258     2.255    u_tdc/u_FineDelay/genblk4[59].StopFF
  -------------------------------------------------------------------
                         required time                          2.255    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[135].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.589ns (11.858%)  route 4.378ns (88.142%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 3.065 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.758     2.660    u_tdc/u_FineDelay/iRst
    SLICE_X17Y85         FDCE                                         f  u_tdc/u_FineDelay/genblk4[135].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.523     3.065    u_tdc/u_FineDelay/clk
    SLICE_X17Y85         FDCE                                         r  u_tdc/u_FineDelay/genblk4[135].StopFF/C
                         clock pessimism             -0.490     2.576    
                         clock uncertainty           -0.061     2.514    
    SLICE_X17Y85         FDCE (Recov_fdce_C_CLR)     -0.331     2.183    u_tdc/u_FineDelay/genblk4[135].StopFF
  -------------------------------------------------------------------
                         required time                          2.183    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[78].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.589ns (11.870%)  route 4.373ns (88.130%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.753     2.655    u_tdc/u_FineDelay/iRst
    SLICE_X15Y84         FDCE                                         f  u_tdc/u_FineDelay/genblk4[78].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X15Y84         FDCE                                         r  u_tdc/u_FineDelay/genblk4[78].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[78].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[80].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.589ns (11.870%)  route 4.373ns (88.130%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.753     2.655    u_tdc/u_FineDelay/iRst
    SLICE_X15Y84         FDCE                                         f  u_tdc/u_FineDelay/genblk4[80].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X15Y84         FDCE                                         r  u_tdc/u_FineDelay/genblk4[80].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[80].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[82].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.589ns (11.870%)  route 4.373ns (88.130%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.753     2.655    u_tdc/u_FineDelay/iRst
    SLICE_X15Y84         FDCE                                         f  u_tdc/u_FineDelay/genblk4[82].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X15Y84         FDCE                                         r  u_tdc/u_FineDelay/genblk4[82].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.331     2.182    u_tdc/u_FineDelay/genblk4[82].StopFF
  -------------------------------------------------------------------
                         required time                          2.182    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[73].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.589ns (11.870%)  route 4.373ns (88.130%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 3.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         3.753     2.655    u_tdc/u_FineDelay/iRst
    SLICE_X14Y84         FDCE                                         f  u_tdc/u_FineDelay/genblk4[73].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.522     3.064    u_tdc/u_FineDelay/clk
    SLICE_X14Y84         FDCE                                         r  u_tdc/u_FineDelay/genblk4[73].StopFF/C
                         clock pessimism             -0.490     2.575    
                         clock uncertainty           -0.061     2.513    
    SLICE_X14Y84         FDCE (Recov_fdce_C_CLR)     -0.258     2.255    u_tdc/u_FineDelay/genblk4[73].StopFF
  -------------------------------------------------------------------
                         required time                          2.255    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                 -0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.915%)  route 0.210ns (53.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.239 f  u_tdc/u_merge/counter_reg[0]/Q
                         net (fo=5, routed)           0.085    -0.154    u_tdc/u_merge/counter[0]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.109 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.126     0.016    u_tdc/done
    SLICE_X3Y97          FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.062    -0.364    
    SLICE_X3Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.456    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[172].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.363%)  route 0.494ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369     0.300    u_tdc/u_FineDelay/iRst
    SLICE_X10Y100        FDCE                                         f  u_tdc/u_FineDelay/genblk2[172].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.900    -0.403    u_tdc/u_FineDelay/clk
    SLICE_X10Y100        FDCE                                         r  u_tdc/u_FineDelay/genblk2[172].Firstff/C
                         clock pessimism              0.193    -0.210    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    u_tdc/u_FineDelay/genblk2[172].Firstff
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[173].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.363%)  route 0.494ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369     0.300    u_tdc/u_FineDelay/iRst
    SLICE_X10Y100        FDCE                                         f  u_tdc/u_FineDelay/genblk2[173].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.900    -0.403    u_tdc/u_FineDelay/clk
    SLICE_X10Y100        FDCE                                         r  u_tdc/u_FineDelay/genblk2[173].Firstff/C
                         clock pessimism              0.193    -0.210    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    u_tdc/u_FineDelay/genblk2[173].Firstff
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[174].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.363%)  route 0.494ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369     0.300    u_tdc/u_FineDelay/iRst
    SLICE_X10Y100        FDCE                                         f  u_tdc/u_FineDelay/genblk2[174].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.900    -0.403    u_tdc/u_FineDelay/clk
    SLICE_X10Y100        FDCE                                         r  u_tdc/u_FineDelay/genblk2[174].Firstff/C
                         clock pessimism              0.193    -0.210    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    u_tdc/u_FineDelay/genblk2[174].Firstff
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[175].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.363%)  route 0.494ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369     0.300    u_tdc/u_FineDelay/iRst
    SLICE_X10Y100        FDCE                                         f  u_tdc/u_FineDelay/genblk2[175].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.900    -0.403    u_tdc/u_FineDelay/clk
    SLICE_X10Y100        FDCE                                         r  u_tdc/u_FineDelay/genblk2[175].Firstff/C
                         clock pessimism              0.193    -0.210    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    u_tdc/u_FineDelay/genblk2[175].Firstff
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.469%)  route 0.354ns (65.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.229     0.159    u_tdc/u_EdgeDetector/iRst
    SLICE_X1Y98          FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_EdgeDetector/iClk
    SLICE_X1Y98          FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                         clock pessimism             -0.062    -0.364    
    SLICE_X1Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.456    u_tdc/u_EdgeDetector/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.469%)  route 0.354ns (65.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.229     0.159    u_tdc/u_EdgeDetector/iRst
    SLICE_X1Y98          FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_EdgeDetector/iClk
    SLICE_X1Y98          FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd1/C
                         clock pessimism             -0.062    -0.364    
    SLICE_X1Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.456    u_tdc/u_EdgeDetector/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[214].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.893%)  route 0.363ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.238     0.169    u_tdc/u_FineDelay/iRst
    SLICE_X3Y96          FDCE                                         f  u_tdc/u_FineDelay/genblk3[214].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.000    -0.303    u_tdc/u_FineDelay/clk
    SLICE_X3Y96          FDCE                                         r  u_tdc/u_FineDelay/genblk3[214].Startff/C
                         clock pessimism             -0.062    -0.365    
    SLICE_X3Y96          FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    u_tdc/u_FineDelay/genblk3[214].Startff
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[216].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.893%)  route 0.363ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.238     0.169    u_tdc/u_FineDelay/iRst
    SLICE_X3Y96          FDCE                                         f  u_tdc/u_FineDelay/genblk3[216].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.000    -0.303    u_tdc/u_FineDelay/clk
    SLICE_X3Y96          FDCE                                         r  u_tdc/u_FineDelay/genblk3[216].Startff/C
                         clock pessimism             -0.062    -0.365    
    SLICE_X3Y96          FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    u_tdc/u_FineDelay/genblk3[216].Startff
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[176].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.101%)  route 0.555ns (74.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724    -0.380    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.239 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125    -0.115    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045    -0.070 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.430     0.361    u_tdc/u_FineDelay/iRst
    SLICE_X10Y101        FDCE                                         f  u_tdc/u_FineDelay/genblk2[176].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.900    -0.403    u_tdc/u_FineDelay/clk
    SLICE_X10Y101        FDCE                                         r  u_tdc/u_FineDelay/genblk2[176].Firstff/C
                         clock pessimism              0.193    -0.210    
    SLICE_X10Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    u_tdc/u_FineDelay/genblk2[176].Firstff
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.649ns,  Total Violation       -6.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.589ns (35.847%)  route 1.054ns (64.153%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.434    -0.664    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X2Y98          FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X2Y98          FDCE (Recov_fdce_C_CLR)     -0.258    -2.313    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.589ns (35.847%)  route 1.054ns (64.153%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.434    -0.664    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X2Y98          FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X2Y98          FDCE (Recov_fdce_C_CLR)     -0.258    -2.313    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.589ns (38.437%)  route 0.943ns (61.563%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.324    -0.775    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.331    -2.386    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.589ns (38.437%)  route 0.943ns (61.563%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.713    -2.307    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379    -1.928 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.552    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.105    -1.447 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.243    -1.204    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.105    -1.099 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.324    -0.775    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.874    
                         clock uncertainty           -0.181    -2.055    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.331    -2.386    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                 -1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.445ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.178%)  route 0.301ns (61.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.177     5.107    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.178%)  route 0.301ns (61.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.177     5.107    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.452ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     5.139    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X2Y98          FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X2Y98          FDCE (Remov_fdce_C_CLR)     -0.067     0.687    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.380ns = ( 4.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.724     4.620    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     4.761 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.125     4.885    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     4.930 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     5.139    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X2Y98          FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X2Y98          FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.573    
                         clock uncertainty            0.181     0.754    
    SLICE_X2Y98          FDCE (Remov_fdce_C_CLR)     -0.067     0.687    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  4.452    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 1.038ns (14.541%)  route 6.099ns (85.459%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.343     7.137    u_tdc/u_merge/irst
    SLICE_X8Y73          FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 1.038ns (17.496%)  route 4.894ns (82.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         1.137     5.931    u_tdc/u_merge/irst
    SLICE_X6Y97          FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.407ns  (logic 1.038ns (19.191%)  route 4.370ns (80.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           4.370     5.302    u_memory/iRst
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.105     5.407 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.000     5.407    uart_send0
    SLICE_X1Y77          FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 2.839ns (63.715%)  route 1.617ns (36.285%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.617     1.965    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.491     4.456 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.456    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            readEN_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.391ns  (logic 0.993ns (41.524%)  route 1.398ns (58.476%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           1.164     1.947    u_memory/mem_empty
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.105     2.052 r  u_memory/readEN_i_2/O
                         net (fo=1, routed)           0.234     2.286    u_memory/readEN0
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.105     2.391 r  u_memory/readEN_i_1/O
                         net (fo=1, routed)           0.000     2.391    u_memory_n_35
    SLICE_X2Y75          FDRE                                         r  readEN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.588ns (27.167%)  route 1.576ns (72.833%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  buffer_counter_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  buffer_counter_reg[1]/Q
                         net (fo=10, routed)          1.576     1.924    buffer_counter_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.240     2.164 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.164    uart_buffer[5]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.074ns  (logic 0.588ns (28.347%)  route 1.486ns (71.653%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  buffer_counter_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  buffer_counter_reg[1]/Q
                         net (fo=10, routed)          1.486     1.834    buffer_counter_reg_n_0_[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.240     2.074 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.074    uart_buffer[7]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.068ns  (logic 0.588ns (28.438%)  route 1.480ns (71.562%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  buffer_counter_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  buffer_counter_reg[1]/Q
                         net (fo=10, routed)          1.480     1.828    buffer_counter_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.240     2.068 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.068    uart_buffer[1]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 0.610ns (30.085%)  route 1.418ns (69.915%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_uart/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.842     1.221    u_uart/r_Bit_Index_reg_n_0_[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I4_O)        0.105     1.326 r  u_uart/o_Tx_Serial_i_2/O
                         net (fo=1, routed)           0.576     1.902    u_uart/o_Tx_Serial_i_2_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.126     2.028 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.028    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.588ns (29.782%)  route 1.386ns (70.218%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  buffer_counter_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  buffer_counter_reg[1]/Q
                         net (fo=10, routed)          1.386     1.734    buffer_counter_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.240     1.974 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.974    uart_buffer[6]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Reload_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.636%)  route 0.093ns (33.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.093     0.234    u_uart/r_Bit_Index_reg_n_0_[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.279 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.279    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.877%)  route 0.135ns (42.123%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.135     0.276    u_uart/r_SM_Main[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.045     0.321 r  u_uart/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    u_uart/r_Bit_Index[1]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  u_uart/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.267%)  route 0.135ns (41.733%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.135     0.276    u_uart/r_SM_Main[0]
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.048     0.324 r  u_uart/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_uart/r_Bit_Index[2]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  u_uart/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.089%)  route 0.140ns (42.911%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.140     0.281    u_uart/r_SM_Main[0]
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.045     0.326 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.191%)  route 0.145ns (43.809%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[1]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.145     0.286    u_uart/r_Bit_Index_reg_n_0_[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u_uart/r_SM_Main__0[0]
    SLICE_X1Y75          FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.430%)  route 0.162ns (46.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  starting_flag_reg/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_flag_reg/Q
                         net (fo=9, routed)           0.162     0.303    starting_flag
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     0.348    mem_rst_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.226ns (63.003%)  route 0.133ns (36.997%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  starting_delay_counter_reg[3]/Q
                         net (fo=4, routed)           0.133     0.261    starting_delay_counter_reg[3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.098     0.359 r  starting_flag_i_1/O
                         net (fo=1, routed)           0.000     0.359    starting_flag_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  starting_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_FIRSTSENT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.347%)  route 0.180ns (49.653%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  uart_FIRSTSENT_reg/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_FIRSTSENT_reg/Q
                         net (fo=5, routed)           0.180     0.321    u_uart/uart_FIRSTSENT
    SLICE_X3Y76          LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u_uart_n_2
    SLICE_X3Y76          FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_FIRSTSENT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_FIRSTSENT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.892%)  route 0.179ns (49.108%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  uart_FIRSTSENT_reg/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_FIRSTSENT_reg/Q
                         net (fo=5, routed)           0.179     0.320    u_uart/uart_FIRSTSENT
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  u_uart/uart_FIRSTSENT_i_1/O
                         net (fo=1, routed)           0.000     0.365    u_uart_n_4
    SLICE_X3Y76          FDRE                                         r  uart_FIRSTSENT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_FIRSTSENT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.754%)  route 0.180ns (49.246%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  uart_FIRSTSENT_reg/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_FIRSTSENT_reg/Q
                         net (fo=5, routed)           0.180     0.321    u_uart/uart_FIRSTSENT
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_uart_n_3
    SLICE_X3Y76          FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.593ns  (logic 3.689ns (65.954%)  route 1.904ns (34.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.709    -2.311    clk
    SLICE_X3Y88          FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.379    -1.932 r  ledWR_reg/Q
                         net (fo=1, routed)           1.904    -0.028    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     3.281 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.281    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 3.669ns (65.772%)  route 1.909ns (34.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.709    -2.311    clk
    SLICE_X3Y88          FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.379    -1.932 r  ledRE_reg/Q
                         net (fo=1, routed)           1.909    -0.023    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     3.266 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 3.689ns (66.382%)  route 1.868ns (33.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.711    -2.309    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.379    -1.930 r  startReading_reg/Q
                         net (fo=35, routed)          1.868    -0.062    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.310     3.248 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     3.248    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.095ns  (logic 3.725ns (73.116%)  route 1.370ns (26.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.568    -2.453    clk
    SLICE_X2Y107         FDSE                                         r  ledWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.433    -2.020 r  ledWrite_reg/Q
                         net (fo=1, routed)           1.370    -0.650    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.292     2.643 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     2.643    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 0.287ns (13.836%)  route 1.787ns (86.164%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.175    -0.127 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.197     0.070    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.056     0.126 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.142     0.269    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.056     0.325 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         1.448     1.772    u_tdc/u_merge/irst
    SLICE_X8Y73          FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            readEN_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.410ns  (logic 0.287ns (20.360%)  route 1.123ns (79.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  startReading_reg/Q
                         net (fo=35, routed)          0.995     0.864    u_memory/led_ReadStage_OBUF
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.056     0.920 r  u_memory/readEN_i_2/O
                         net (fo=1, routed)           0.127     1.048    u_memory/readEN0
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.056     1.104 r  u_memory/readEN_i_1/O
                         net (fo=1, routed)           0.000     1.104    u_memory_n_35
    SLICE_X2Y75          FDRE                                         r  readEN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.245ns  (logic 0.287ns (23.051%)  route 0.958ns (76.949%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.175    -0.127 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.197     0.070    u_tdc/u_merge/counter[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.056     0.126 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.142     0.269    u_tdc/done
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.056     0.325 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.618     0.943    u_tdc/u_merge/irst
    SLICE_X6Y97          FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.231ns (21.691%)  route 0.834ns (78.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.997    -0.306    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  startReading_reg/Q
                         net (fo=35, routed)          0.834     0.703    u_memory/led_ReadStage_OBUF
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.056     0.759 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.000     0.759    uart_send0
    SLICE_X1Y77          FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.602ns  (logic 0.388ns (24.221%)  route 1.214ns (75.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.597    -1.861    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.304    -1.557 r  startReading_reg/Q
                         net (fo=35, routed)          1.214    -0.343    u_memory/led_ReadStage_OBUF
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.084    -0.259 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.000    -0.259    uart_send0
    SLICE_X1Y77          FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.625ns  (logic 0.388ns (23.879%)  route 1.237ns (76.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.598    -1.860    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.304    -1.556 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.261    -1.295    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.084    -1.211 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.976    -0.235    u_tdc/u_merge/irst
    SLICE_X6Y97          FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            readEN_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.150ns  (logic 0.472ns (21.957%)  route 1.678ns (78.043%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.597    -1.861    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.304    -1.557 r  startReading_reg/Q
                         net (fo=35, routed)          1.482    -0.075    u_memory/led_ReadStage_OBUF
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.084     0.009 r  u_memory/readEN_i_2/O
                         net (fo=1, routed)           0.195     0.205    u_memory/readEN0
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.084     0.289 r  u_memory/readEN_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_memory_n_35
    SLICE_X2Y75          FDRE                                         r  readEN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.688ns  (logic 0.388ns (14.434%)  route 2.300ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.598    -1.860    u_tdc/clk0
    SLICE_X3Y97          FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.304    -1.556 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.261    -1.295    u_tdc/ready
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.084    -1.211 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.040     0.828    u_tdc/u_merge/irst
    SLICE_X8Y73          FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.412ns (81.528%)  route 0.320ns (18.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.654    -0.451    clk
    SLICE_X2Y107         FDSE                                         r  ledWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.164    -0.287 r  ledWrite_reg/Q
                         net (fo=1, routed)           0.320     0.033    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         1.248     1.281 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     1.281    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.386ns (69.955%)  route 0.595ns (30.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.721    -0.383    clk
    SLICE_X3Y88          FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  ledRE_reg/Q
                         net (fo=1, routed)           0.595     0.353    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     1.598 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     1.598    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.406ns (70.750%)  route 0.581ns (29.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.719    -0.385    clk
    SLICE_X4Y92          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  startReading_reg/Q
                         net (fo=35, routed)          0.581     0.337    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         1.265     1.602 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     1.602    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.406ns (70.045%)  route 0.601ns (29.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.721    -0.383    clk
    SLICE_X3Y88          FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.242 r  ledWR_reg/Q
                         net (fo=1, routed)           0.601     0.359    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     1.624 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     1.624    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.231ns (23.960%)  route 0.733ns (76.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  mem_buffer_reg[30]/Q
                         net (fo=1, routed)           0.733     0.602    mem_buffer[30]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.056     0.658 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.658    uart_buffer[6]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.231ns (27.056%)  route 0.623ns (72.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  mem_buffer_reg[16]/Q
                         net (fo=1, routed)           0.623     0.492    mem_buffer[16]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.056     0.548 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.548    uart_buffer[0]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.284ns (35.881%)  route 0.507ns (64.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.160    -0.146 r  mem_buffer_reg[25]/Q
                         net (fo=1, routed)           0.507     0.362    mem_buffer[25]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.486 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.486    uart_buffer[1]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.284ns (38.036%)  route 0.463ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.160    -0.146 r  mem_buffer_reg[26]/Q
                         net (fo=1, routed)           0.463     0.317    mem_buffer[26]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.441 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    uart_buffer[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.283ns (41.520%)  route 0.399ns (58.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.160    -0.146 r  mem_buffer_reg[29]/Q
                         net (fo=1, routed)           0.399     0.253    mem_buffer[29]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.123     0.376 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    uart_buffer[5]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.283ns (43.606%)  route 0.366ns (56.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.160    -0.144 r  mem_buffer_reg[28]/Q
                         net (fo=1, routed)           0.366     0.222    mem_buffer[28]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.123     0.345 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.345    uart_buffer[4]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.231ns (36.181%)  route 0.407ns (63.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.175    -0.131 r  mem_buffer_reg[15]/Q
                         net (fo=1, routed)           0.407     0.277    mem_buffer[15]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.056     0.333 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.333    uart_buffer[7]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.284ns (46.576%)  route 0.326ns (53.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.160    -0.144 r  mem_buffer_reg[27]/Q
                         net (fo=1, routed)           0.326     0.182    mem_buffer[27]
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     0.306 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    uart_buffer[3]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.587ns  (logic 0.388ns (66.148%)  route 0.199ns (33.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[17]/Q
                         net (fo=1, routed)           0.199    -1.359    mem_buffer[17]
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.084    -1.275 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.275    uart_buffer[1]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.597ns  (logic 0.388ns (64.968%)  route 0.209ns (35.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[24]/Q
                         net (fo=1, routed)           0.209    -1.349    mem_buffer[24]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.084    -1.265 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.265    uart_buffer[0]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.388ns (58.472%)  route 0.276ns (41.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.597    -1.861    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.304    -1.557 r  mem_buffer_reg[13]/Q
                         net (fo=1, routed)           0.276    -1.281    mem_buffer[13]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.084    -1.197 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.197    uart_buffer[5]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.670ns  (logic 0.388ns (57.950%)  route 0.282ns (42.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[23]/Q
                         net (fo=1, routed)           0.282    -1.276    mem_buffer[23]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.084    -1.192 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.192    uart_buffer[7]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.713ns  (logic 0.388ns (54.382%)  route 0.325ns (45.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[12]/Q
                         net (fo=1, routed)           0.325    -1.232    mem_buffer[12]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.084    -1.148 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.148    uart_buffer[4]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.388ns (46.730%)  route 0.442ns (53.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[2]/Q
                         net (fo=1, routed)           0.442    -1.116    mem_buffer[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.084    -1.032 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.032    uart_buffer[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.831ns  (logic 0.388ns (46.710%)  route 0.443ns (53.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.598    -1.860    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.304    -1.556 r  mem_buffer_reg[11]/Q
                         net (fo=1, routed)           0.443    -1.113    mem_buffer[11]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.084    -1.029 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.029    uart_buffer[3]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.836ns  (logic 0.388ns (46.436%)  route 0.448ns (53.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.304    -1.558 r  mem_buffer_reg[14]/Q
                         net (fo=1, routed)           0.448    -1.110    mem_buffer[14]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.084    -1.026 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.026    uart_buffer[6]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay          1041 Endpoints
Min Delay          1041 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.149ns  (logic 7.369ns (60.655%)  route 4.780ns (39.345%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.942 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.942    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    12.149 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[0]
                         net (fo=1, routed)           0.000    12.149    u_tdc/u_FineDelay/outTaps[236]
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.133ns  (logic 7.353ns (60.603%)  route 4.780ns (39.397%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.942 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.942    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.133 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[2]
                         net (fo=1, routed)           0.000    12.133    u_tdc/u_FineDelay/outTaps[238]
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.073ns  (logic 7.293ns (60.408%)  route 4.780ns (39.592%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.942 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.942    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.073 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[1]
                         net (fo=1, routed)           0.000    12.073    u_tdc/u_FineDelay/outTaps[237]
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.049ns  (logic 7.269ns (60.329%)  route 4.780ns (39.671%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    12.049 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[0]
                         net (fo=1, routed)           0.000    12.049    u_tdc/u_FineDelay/outTaps[232]
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.042ns  (logic 7.262ns (60.306%)  route 4.780ns (39.694%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.942 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.942    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.042 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=1, routed)           0.000    12.042    u_tdc/u_FineDelay/outTaps[239]
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y116        FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.033ns  (logic 7.253ns (60.276%)  route 4.780ns (39.724%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.033 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[2]
                         net (fo=1, routed)           0.000    12.033    u_tdc/u_FineDelay/outTaps[234]
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.973ns  (logic 7.193ns (60.077%)  route 4.780ns (39.923%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.973 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[1]
                         net (fo=1, routed)           0.000    11.973    u_tdc/u_FineDelay/outTaps[233]
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[228].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.949ns  (logic 7.169ns (59.997%)  route 4.780ns (40.003%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.949 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[0]
                         net (fo=1, routed)           0.000    11.949    u_tdc/u_FineDelay/outTaps[228]
    SLICE_X10Y114        FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.386    -2.072    u_tdc/u_FineDelay/clk
    SLICE_X10Y114        FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.942ns  (logic 7.162ns (59.973%)  route 4.780ns (40.027%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.842 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.842    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.942 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.942    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.385    -2.073    u_tdc/u_FineDelay/clk
    SLICE_X10Y115        FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[230].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.933ns  (logic 7.153ns (59.943%)  route 4.780ns (40.057%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.771     5.638    u_tdc/u_FineDelay/iHit
    SLICE_X10Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     6.133 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.233 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.233    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.333 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.333    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.433 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.433    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.533 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.533    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.633 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.633    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.733 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.733    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.833 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.833    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.933 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.933    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.033 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.033    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.133 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.133    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.233 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.233    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.333 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.333    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.433 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.433    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.533    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.633    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.733    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.833 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.008     7.841    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.241    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.001    10.342    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.442 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.442    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.542 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.542    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.642 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.642    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.742 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.742    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.842 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.842    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.942 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.942    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.042 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.042    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.142 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.142    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.242 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.242    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.342    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.442 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.442    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.542 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.542    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.642 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.642    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.742 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.742    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.933 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[2]
                         net (fo=1, routed)           0.000    11.933    u_tdc/u_FineDelay/outTaps[230]
    SLICE_X10Y114        FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.386    -2.072    u_tdc/u_FineDelay/clk
    SLICE_X10Y114        FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.355%)  route 0.182ns (52.645%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.182     0.346    u_tdc/u_merge/storeStop
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.355%)  route 0.182ns (52.645%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.182     0.346    u_tdc/u_merge/storeStop
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.355%)  route 0.182ns (52.645%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.182     0.346    u_tdc/u_merge/storeStop
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.269ns (44.422%)  route 0.337ns (55.578%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.269 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.337     0.606    mem_readerr
    SLICE_X3Y88          FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.998    -0.305    clk
    SLICE_X3Y88          FDRE                                         r  ledRE_reg/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.120%)  route 0.442ns (67.880%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.263     0.427    u_tdc/u_merge/storeStop
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.472 r  u_tdc/u_merge/counter[2]_i_1/O
                         net (fo=3, routed)           0.178     0.651    u_tdc/u_merge/counter[2]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.120%)  route 0.442ns (67.880%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.263     0.427    u_tdc/u_merge/storeStop
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.472 r  u_tdc/u_merge/counter[2]_i_1/O
                         net (fo=3, routed)           0.178     0.651    u_tdc/u_merge/counter[2]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.120%)  route 0.442ns (67.880%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.263     0.427    u_tdc/u_merge/storeStop
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.472 r  u_tdc/u_merge/counter[2]_i_1/O
                         net (fo=3, routed)           0.178     0.651    u_tdc/u_merge/counter[2]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.001    -0.302    u_tdc/u_merge/clk
    SLICE_X0Y97          FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.315%)  route 0.521ns (78.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.521     0.662    u_memory/u_FIFO36E1_1
    RAMB36_X0Y17         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         1.003    -0.299    u_memory/clk_out2_0
    RAMB36_X0Y17         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.212ns (31.428%)  route 0.463ns (68.572%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.406     0.570    u_tdc/u_merge/storeStop
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.048     0.618 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.057     0.675    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.986    -0.317    u_tdc/u_merge/clk
    SLICE_X6Y78          FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.212ns (31.428%)  route 0.463ns (68.572%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.406     0.570    u_tdc/u_merge/storeStop
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.048     0.618 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.057     0.675    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X6Y78          FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=813, routed)         0.986    -0.317    u_tdc/u_merge/clk
    SLICE_X6Y78          FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.038ns (19.357%)  route 4.323ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567     5.361    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.038ns (19.357%)  route 4.323ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567     5.361    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.038ns (19.357%)  route 4.323ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567     5.361    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.038ns (19.357%)  route 4.323ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567     5.361    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.038ns (19.357%)  route 4.323ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( -1.236 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.567     5.361    u_tdc/u_Coarse_1/iRst
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.597    -1.236    u_tdc/u_Coarse_1/clk
    SLICE_X4Y98          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.038ns (19.739%)  route 4.219ns (80.261%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463     5.257    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.038ns (19.739%)  route 4.219ns (80.261%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463     5.257    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.038ns (19.739%)  route 4.219ns (80.261%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.463     5.257    u_tdc/u_Coarse_1/iRst
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.867ns (16.501%)  route 4.388ns (83.499%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.388     5.255    u_tdc/u_Coarse_1/iCE
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.867ns (16.501%)  route 4.388ns (83.499%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -1.235 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.388     5.255    u_tdc/u_Coarse_1/iCE
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.598    -1.235    u_tdc/u_Coarse_1/clk
    SLICE_X2Y96          FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.088%)  route 2.036ns (90.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.177     2.239    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.088%)  route 2.036ns (90.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.323 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.177     2.239    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X1Y97          FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.001     0.323    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X1Y97          FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.204ns (8.978%)  route 2.063ns (91.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.251 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.204     2.267    u_tdc/u_Coarse_1/iRst
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.929     0.251    u_tdc/u_Coarse_1/clk
    SLICE_X5Y100         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 0.867ns (16.166%)  route 4.497ns (83.834%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.497     5.364    u_tdc/u_Coarse_2/iCE
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 0.867ns (16.166%)  route 4.497ns (83.834%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.497     5.364    u_tdc/u_Coarse_2/iCE
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 0.867ns (16.166%)  route 4.497ns (83.834%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.497     5.364    u_tdc/u_Coarse_2/iCE
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 0.867ns (16.166%)  route 4.497ns (83.834%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.497     5.364    u_tdc/u_Coarse_2/iCE
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.038ns (19.648%)  route 4.244ns (80.352%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488     5.282    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.038ns (19.648%)  route 4.244ns (80.352%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488     5.282    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.038ns (19.648%)  route 4.244ns (80.352%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488     5.282    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.038ns (19.648%)  route 4.244ns (80.352%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           3.756     4.689    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.105     4.794 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.488     5.282    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.867ns (16.477%)  route 4.396ns (83.523%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.396     5.263    u_tdc/u_Coarse_2/iCE
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.867ns (16.477%)  route 4.396ns (83.523%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( -0.766 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.396     5.263    u_tdc/u_Coarse_2/iCE
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.598    -0.766    u_tdc/u_Coarse_2/clk
    SLICE_X0Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.963%)  route 2.067ns (91.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.720 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.929     0.720    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.963%)  route 2.067ns (91.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.720 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.929     0.720    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.963%)  route 2.067ns (91.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.720 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.929     0.720    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.963%)  route 2.067ns (91.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns = ( 0.720 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.929     0.720    u_tdc/u_Coarse_2/clk
    SLICE_X4Y100         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.961%)  route 2.068ns (91.039%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.961%)  route 2.068ns (91.039%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.204ns (8.961%)  route 2.068ns (91.039%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 0.792 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.208     2.271    u_tdc/u_Coarse_2/iRst
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.001     0.792    u_tdc/u_Coarse_2/clk
    SLICE_X3Y98          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.204ns (8.801%)  route 2.109ns (91.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.250     2.313    u_tdc/u_Coarse_2/iRst
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X1Y95          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.314ns  (logic 0.204ns (8.794%)  route 2.111ns (91.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     2.314    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.314ns  (logic 0.204ns (8.794%)  route 2.111ns (91.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 0.791 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.859     2.018    u_tdc/iRst
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.252     2.314    u_tdc/u_Coarse_2/iRst
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.000     0.791    u_tdc/u_Coarse_2/clk
    SLICE_X0Y94          FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 0.734ns (36.102%)  route 1.299ns (63.898%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[12])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[12]
                         net (fo=1, routed)           1.299     2.033    mem_output[12]
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[12]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.824ns  (logic 0.734ns (40.249%)  route 1.090ns (59.751%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[13]
                         net (fo=1, routed)           1.090     1.824    mem_output[13]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.597    -1.861    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[13]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.734ns (40.489%)  route 1.079ns (59.511%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[10])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[10]
                         net (fo=1, routed)           1.079     1.813    mem_output[10]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.597    -1.861    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[10]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.742ns  (logic 0.734ns (42.136%)  route 1.008ns (57.864%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[22])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[22]
                         net (fo=1, routed)           1.008     1.742    mem_output[22]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[22]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.741ns  (logic 0.734ns (42.159%)  route 1.007ns (57.841%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[17])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[17]
                         net (fo=1, routed)           1.007     1.741    mem_output[17]
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[17]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 0.734ns (42.567%)  route 0.990ns (57.433%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[3]
                         net (fo=1, routed)           0.990     1.724    mem_output[3]
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.598    -1.860    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[3]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.734ns (43.515%)  route 0.953ns (56.485%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[18])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[18]
                         net (fo=1, routed)           0.953     1.687    mem_output[18]
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[18]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.681ns  (logic 0.734ns (43.665%)  route 0.947ns (56.335%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[20])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[20]
                         net (fo=1, routed)           0.947     1.681    mem_output[20]
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.598    -1.860    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[20]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 0.734ns (43.747%)  route 0.944ns (56.253%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[5]
                         net (fo=1, routed)           0.944     1.678    mem_output[5]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.596    -1.862    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[5]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.652ns  (logic 0.734ns (44.438%)  route 0.918ns (55.562%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[1]
                         net (fo=1, routed)           0.918     1.652    mem_output[1]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.597    -1.861    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.419%)  route 0.314ns (60.581%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[31])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[31]
                         net (fo=1, routed)           0.314     0.518    mem_output[31]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[31]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.204ns (37.519%)  route 0.340ns (62.481%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[25])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[25]
                         net (fo=1, routed)           0.340     0.544    mem_output[25]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.986%)  route 0.363ns (64.014%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           0.363     0.567    mem_output[19]
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.999    -0.304    clkWizard
    SLICE_X3Y92          FDRE                                         r  mem_buffer_reg[19]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.265%)  route 0.374ns (64.735%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[23])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[23]
                         net (fo=1, routed)           0.374     0.578    mem_output[23]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[23]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.204ns (34.126%)  route 0.394ns (65.874%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[9])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[9]
                         net (fo=1, routed)           0.394     0.598    mem_output[9]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[9]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.204ns (33.953%)  route 0.397ns (66.047%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[16])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[16]
                         net (fo=1, routed)           0.397     0.601    mem_output[16]
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y91          FDRE                                         r  mem_buffer_reg[16]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.204ns (33.639%)  route 0.402ns (66.361%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[29])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[29]
                         net (fo=1, routed)           0.402     0.606    mem_output[29]
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y91          FDRE                                         r  mem_buffer_reg[29]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.130%)  route 0.412ns (66.870%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[6]
                         net (fo=1, routed)           0.412     0.616    mem_output[6]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[6]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.204ns (32.982%)  route 0.415ns (67.018%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[4])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[4]
                         net (fo=1, routed)           0.415     0.619    mem_output[4]
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X4Y90          FDRE                                         r  mem_buffer_reg[4]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.204ns (32.964%)  route 0.415ns (67.036%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y17         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[26])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[26]
                         net (fo=1, routed)           0.415     0.619    mem_output[26]
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.997    -0.306    clkWizard
    SLICE_X5Y92          FDRE                                         r  mem_buffer_reg[26]/C





