INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/src/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ipshared/6ff4/src/hdmi_text_controller_v1_0.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/ip/design_1_hdmi_text_controller_0_2/sim/design_1_hdmi_text_controller_0_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_hdmi_text_controller_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_7ANRHB
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/ip_repo/hdmi_text_controller_1_0/src/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.1/Lab7.1/Lab7.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
