# 0 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref-gadget0.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref-gadget0.dts"







/dts-v1/;
# 1 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref.dts" 1







/dts-v1/;
# 1 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/uniphier-gpio.h" 1
# 10 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 12 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 2

/ {
 compatible = "socionext,uniphier-pxs3";
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&gic>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0 0x000>;
   clocks = <&sys_clk 33>;
   enable-method = "psci";
   next-level-cache = <&l2>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0 0x001>;
   clocks = <&sys_clk 33>;
   enable-method = "psci";
   next-level-cache = <&l2>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0 0x002>;
   clocks = <&sys_clk 33>;
   enable-method = "psci";
   next-level-cache = <&l2>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0 0x003>;
   clocks = <&sys_clk 33>;
   enable-method = "psci";
   next-level-cache = <&l2>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
  };

  l2: l2-cache {
   compatible = "cache";
  };
 };

 cluster0_opp: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-250000000 {
   opp-hz = /bits/ 64 <250000000>;
   clock-latency-ns = <300>;
  };
  opp-325000000 {
   opp-hz = /bits/ 64 <325000000>;
   clock-latency-ns = <300>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   clock-latency-ns = <300>;
  };
  opp-650000000 {
   opp-hz = /bits/ 64 <650000000>;
   clock-latency-ns = <300>;
  };
  opp-666667000 {
   opp-hz = /bits/ 64 <666667000>;
   clock-latency-ns = <300>;
  };
  opp-866667000 {
   opp-hz = /bits/ 64 <866667000>;
   clock-latency-ns = <300>;
  };
  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   clock-latency-ns = <300>;
  };
  opp-1300000000 {
   opp-hz = /bits/ 64 <1300000000>;
   clock-latency-ns = <300>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 clocks {
  refclk: ref {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };
 };

 emmc_pwrseq: emmc-pwrseq {
  compatible = "mmc-pwrseq-emmc";
  reset-gpios = <&gpio ((8) * (5) + (7)) 1>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&pvtctl>;

   trips {
    cpu_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
    cpu_alert: cpu-alert {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure-memory@81000000 {
   reg = <0x0 0x81000000 0x0 0x01000000>;
   no-map;
  };
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  spi0: spi@54006000 {
   compatible = "socionext,uniphier-scssi";
   status = "disabled";
   reg = <0x54006000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 39 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_spi0>;
   clocks = <&peri_clk 11>;
   resets = <&peri_rst 11>;
  };

  spi1: spi@54006100 {
   compatible = "socionext,uniphier-scssi";
   status = "disabled";
   reg = <0x54006100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 216 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_spi1>;
   clocks = <&peri_clk 12>;
   resets = <&peri_rst 12>;
  };

  serial0: serial@54006800 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006800 0x40>;
   interrupts = <0 33 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart0>;
   clocks = <&peri_clk 0>;
   resets = <&peri_rst 0>;
  };

  serial1: serial@54006900 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006900 0x40>;
   interrupts = <0 35 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart1>;
   clocks = <&peri_clk 1>;
   resets = <&peri_rst 1>;
  };

  serial2: serial@54006a00 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006a00 0x40>;
   interrupts = <0 37 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart2>;
   clocks = <&peri_clk 2>;
   resets = <&peri_rst 2>;
  };

  serial3: serial@54006b00 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006b00 0x40>;
   interrupts = <0 177 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart3>;
   clocks = <&peri_clk 3>;
   resets = <&peri_rst 3>;
  };

  gpio: gpio@55000000 {
   compatible = "socionext,uniphier-gpio";
   reg = <0x55000000 0x200>;
   interrupt-parent = <&aidet>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 0 0>,
          <&pinctrl 104 0 0>,
          <&pinctrl 168 0 0>;
   gpio-ranges-group-names = "gpio_range0",
        "gpio_range1",
        "gpio_range2";
   ngpios = <286>;
   socionext,interrupt-ranges = <0 48 16>, <16 154 5>,
           <21 217 3>;
  };

  i2c0: i2c@58780000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58780000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 41 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c0>;
   clocks = <&peri_clk 4>;
   resets = <&peri_rst 4>;
   clock-frequency = <100000>;
  };

  i2c1: i2c@58781000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58781000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 42 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c1>;
   clocks = <&peri_clk 5>;
   resets = <&peri_rst 5>;
   clock-frequency = <100000>;
  };

  i2c2: i2c@58782000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58782000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 43 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c2>;
   clocks = <&peri_clk 6>;
   resets = <&peri_rst 6>;
   clock-frequency = <100000>;
  };

  i2c3: i2c@58783000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58783000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 44 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c3>;
   clocks = <&peri_clk 7>;
   resets = <&peri_rst 7>;
   clock-frequency = <100000>;
  };


  i2c6: i2c@58786000 {
   compatible = "socionext,uniphier-fi2c";
   reg = <0x58786000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 26 4>;
   clocks = <&peri_clk 10>;
   resets = <&peri_rst 10>;
   clock-frequency = <400000>;
  };

  system_bus: system-bus@58c00000 {
   compatible = "socionext,uniphier-system-bus";
   status = "disabled";
   reg = <0x58c00000 0x400>;
   #address-cells = <2>;
   #size-cells = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_system_bus>;
  };

  smpctrl@59801000 {
   compatible = "socionext,uniphier-smpctrl";
   reg = <0x59801000 0x400>;
  };

  sdctrl: syscon@59810000 {
   compatible = "socionext,uniphier-pxs3-sdctrl",
         "simple-mfd", "syscon";
   reg = <0x59810000 0x400>;

   sd_clk: clock-controller {
    compatible = "socionext,uniphier-pxs3-sd-clock";
    #clock-cells = <1>;
   };

   sd_rst: reset-controller {
    compatible = "socionext,uniphier-pxs3-sd-reset";
    #reset-cells = <1>;
   };
  };

  syscon@59820000 {
   compatible = "socionext,uniphier-pxs3-perictrl",
         "simple-mfd", "syscon";
   reg = <0x59820000 0x200>;

   peri_clk: clock-controller {
    compatible = "socionext,uniphier-pxs3-peri-clock";
    #clock-cells = <1>;
   };

   peri_rst: reset-controller {
    compatible = "socionext,uniphier-pxs3-peri-reset";
    #reset-cells = <1>;
   };
  };

  emmc: mmc@5a000000 {
   compatible = "socionext,uniphier-sd4hc", "cdns,sd4hc";
   reg = <0x5a000000 0x400>;
   interrupts = <0 78 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_emmc>;
   clocks = <&sys_clk 4>;
   resets = <&sys_rst 4>;
   bus-width = <8>;
   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-pwrseq = <&emmc_pwrseq>;
   cdns,phy-input-delay-legacy = <9>;
   cdns,phy-input-delay-mmc-highspeed = <2>;
   cdns,phy-input-delay-mmc-ddr = <3>;
   cdns,phy-dll-delay-sdclk = <21>;
   cdns,phy-dll-delay-sdclk-hsmmc = <21>;
  };

  sd: mmc@5a400000 {
   compatible = "socionext,uniphier-sd-v3.1.1";
   status = "disabled";
   reg = <0x5a400000 0x800>;
   interrupts = <0 76 4>;
   pinctrl-names = "default", "uhs";
   pinctrl-0 = <&pinctrl_sd>;
   pinctrl-1 = <&pinctrl_sd_uhs>;
   clocks = <&sd_clk 0>;
   reset-names = "host";
   resets = <&sd_rst 0>;
   bus-width = <4>;
   cap-sd-highspeed;
   sd-uhs-sdr12;
   sd-uhs-sdr25;
   sd-uhs-sdr50;
   socionext,syscon-uhs-mode = <&sdctrl 0>;
  };

  soc_glue: syscon@5f800000 {
   compatible = "socionext,uniphier-pxs3-soc-glue",
         "simple-mfd", "syscon";
   reg = <0x5f800000 0x2000>;

   pinctrl: pinctrl {
    compatible = "socionext,uniphier-pxs3-pinctrl";
   };
  };

  syscon@5f900000 {
   compatible = "socionext,uniphier-pxs3-soc-glue-debug",
         "simple-mfd", "syscon";
   reg = <0x5f900000 0x2000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x5f900000 0x2000>;

   efuse@100 {
    compatible = "socionext,uniphier-efuse";
    reg = <0x100 0x28>;
   };

   efuse@200 {
    compatible = "socionext,uniphier-efuse";
    reg = <0x200 0x68>;
    #address-cells = <1>;
    #size-cells = <1>;


    usb_rterm0: trim@54,4 {
     reg = <0x54 1>;
     bits = <4 2>;
    };
    usb_rterm1: trim@55,4 {
     reg = <0x55 1>;
     bits = <4 2>;
    };
    usb_rterm2: trim@58,4 {
     reg = <0x58 1>;
     bits = <4 2>;
    };
    usb_rterm3: trim@59,4 {
     reg = <0x59 1>;
     bits = <4 2>;
    };
    usb_sel_t0: trim@54,0 {
     reg = <0x54 1>;
     bits = <0 4>;
    };
    usb_sel_t1: trim@55,0 {
     reg = <0x55 1>;
     bits = <0 4>;
    };
    usb_sel_t2: trim@58,0 {
     reg = <0x58 1>;
     bits = <0 4>;
    };
    usb_sel_t3: trim@59,0 {
     reg = <0x59 1>;
     bits = <0 4>;
    };
    usb_hs_i0: trim@56,0 {
     reg = <0x56 1>;
     bits = <0 4>;
    };
    usb_hs_i2: trim@5a,0 {
     reg = <0x5a 1>;
     bits = <0 4>;
    };
   };
  };

  xdmac: dma-controller@5fc10000 {
   compatible = "socionext,uniphier-xdmac";
   reg = <0x5fc10000 0x5300>;
   interrupts = <0 188 4>;
   dma-channels = <16>;
   #dma-cells = <2>;
  };

  aidet: interrupt-controller@5fc20000 {
   compatible = "socionext,uniphier-pxs3-aidet";
   reg = <0x5fc20000 0x200>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gic: interrupt-controller@5fe00000 {
   compatible = "arm,gic-v3";
   reg = <0x5fe00000 0x10000>,
         <0x5fe80000 0x80000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 4>;
  };

  syscon@61840000 {
   compatible = "socionext,uniphier-pxs3-sysctrl",
         "simple-mfd", "syscon";
   reg = <0x61840000 0x10000>;

   sys_clk: clock-controller {
    compatible = "socionext,uniphier-pxs3-clock";
    #clock-cells = <1>;
   };

   sys_rst: reset-controller {
    compatible = "socionext,uniphier-pxs3-reset";
    #reset-cells = <1>;
   };

   watchdog {
    compatible = "socionext,uniphier-wdt";
   };

   pvtctl: thermal-sensor {
    compatible = "socionext,uniphier-pxs3-thermal";
    interrupts = <0 3 4>;
    #thermal-sensor-cells = <0>;
    socionext,tmod-calibration = <0x0f22 0x68ee>;
   };
  };

  eth0: ethernet@65000000 {
   compatible = "socionext,uniphier-pxs3-ave4";
   status = "disabled";
   reg = <0x65000000 0x8500>;
   interrupts = <0 66 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_ether_rgmii>;
   clock-names = "ether";
   clocks = <&sys_clk 6>;
   reset-names = "ether";
   resets = <&sys_rst 6>;
   phy-mode = "rgmii-id";
   local-mac-address = [00 00 00 00 00 00];
   socionext,syscon-phy-mode = <&soc_glue 0>;

   mdio0: mdio {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  eth1: ethernet@65200000 {
   compatible = "socionext,uniphier-pxs3-ave4";
   status = "disabled";
   reg = <0x65200000 0x8500>;
   interrupts = <0 67 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_ether1_rgmii>;
   clock-names = "ether";
   clocks = <&sys_clk 7>;
   reset-names = "ether";
   resets = <&sys_rst 7>;
   phy-mode = "rgmii-id";
   local-mac-address = [00 00 00 00 00 00];
   socionext,syscon-phy-mode = <&soc_glue 1>;

   mdio1: mdio {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  ahci0: sata@65600000 {
   compatible = "socionext,uniphier-pxs3-ahci",
         "generic-ahci";
   status = "disabled";
   reg = <0x65600000 0x10000>;
   interrupts = <0 142 4>;
   clocks = <&sys_clk 28>;
   resets = <&sys_rst 28>, <&ahci0_rst 0>;
   ports-implemented = <1>;
   phys = <&ahci0_phy>;
  };

  sata-controller@65700000 {
   compatible = "socionext,uniphier-pxs3-ahci-glue",
         "simple-mfd";
   reg = <0x65700000 0x100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65700000 0x100>;

   ahci0_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pxs3-ahci-reset";
    reg = <0x0 0x4>;
    clock-names = "link";
    clocks = <&sys_clk 28>;
    reset-names = "link";
    resets = <&sys_rst 28>;
    #reset-cells = <1>;
   };

   ahci0_phy: sata-phy@10 {
    compatible = "socionext,uniphier-pxs3-ahci-phy";
    reg = <0x10 0x10>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 28>, <&sys_clk 30>;
    reset-names = "link", "phy";
    resets = <&sys_rst 28>, <&sys_rst 30>;
    #phy-cells = <0>;
   };
  };

  ahci1: sata@65800000 {
   compatible = "socionext,uniphier-pxs3-ahci",
         "generic-ahci";
   status = "disabled";
   reg = <0x65800000 0x10000>;
   interrupts = <0 143 4>;
   clocks = <&sys_clk 29>;
   resets = <&sys_rst 29>, <&ahci1_rst 0>;
   ports-implemented = <1>;
   phys = <&ahci1_phy>;
  };

  sata-controller@65900000 {
   compatible = "socionext,uniphier-pxs3-ahci-glue",
         "simple-mfd";
   reg = <0x65900000 0x100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65900000 0x100>;

   ahci1_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pxs3-ahci-reset";
    reg = <0x0 0x4>;
    clock-names = "link";
    clocks = <&sys_clk 29>;
    reset-names = "link";
    resets = <&sys_rst 29>;
    #reset-cells = <1>;
   };

   ahci1_phy: sata-phy@10 {
    compatible = "socionext,uniphier-pxs3-ahci-phy";
    reg = <0x10 0x10>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 29>, <&sys_clk 30>;
    reset-names = "link", "phy";
    resets = <&sys_rst 29>, <&sys_rst 30>;
    #phy-cells = <0>;
   };
  };

  usb0: usb@65a00000 {
   compatible = "socionext,uniphier-dwc3", "snps,dwc3";
   status = "disabled";
   reg = <0x65a00000 0xcd00>;
   interrupt-names = "dwc_usb3";
   interrupts = <0 134 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb0>, <&pinctrl_usb2>;
   clock-names = "ref", "bus_early", "suspend";
   clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
   resets = <&usb0_rst 15>;
   phys = <&usb0_hsphy0>, <&usb0_hsphy1>,
          <&usb0_ssphy0>, <&usb0_ssphy1>;
   dr_mode = "host";
  };

  usb-controller@65b00000 {
   compatible = "socionext,uniphier-pxs3-dwc3-glue",
         "simple-mfd";
   reg = <0x65b00000 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65b00000 0x400>;

   usb0_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pxs3-usb3-reset";
    reg = <0x0 0x4>;
    #reset-cells = <1>;
    clock-names = "link";
    clocks = <&sys_clk 12>;
    reset-names = "link";
    resets = <&sys_rst 12>;
   };

   usb0_vbus0: regulator@100 {
    compatible = "socionext,uniphier-pxs3-usb3-regulator";
    reg = <0x100 0x10>;
    clock-names = "link";
    clocks = <&sys_clk 12>;
    reset-names = "link";
    resets = <&sys_rst 12>;
   };

   usb0_vbus1: regulator@110 {
    compatible = "socionext,uniphier-pxs3-usb3-regulator";
    reg = <0x110 0x10>;
    clock-names = "link";
    clocks = <&sys_clk 12>;
    reset-names = "link";
    resets = <&sys_rst 12>;
   };

   usb0_hsphy0: phy@200 {
    compatible = "socionext,uniphier-pxs3-usb3-hsphy";
    reg = <0x200 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 12>, <&sys_clk 16>;
    reset-names = "link", "phy";
    resets = <&sys_rst 12>, <&sys_rst 16>;
    vbus-supply = <&usb0_vbus0>;
    nvmem-cell-names = "rterm", "sel_t", "hs_i";
    nvmem-cells = <&usb_rterm0>, <&usb_sel_t0>,
           <&usb_hs_i0>;
   };

   usb0_hsphy1: phy@210 {
    compatible = "socionext,uniphier-pxs3-usb3-hsphy";
    reg = <0x210 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 12>, <&sys_clk 16>;
    reset-names = "link", "phy";
    resets = <&sys_rst 12>, <&sys_rst 16>;
    vbus-supply = <&usb0_vbus1>;
    nvmem-cell-names = "rterm", "sel_t", "hs_i";
    nvmem-cells = <&usb_rterm1>, <&usb_sel_t1>,
           <&usb_hs_i0>;
   };

   usb0_ssphy0: phy@300 {
    compatible = "socionext,uniphier-pxs3-usb3-ssphy";
    reg = <0x300 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 12>, <&sys_clk 17>;
    reset-names = "link", "phy";
    resets = <&sys_rst 12>, <&sys_rst 17>;
    vbus-supply = <&usb0_vbus0>;
   };

   usb0_ssphy1: phy@310 {
    compatible = "socionext,uniphier-pxs3-usb3-ssphy";
    reg = <0x310 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy";
    clocks = <&sys_clk 12>, <&sys_clk 18>;
    reset-names = "link", "phy";
    resets = <&sys_rst 12>, <&sys_rst 18>;
    vbus-supply = <&usb0_vbus1>;
   };
  };

  usb1: usb@65c00000 {
   compatible = "socionext,uniphier-dwc3", "snps,dwc3";
   status = "disabled";
   reg = <0x65c00000 0xcd00>;
   interrupt-names = "dwc_usb3";
   interrupts = <0 137 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_usb3>;
   clock-names = "ref", "bus_early", "suspend";
   clocks = <&sys_clk 13>, <&sys_clk 13>, <&sys_clk 13>;
   resets = <&usb1_rst 15>;
   phys = <&usb1_hsphy0>, <&usb1_hsphy1>,
          <&usb1_ssphy0>;
   dr_mode = "host";
  };

  usb-controller@65d00000 {
   compatible = "socionext,uniphier-pxs3-dwc3-glue",
         "simple-mfd";
   reg = <0x65d00000 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65d00000 0x400>;

   usb1_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pxs3-usb3-reset";
    reg = <0x0 0x4>;
    #reset-cells = <1>;
    clock-names = "link";
    clocks = <&sys_clk 13>;
    reset-names = "link";
    resets = <&sys_rst 13>;
   };

   usb1_vbus0: regulator@100 {
    compatible = "socionext,uniphier-pxs3-usb3-regulator";
    reg = <0x100 0x10>;
    clock-names = "link";
    clocks = <&sys_clk 13>;
    reset-names = "link";
    resets = <&sys_rst 13>;
   };

   usb1_vbus1: regulator@110 {
    compatible = "socionext,uniphier-pxs3-usb3-regulator";
    reg = <0x110 0x10>;
    clock-names = "link";
    clocks = <&sys_clk 13>;
    reset-names = "link";
    resets = <&sys_rst 13>;
   };

   usb1_hsphy0: phy@200 {
    compatible = "socionext,uniphier-pxs3-usb3-hsphy";
    reg = <0x200 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy", "phy-ext";
    clocks = <&sys_clk 13>, <&sys_clk 20>,
      <&sys_clk 14>;
    reset-names = "link", "phy";
    resets = <&sys_rst 13>, <&sys_rst 20>;
    vbus-supply = <&usb1_vbus0>;
    nvmem-cell-names = "rterm", "sel_t", "hs_i";
    nvmem-cells = <&usb_rterm2>, <&usb_sel_t2>,
           <&usb_hs_i2>;
   };

   usb1_hsphy1: phy@210 {
    compatible = "socionext,uniphier-pxs3-usb3-hsphy";
    reg = <0x210 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy", "phy-ext";
    clocks = <&sys_clk 13>, <&sys_clk 20>,
      <&sys_clk 14>;
    reset-names = "link", "phy";
    resets = <&sys_rst 13>, <&sys_rst 20>;
    vbus-supply = <&usb1_vbus1>;
    nvmem-cell-names = "rterm", "sel_t", "hs_i";
    nvmem-cells = <&usb_rterm3>, <&usb_sel_t3>,
           <&usb_hs_i2>;
   };

   usb1_ssphy0: phy@300 {
    compatible = "socionext,uniphier-pxs3-usb3-ssphy";
    reg = <0x300 0x10>;
    #phy-cells = <0>;
    clock-names = "link", "phy", "phy-ext";
    clocks = <&sys_clk 13>, <&sys_clk 21>,
      <&sys_clk 14>;
    reset-names = "link", "phy";
    resets = <&sys_rst 13>, <&sys_rst 21>;
    vbus-supply = <&usb1_vbus0>;
   };
  };

  pcie: pcie@66000000 {
   compatible = "socionext,uniphier-pcie";
   status = "disabled";
   reg-names = "dbi", "link", "config";
   reg = <0x66000000 0x1000>, <0x66010000 0x10000>,
         <0x2fff0000 0x10000>;
   #address-cells = <3>;
   #size-cells = <2>;
   clocks = <&sys_clk 24>;
   resets = <&sys_rst 24>;
   num-lanes = <1>;
   num-viewport = <1>;
   bus-range = <0x0 0xff>;
   device_type = "pci";
   ranges =

    <0x81000000 0 0x00000000 0x2ffe0000 0 0x00010000>,

    <0x82000000 0 0x20000000 0x20000000 0 0x0ffe0000>;
   #interrupt-cells = <1>;
   interrupt-names = "dma", "msi";
   interrupts = <0 224 4>,
         <0 225 4>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0 0 0 1 &pcie_intc 0>,
     <0 0 0 2 &pcie_intc 1>,
     <0 0 0 3 &pcie_intc 2>,
     <0 0 0 4 &pcie_intc 3>;
   phy-names = "pcie-phy";
   phys = <&pcie_phy>;

   pcie_intc: legacy-interrupt-controller {
    interrupt-controller;
    #interrupt-cells = <1>;
    interrupt-parent = <&gic>;
    interrupts = <0 226 4>;
   };
  };

  pcie_phy: phy@66038000 {
   compatible = "socionext,uniphier-pxs3-pcie-phy";
   reg = <0x66038000 0x4000>;
   #phy-cells = <0>;
   clock-names = "link";
   clocks = <&sys_clk 24>;
   reset-names = "link";
   resets = <&sys_rst 24>;
   socionext,syscon = <&soc_glue>;
  };

  nand: nand-controller@68000000 {
   compatible = "socionext,uniphier-denali-nand-v5b";
   status = "disabled";
   reg-names = "nand_data", "denali_reg";
   reg = <0x68000000 0x20>, <0x68100000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 65 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_nand>;
   clock-names = "nand", "nand_x", "ecc";
   clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
   reset-names = "nand", "reg";
   resets = <&sys_rst 2>, <&sys_rst 2>;
  };
 };
};

# 1 "arch/arm64/boot/dts/socionext/uniphier-pinctrl.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/arm/uniphier-pinctrl.dtsi" 1







&pinctrl {
 pinctrl_aout: aout {
  groups = "aout";
  function = "aout";
 };

 pinctrl_ain1: ain1 {
  groups = "ain1";
  function = "ain1";
 };

 pinctrl_ain2: ain2 {
  groups = "ain2";
  function = "ain2";
 };

 pinctrl_ainiec1: ainiec1 {
  groups = "ainiec1";
  function = "ainiec1";
 };

 pinctrl_aout1: aout1 {
  groups = "aout1";
  function = "aout1";
 };

 pinctrl_aout2: aout2 {
  groups = "aout2";
  function = "aout2";
 };

 pinctrl_aout3: aout3 {
  groups = "aout3";
  function = "aout3";
 };

 pinctrl_aoutiec1: aoutiec1 {
  groups = "aoutiec1";
  function = "aoutiec1";
 };

 pinctrl_aoutiec2: aoutiec2 {
  groups = "aoutiec2";
  function = "aoutiec2";
 };

 pinctrl_emmc: emmc {
  groups = "emmc", "emmc_dat8";
  function = "emmc";
 };

 pinctrl_ether_mii: ether-mii {
  groups = "ether_mii";
  function = "ether_mii";
 };

 pinctrl_ether_rgmii: ether-rgmii {
  groups = "ether_rgmii";
  function = "ether_rgmii";
 };

 pinctrl_ether_rmii: ether-rmii {
  groups = "ether_rmii";
  function = "ether_rmii";
 };

 pinctrl_ether1_rgmii: ether1-rgmii {
  groups = "ether1_rgmii";
  function = "ether1_rgmii";
 };

 pinctrl_ether1_rmii: ether1-rmii {
  groups = "ether1_rmii";
  function = "ether1_rmii";
 };

 pinctrl_i2c0: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 pinctrl_i2c1: i2c1 {
  groups = "i2c1";
  function = "i2c1";
 };

 pinctrl_i2c2: i2c2 {
  groups = "i2c2";
  function = "i2c2";
 };

 pinctrl_i2c3: i2c3 {
  groups = "i2c3";
  function = "i2c3";
 };

 pinctrl_i2c4: i2c4 {
  groups = "i2c4";
  function = "i2c4";
 };

 pinctrl_i2c5: i2c5 {
  groups = "i2c5";
  function = "i2c5";
 };

 pinctrl_i2c6: i2c6 {
  groups = "i2c6";
  function = "i2c6";
 };

 pinctrl_nand: nand {
  groups = "nand";
  function = "nand";
 };

 pinctrl_nand2cs: nand2cs {
  groups = "nand", "nand_cs1";
  function = "nand";
 };

 pinctrl_pcie: pcie {
  groups = "pcie";
  function = "pcie";
 };

 pinctrl_sd: sd {
  groups = "sd";
  function = "sd";
 };

 pinctrl_sd_uhs: sd-uhs {
  groups = "sd";
  function = "sd";
 };

 pinctrl_sd1: sd1 {
  groups = "sd1";
  function = "sd1";
 };

 pinctrl_spi0: spi0 {
  groups = "spi0";
  function = "spi0";
 };

 pinctrl_spi1: spi1 {
  groups = "spi1";
  function = "spi1";
 };

 pinctrl_spi2: spi2 {
  groups = "spi2";
  function = "spi2";
 };

 pinctrl_spi3: spi3 {
  groups = "spi3";
  function = "spi3";
 };

 pinctrl_system_bus: system-bus {
  groups = "system_bus", "system_bus_cs1";
  function = "system_bus";
 };

 pinctrl_uart0: uart0 {
  groups = "uart0";
  function = "uart0";
 };

 pinctrl_uart1: uart1 {
  groups = "uart1";
  function = "uart1";
 };

 pinctrl_uart2: uart2 {
  groups = "uart2";
  function = "uart2";
 };

 pinctrl_uart3: uart3 {
  groups = "uart3";
  function = "uart3";
 };

 pinctrl_usb0: usb0 {
  groups = "usb0";
  function = "usb0";
 };

 pinctrl_usb0_device: usb0-device {
  groups = "usb0_device";
  function = "usb0";
 };

 pinctrl_usb1: usb1 {
  groups = "usb1";
  function = "usb1";
 };

 pinctrl_usb1_device: usb1-device {
  groups = "usb1_device";
  function = "usb1";
 };

 pinctrl_usb2: usb2 {
  groups = "usb2";
  function = "usb2";
 };

 pinctrl_usb3: usb3 {
  groups = "usb3";
  function = "usb3";
 };
};
# 2 "arch/arm64/boot/dts/socionext/uniphier-pinctrl.dtsi" 2
# 958 "arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi" 2
# 10 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref.dts" 2
# 1 "arch/arm64/boot/dts/socionext/uniphier-support-card.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/arm/uniphier-support-card.dtsi" 1







&system_bus {
 status = "okay";
 ranges = <1 0x00000000 0x42000000 0x02000000>;

 ethsc: ethernet@1,1f00000 {
  compatible = "smsc,lan9118", "smsc,lan9115";
  reg = <1 0x01f00000 0x1000>;
  phy-mode = "mii";
  reg-io-width = <4>;
  interrupt-parent = <&gpio>;
 };

 serialsc: serial@1,1fb0000 {
  compatible = "ns16550a";
  reg = <1 0x01fb0000 0x20>;
  clock-frequency = <12288000>;
  reg-shift = <1>;
  interrupt-parent = <&gpio>;
 };
};
# 2 "arch/arm64/boot/dts/socionext/uniphier-support-card.dtsi" 2
# 11 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref.dts" 2

/ {
 model = "UniPhier PXs3 Reference Board";
 compatible = "socionext,uniphier-pxs3-ref", "socionext,uniphier-pxs3";

 chosen {
  stdout-path = "serial0:115200n8";
 };

 aliases {
  serial0 = &serial0;
  serial1 = &serialsc;
  serial2 = &serial2;
  serial3 = &serial3;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c6 = &i2c6;
  spi0 = &spi0;
  spi1 = &spi1;
  ethernet0 = &eth0;
  ethernet1 = &eth1;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0 0x80000000 0 0xa0000000>;
 };
};

&ethsc {
 interrupts = <4 8>;
};

&serialsc {
 interrupts = <4 8>;
};

&spi0 {
 status = "okay";
};

&spi1 {
 status = "okay";
};

&serial0 {
 status = "okay";
};

&serial2 {
 status = "okay";
};

&serial3 {
 status = "okay";
};

&gpio {
 xirq4-hog {
  gpio-hog;
  gpios = <((((8) * 15)) + (4)) 0>;
  input;
 };
};

&i2c0 {
 status = "okay";
};

&i2c1 {
 status = "okay";
};

&i2c2 {
 status = "okay";
};

&i2c3 {
 status = "okay";
};

&sd {
 status = "okay";
};

&eth0 {
 status = "okay";
 phy-handle = <&ethphy0>;
};

&mdio0 {
 ethphy0: ethernet-phy@0 {
  reg = <0>;
 };
};

&eth1 {
 status = "okay";
 phy-handle = <&ethphy1>;
};

&mdio1 {
 ethphy1: ethernet-phy@0 {
  reg = <0>;
 };
};

&usb0 {
 status = "okay";
};

&usb1 {
 status = "okay";
};

&pcie {
 status = "okay";
};

&nand {
 status = "okay";

 nand@0 {
  reg = <0>;
 };
};

&ahci0 {
 status = "okay";
};

&ahci1 {
 status = "okay";
};

&pinctrl_ether_rgmii {
 tx {
  pins = "RGMII0_TXCLK", "RGMII0_TXD0", "RGMII0_TXD1",
         "RGMII0_TXD2", "RGMII0_TXD3", "RGMII0_TXCTL";
  drive-strength = <9>;
 };
};

&pinctrl_ether1_rgmii {
 tx {
  pins = "RGMII1_TXCLK", "RGMII1_TXD0", "RGMII1_TXD1",
         "RGMII1_TXD2", "RGMII1_TXD3", "RGMII1_TXCTL";
  drive-strength = <9>;
 };
};
# 10 "arch/arm64/boot/dts/socionext/uniphier-pxs3-ref-gadget0.dts" 2

/ {
 model = "UniPhier PXs3 Reference Board (USB-Device #0)";
};


&i2c3 {
 status = "disabled";
};

&usb0 {
 status = "okay";
 dr_mode = "peripheral";
 pinctrl-0 = <&pinctrl_usb0_device>;
 snps,dis_enblslpm_quirk;
 snps,dis_u2_susphy_quirk;
 snps,dis_u3_susphy_quirk;
 snps,usb2-gadget-lpm-disable;
 phy-names = "usb2-phy", "usb3-phy";
 phys = <&usb0_hsphy0>, <&usb0_ssphy0>;
};

&usb0_hsphy0 {
 /delete-property/ vbus-supply;
};

&usb0_ssphy0 {
 /delete-property/ vbus-supply;
};

/delete-node/ &usb0_hsphy1;
/delete-node/ &usb0_ssphy1;
