# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 4 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
CPU 7 5 1
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 6 3
CPU 9 8 0
CPU 9 9 1
CPU 9 10 2
CPU 9 6 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 6 3
BLOCK 11 10
UNBLOCK 11 8
CPU 11 11 0
CPU 11 9 1
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 10
CPU 12 11 0
# CONTEXT CPU 1 12
CPU 12 12 2
CPU 12 13 3
UNBLOCK 13 9
CPU 13 11 0
CPU 13 14 1
CPU 13 12 2
CPU 13 13 3
BLOCK 14 14
BLOCK 14 12
CPU 14 11 0
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 13 3
BLOCK 15 11
BLOCK 15 13
UNBLOCK 15 12
UNBLOCK 15 14
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
UNBLOCK 16 13
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
# CONTEXT CPU 0 17
CPU 17 0 1
CPU 17 1 2
# CONTEXT CPU 3 17
CPU 18 3 0
CPU 18 0 1
CPU 18 1 2
CPU 18 2 3
CPU 19 3 0
CPU 19 0 1
CPU 19 1 2
CPU 19 2 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 2 3
CPU 21 4 0
CPU 21 5 1
CPU 21 7 2
CPU 21 2 3
BLOCK 22 4
# CONTEXT CPU 0 22
CPU 22 5 1
CPU 22 7 2
CPU 22 2 3
BLOCK 23 7
EXIT 23 2 3
UNBLOCK 23 4
CPU 23 8 0
CPU 23 5 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
BLOCK 24 5
UNBLOCK 24 7
CPU 24 8 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 5
CPU 25 8 0
CPU 25 9 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
CPU 26 8 0
CPU 26 9 1
CPU 26 6 2
CPU 26 10 3
CPU 27 8 0
CPU 27 9 1
CPU 27 6 2
CPU 27 10 3
BLOCK 28 6
BLOCK 28 10
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 6
UNBLOCK 29 10
# CONTEXT CPU 0 29
CPU 29 14 1
# CONTEXT CPU 2 29
CPU 29 13 3
BLOCK 30 14
BLOCK 30 13
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 13
UNBLOCK 31 14
CPU 31 12 0
# CONTEXT CPU 1 31
CPU 31 11 2
# CONTEXT CPU 3 31
CPU 32 12 0
# CONTEXT CPU 1 32
CPU 32 11 2
# CONTEXT CPU 3 32
BLOCK 33 12
# CONTEXT CPU 0 33
CPU 33 3 1
CPU 33 11 2
CPU 33 0 3
UNBLOCK 34 12
# CONTEXT CPU 0 34
CPU 34 3 1
# CONTEXT CPU 2 34
CPU 34 0 3
# CONTEXT CPU 0 35
CPU 35 3 1
# CONTEXT CPU 2 35
CPU 35 0 3
EXIT 36 0 3
CPU 36 1 0
CPU 36 3 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
EXIT 37 3 1
CPU 37 1 0
# CONTEXT CPU 1 37
CPU 37 4 2
# CONTEXT CPU 3 37
CPU 38 1 0
CPU 38 5 1
CPU 38 4 2
# CONTEXT CPU 3 38
EXIT 39 1 0
# CONTEXT CPU 0 39
CPU 39 5 1
CPU 39 4 2
CPU 39 7 3
CPU 40 8 0
CPU 40 5 1
CPU 40 4 2
CPU 40 7 3
EXIT 41 5 1
CPU 41 8 0
# CONTEXT CPU 1 41
CPU 41 4 2
CPU 41 7 3
BLOCK 42 8
EXIT 42 4 2
# CONTEXT CPU 0 42
CPU 42 9 1
# CONTEXT CPU 2 42
CPU 42 7 3
BLOCK 43 9
UNBLOCK 43 8
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 7 3
EXIT 44 7 3
UNBLOCK 44 9
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
CPU 45 6 0
# CONTEXT CPU 1 45
CPU 45 10 2
# CONTEXT CPU 3 45
EXIT 46 6 0
# CONTEXT CPU 0 46
CPU 46 13 1
CPU 46 10 2
# CONTEXT CPU 3 46
BLOCK 47 13
CPU 47 12 0
# CONTEXT CPU 1 47
CPU 47 10 2
CPU 47 14 3
BLOCK 48 12
BLOCK 48 14
UNBLOCK 48 13
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 10 2
# CONTEXT CPU 3 48
UNBLOCK 49 12
UNBLOCK 49 14
CPU 49 8 0
# CONTEXT CPU 1 49
CPU 49 10 2
# CONTEXT CPU 3 49
EXIT 50 8 0
EXIT 50 10 2
# CONTEXT CPU 0 50
CPU 50 11 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
BLOCK 51 11
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 9 3
UNBLOCK 52 11
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 9 3
EXIT 53 9 3
CPU 53 13 0
# CONTEXT CPU 1 53
CPU 53 12 2
# CONTEXT CPU 3 53
BLOCK 54 12
CPU 54 13 0
CPU 54 14 1
CPU 54 -1 2
# CONTEXT CPU 3 54
BLOCK 55 14
UNBLOCK 55 12
CPU 55 13 0
# CONTEXT CPU 1 55
CPU 55 -1 2
# CONTEXT CPU 3 55
BLOCK 56 13
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56 -1 2
CPU 56 11 3
EXIT 57 11 3
UNBLOCK 57 13
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
# CONTEXT CPU 0 58
CPU 58 12 1
# CONTEXT CPU 2 58
CPU 58 -1 3
CPU 59 14 0
CPU 59 12 1
# CONTEXT CPU 2 59
CPU 59 -1 3
BLOCK 60 14
CPU 60 -1 0
CPU 60 12 1
CPU 60 13 2
CPU 60 -1 3
EXIT 61 12 1
EXIT 61 13 2
UNBLOCK 61 14
# CONTEXT CPU 0 61
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
CPU 62 14 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
BLOCK 63 14
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
EXIT 72 14 0
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
