
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.jAyHK9
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.CyET09/data/aliasing_LUT.mem
# read_mem /tmp/tmp.CyET09/data/bt_2_hybrid_synth_coeffs.mem
# read_mem /tmp/tmp.CyET09/data/bt_2_hybrid_synth_coeffs0.mem
# read_mem /tmp/tmp.CyET09/data/cosN36_tab.mem
# read_mem /tmp/tmp.CyET09/data/FULL_WIN_SFB_TB_1.mem
# read_mem /tmp/tmp.CyET09/data/FULL_WIN_SFB_TB_2.mem
# read_mem /tmp/tmp.CyET09/data/FULL_WIN_SFB_TB_3.mem
# read_mem /tmp/tmp.CyET09/data/imdctWin_tab.mem
# read_mem /tmp/tmp.CyET09/data/IS_stereo_sfb_idx_1.mem
# read_mem /tmp/tmp.CyET09/data/IS_stereo_sfb_idx_2.mem
# read_mem /tmp/tmp.CyET09/data/IS_stereo_sfb_idx_3.mem
# read_mem /tmp/tmp.CyET09/data/mp3_song.mem
# read_mem /tmp/tmp.CyET09/data/pow_43_tab.mem
# read_mem /tmp/tmp.CyET09/data/pow_43_tab_32.mem
# read_mem /tmp/tmp.CyET09/data/REORDER_TB_1.mem
# read_mem /tmp/tmp.CyET09/data/REORDER_TB_2.mem
# read_mem /tmp/tmp.CyET09/data/REORDER_TB_3.mem
# import_ip /tmp/tmp.CyET09/ip/clk_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
# import_ip /tmp/tmp.CyET09/ip/main_data_fifo.xci
# read_verilog -sv /tmp/tmp.CyET09/src/bram_feeder.sv
# read_verilog -sv /tmp/tmp.CyET09/src/clk_wizard_0.v
# read_verilog -sv /tmp/tmp.CyET09/src/fifo_muxer.sv
# read_verilog -sv /tmp/tmp.CyET09/src/fifo_nonsim_real.sv
# read_verilog -sv /tmp/tmp.CyET09/src/fifo_simulator.sv
# read_verilog -sv /tmp/tmp.CyET09/src/fifo_sim_real.sv
# read_verilog -sv /tmp/tmp.CyET09/src/header_finder.sv
# read_verilog -sv /tmp/tmp.CyET09/src/huffman_plexer.sv
# read_verilog -sv /tmp/tmp.CyET09/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.CyET09/src/plexer.sv
# read_verilog -sv /tmp/tmp.CyET09/src/reorder.sv
# read_verilog -sv /tmp/tmp.CyET09/src/requantizer_v3.sv
# read_verilog -sv /tmp/tmp.CyET09/src/sf_parser.sv
# read_verilog -sv /tmp/tmp.CyET09/src/side_info_2ch_v2.sv
# read_verilog -sv /tmp/tmp.CyET09/src/top_level.sv
# read_verilog -sv /tmp/tmp.CyET09/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.CyET09/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_00.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_01.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_02.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_03.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_05.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_06.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_07.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_08.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_09.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_10.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_11.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_12.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_13.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_15.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_16.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_17.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_18.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_19.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_20.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_21.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_22.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_23.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_24.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_25.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_26.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_27.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_28.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_29.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_30.sv
# read_verilog -sv /tmp/tmp.CyET09/src/ht_modules/HT_31.sv
# read_xdc /tmp/tmp.CyET09/xdc/top_level.xdc
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_data_fifo'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1145238
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 155 ; free virtual = 5210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 1274 ; free virtual = 6312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 1273 ; free virtual = 6312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 1273 ; free virtual = 6312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 1265 ; free virtual = 6304
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.641 ; gain = 0.000 ; free physical = 1196 ; free virtual = 6235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.641 ; gain = 0.000 ; free physical = 1196 ; free virtual = 6235
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1257 ; free virtual = 6297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1257 ; free virtual = 6297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1257 ; free virtual = 6297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1259 ; free virtual = 6300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1254 ; free virtual = 6298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1141 ; free virtual = 6185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1142 ; free virtual = 6186
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.641 ; gain = 0.000 ; free physical = 1193 ; free virtual = 6237
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.641 ; gain = 64.031 ; free physical = 1193 ; free virtual = 6237
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.641 ; gain = 0.000 ; free physical = 1187 ; free virtual = 6231
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.691 ; gain = 0.000 ; free physical = 907 ; free virtual = 5951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fe8add83
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.691 ; gain = 253.082 ; free physical = 1110 ; free virtual = 6154
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top main_data_fifo -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2976.723 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5841
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_data_fifo' [/home/builder/.gen/sources_1/ip/main_data_fifo/synth/main_data_fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2045 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2044 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_RD_DEPTH bound to: 16384 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/builder/.gen/sources_1/ip/main_data_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/builder/.gen/sources_1/ip/main_data_fifo/synth/main_data_fifo.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'main_data_fifo' (0#1) [/home/builder/.gen/sources_1/ip/main_data_fifo/synth/main_data_fifo.vhd:72]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[14] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[13] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[12] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[14] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[13] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[12] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[10] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[9] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[8] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[7] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[6] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[5] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[10] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[9] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[8] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[7] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[6] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[10] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[9] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[8] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[7] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[6] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[10] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[9] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[8] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[7] in module wr_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3204.121 ; gain = 227.398 ; free physical = 1210 ; free virtual = 5883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3204.121 ; gain = 227.398 ; free physical = 1214 ; free virtual = 5887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3204.121 ; gain = 227.398 ; free physical = 1214 ; free virtual = 5887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3204.121 ; gain = 0.000 ; free physical = 1205 ; free virtual = 5878
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.582 ; gain = 0.000 ; free physical = 1141 ; free virtual = 5815
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3273.582 ; gain = 0.000 ; free physical = 1141 ; free virtual = 5815
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1211 ; free virtual = 5886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1211 ; free virtual = 5886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1211 ; free virtual = 5886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1205 ; free virtual = 5881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1188 ; free virtual = 5872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1145 ; free virtual = 5829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1143 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     5|
|3     |LUT2     |     8|
|4     |LUT3     |     5|
|5     |LUT4     |    22|
|6     |LUT5     |     4|
|7     |LUT6     |     4|
|8     |MUXCY    |    26|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    50|
|11    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1142 ; free virtual = 5827
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 491 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3273.582 ; gain = 227.398 ; free physical = 1190 ; free virtual = 5874
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1190 ; free virtual = 5874
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.582 ; gain = 0.000 ; free physical = 1185 ; free virtual = 5869
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3273.582 ; gain = 0.000 ; free physical = 1222 ; free virtual = 5906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

Synth Design complete, checksum: 6ff092be
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3273.582 ; gain = 296.859 ; free physical = 1427 ; free virtual = 6111
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 3281.590 ; gain = 621.980 ; free physical = 1513 ; free virtual = 6189
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-6901] identifier 'table_num' is used before its declaration [/tmp/tmp.CyET09/src/huffman_plexer.sv:119]
WARNING: [Synth 8-6901] identifier 'region1_start' is used before its declaration [/tmp/tmp.CyET09/src/huffman_plexer.sv:133]
WARNING: [Synth 8-6901] identifier 'region2_start' is used before its declaration [/tmp/tmp.CyET09/src/huffman_plexer.sv:134]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.641 ; gain = 0.000 ; free physical = 666 ; free virtual = 5297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.CyET09/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bram_feeder' [/tmp/tmp.CyET09/src/bram_feeder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.CyET09/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 64000 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: mp3_song.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'mp3_song.mem' is read successfully [/tmp/tmp.CyET09/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.CyET09/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bram_feeder' (0#1) [/tmp/tmp.CyET09/src/bram_feeder.sv:6]
WARNING: [Synth 8-689] width (16) of port connection 'frame_num_id' does not match port width (7) of module 'bram_feeder' [/tmp/tmp.CyET09/src/top_level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'header_finder' [/tmp/tmp.CyET09/src/header_finder.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'header_finder' (0#1) [/tmp/tmp.CyET09/src/header_finder.sv:17]
INFO: [Synth 8-6157] synthesizing module 'plexer' [/tmp/tmp.CyET09/src/plexer.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'plexer' (0#1) [/tmp/tmp.CyET09/src/plexer.sv:15]
INFO: [Synth 8-6157] synthesizing module 'side_info_2ch' [/tmp/tmp.CyET09/src/side_info_2ch_v2.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/side_info_2ch_v2.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'side_info_2ch' (0#1) [/tmp/tmp.CyET09/src/side_info_2ch_v2.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_nonsim_real' [/tmp/tmp.CyET09/src/fifo_nonsim_real.sv:4]
INFO: [Synth 8-6157] synthesizing module 'main_data_fifo' [/home/builder/.Xil/Vivado-1145141-EECS-DIGITAL-52/realtime/main_data_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_data_fifo' (0#1) [/home/builder/.Xil/Vivado-1145141-EECS-DIGITAL-52/realtime/main_data_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_nonsim_real' (0#1) [/tmp/tmp.CyET09/src/fifo_nonsim_real.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo_muxer' [/tmp/tmp.CyET09/src/fifo_muxer.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/fifo_muxer.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'fifo_muxer' (0#1) [/tmp/tmp.CyET09/src/fifo_muxer.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sf_parser' [/tmp/tmp.CyET09/src/sf_parser.sv:17]
	Parameter GR bound to: 0 - type: integer 
	Parameter CH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sf_parser' (0#1) [/tmp/tmp.CyET09/src/sf_parser.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sf_parser__parameterized0' [/tmp/tmp.CyET09/src/sf_parser.sv:17]
	Parameter GR bound to: 0 - type: integer 
	Parameter CH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sf_parser__parameterized0' (0#1) [/tmp/tmp.CyET09/src/sf_parser.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sf_parser__parameterized1' [/tmp/tmp.CyET09/src/sf_parser.sv:17]
	Parameter GR bound to: 1 - type: integer 
	Parameter CH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sf_parser__parameterized1' (0#1) [/tmp/tmp.CyET09/src/sf_parser.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sf_parser__parameterized2' [/tmp/tmp.CyET09/src/sf_parser.sv:17]
	Parameter GR bound to: 1 - type: integer 
	Parameter CH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sf_parser__parameterized2' (0#1) [/tmp/tmp.CyET09/src/sf_parser.sv:17]
INFO: [Synth 8-6157] synthesizing module 'huffman_plexer' [/tmp/tmp.CyET09/src/huffman_plexer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'HT_00' [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:69]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'HT_00' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_01' [/tmp/tmp.CyET09/src/ht_modules/HT_01.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_01.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_01' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_01.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_02' [/tmp/tmp.CyET09/src/ht_modules/HT_02.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_02.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_02' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_02.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_03' [/tmp/tmp.CyET09/src/ht_modules/HT_03.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_03.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_03' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_03.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_05' [/tmp/tmp.CyET09/src/ht_modules/HT_05.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_05.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_05' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_05.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_06' [/tmp/tmp.CyET09/src/ht_modules/HT_06.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_06.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_06' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_06.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_07' [/tmp/tmp.CyET09/src/ht_modules/HT_07.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_07.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_07' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_07.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_08' [/tmp/tmp.CyET09/src/ht_modules/HT_08.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_08.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_08' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_08.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_09' [/tmp/tmp.CyET09/src/ht_modules/HT_09.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_09.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_09' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_09.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_10' [/tmp/tmp.CyET09/src/ht_modules/HT_10.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_10.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_10' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_10.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_11' [/tmp/tmp.CyET09/src/ht_modules/HT_11.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_11.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_11' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_11.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_12' [/tmp/tmp.CyET09/src/ht_modules/HT_12.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_12.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_12' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_12.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_13' [/tmp/tmp.CyET09/src/ht_modules/HT_13.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_13.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_13' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_13.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_15' [/tmp/tmp.CyET09/src/ht_modules/HT_15.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_15.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_15' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_15.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_16' [/tmp/tmp.CyET09/src/ht_modules/HT_16.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_16.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_16' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_16.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_17' [/tmp/tmp.CyET09/src/ht_modules/HT_17.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_17.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_17' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_17.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_18' [/tmp/tmp.CyET09/src/ht_modules/HT_18.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_18.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_18' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_18.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_19' [/tmp/tmp.CyET09/src/ht_modules/HT_19.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_19.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_19' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_19.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_20' [/tmp/tmp.CyET09/src/ht_modules/HT_20.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_20.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_20' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_20.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_21' [/tmp/tmp.CyET09/src/ht_modules/HT_21.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_21.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_21' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_21.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_22' [/tmp/tmp.CyET09/src/ht_modules/HT_22.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_22.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_22' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_22.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_23' [/tmp/tmp.CyET09/src/ht_modules/HT_23.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_23.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_23' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_23.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_24' [/tmp/tmp.CyET09/src/ht_modules/HT_24.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_24.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_24' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_24.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_25' [/tmp/tmp.CyET09/src/ht_modules/HT_25.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_25.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_25' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_25.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_26' [/tmp/tmp.CyET09/src/ht_modules/HT_26.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_26.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_26' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_26.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_27' [/tmp/tmp.CyET09/src/ht_modules/HT_27.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_27.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_27' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_27.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_28' [/tmp/tmp.CyET09/src/ht_modules/HT_28.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_28.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_28' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_28.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_29' [/tmp/tmp.CyET09/src/ht_modules/HT_29.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_29.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_29' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_29.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_30' [/tmp/tmp.CyET09/src/ht_modules/HT_30.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_30.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_30' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_30.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HT_31' [/tmp/tmp.CyET09/src/ht_modules/HT_31.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CyET09/src/ht_modules/HT_31.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'HT_31' (0#1) [/tmp/tmp.CyET09/src/ht_modules/HT_31.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'huffman_plexer' (0#1) [/tmp/tmp.CyET09/src/huffman_plexer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.CyET09/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM part2_3_length_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  part2_3_length_reg 
WARNING: [Synth 8-5856] 3D RAM big_values_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  big_values_reg 
WARNING: [Synth 8-5856] 3D RAM global_gain_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  global_gain_reg 
WARNING: [Synth 8-5856] 3D RAM scalefac_compress_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  scalefac_compress_reg 
WARNING: [Synth 8-5856] 3D RAM block_type_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  block_type_reg 
WARNING: [Synth 8-5856] 3D RAM table_select_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  table_select_reg 
WARNING: [Synth 8-5856] 3D RAM subblock_gain_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  subblock_gain_reg 
WARNING: [Synth 8-5856] 3D RAM region0_count_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  region0_count_reg 
WARNING: [Synth 8-5856] 3D RAM region1_count_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  region1_count_reg 
WARNING: [Synth 8-5856] 3D RAM part2_3_length_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  part2_3_length_save_reg 
WARNING: [Synth 8-6014] Unused sequential element main_data_begin_save_reg was removed.  [/tmp/tmp.CyET09/src/fifo_muxer.sv:77]
WARNING: [Synth 8-5856] 3D RAM scalefac_s_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  scalefac_s_reg 
WARNING: [Synth 8-6014] Unused sequential element scfsi_reg was removed.  [/tmp/tmp.CyET09/src/sf_parser.sv:114]
WARNING: [Synth 8-5856] 3D RAM scalefac_s_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  scalefac_s_reg 
WARNING: [Synth 8-6014] Unused sequential element scfsi_reg was removed.  [/tmp/tmp.CyET09/src/sf_parser.sv:114]
WARNING: [Synth 8-5856] 3D RAM scalefac_s_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  scalefac_s_reg 
WARNING: [Synth 8-6014] Unused sequential element scfsi_reg was removed.  [/tmp/tmp.CyET09/src/sf_parser.sv:114]
WARNING: [Synth 8-5856] 3D RAM scalefac_s_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  scalefac_s_reg 
WARNING: [Synth 8-6014] Unused sequential element scfsi_reg was removed.  [/tmp/tmp.CyET09/src/sf_parser.sv:114]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:45]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:50]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:51]
WARNING: [Synth 8-6014] Unused sequential element x_signbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:52]
WARNING: [Synth 8-6014] Unused sequential element y_signbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_00.sv:53]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_01.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_01.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_02.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_02.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_03.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_03.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_05.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_05.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_06.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_06.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_07.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_07.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_08.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_08.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_09.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_09.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_10.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_10.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_11.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_11.sv:55]
WARNING: [Synth 8-6014] Unused sequential element x_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_12.sv:54]
WARNING: [Synth 8-6014] Unused sequential element y_linbit_counter_reg was removed.  [/tmp/tmp.CyET09/src/ht_modules/HT_12.sv:55]
WARNING: [Synth 8-5856] 3D RAM region0_count_in_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  region0_count_in_save_reg 
WARNING: [Synth 8-5856] 3D RAM region1_count_in_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  region1_count_in_save_reg 
WARNING: [Synth 8-5856] 3D RAM big_values_in_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  big_values_in_save_reg 
WARNING: [Synth 8-5856] 3D RAM table_select_in_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  table_select_in_save_reg 
WARNING: [Synth 8-5856] 3D RAM block_type_in_save_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  block_type_in_save_reg 
WARNING: [Synth 8-7129] Port axiid in module HT_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[3] in module sf_parser__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[2] in module sf_parser__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[1] in module sf_parser__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[0] in module sf_parser__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[3] in module sf_parser__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[2] in module sf_parser__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[1] in module sf_parser__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[0] in module sf_parser__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[3] in module sf_parser__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[2] in module sf_parser__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[1] in module sf_parser__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[0] in module sf_parser__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[3] in module sf_parser is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[2] in module sf_parser is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[1] in module sf_parser is either unconnected or has no load
WARNING: [Synth 8-7129] Port scfsi_in[0] in module sf_parser is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.641 ; gain = 0.000 ; free physical = 1063 ; free virtual = 5699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.641 ; gain = 0.000 ; free physical = 1063 ; free virtual = 5699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.641 ; gain = 0.000 ; free physical = 1063 ; free virtual = 5699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3385.641 ; gain = 0.000 ; free physical = 1057 ; free virtual = 5693
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo/main_data_fifo_in_context.xdc] for cell 'FIFO/FIFO'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo/main_data_fifo_in_context.xdc] for cell 'FIFO/FIFO'
Parsing XDC File [/tmp/tmp.CyET09/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.CyET09/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.CyET09/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.191 ; gain = 0.000 ; free physical = 998 ; free virtual = 5635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3417.191 ; gain = 0.000 ; free physical = 998 ; free virtual = 5635
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1129 ; free virtual = 5767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1129 ; free virtual = 5767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FIFO/FIFO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1129 ; free virtual = 5767
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x2acd6a00
DSP Debug: swapped A/B pins for adder 0x2acd6700
DSP Debug: swapped A/B pins for adder 0x37675740
DSP Debug: swapped A/B pins for adder 0x66d65c00
DSP Debug: swapped A/B pins for adder 0x376755c0
DSP Debug: swapped A/B pins for adder 0x66d659c0
DSP Debug: swapped A/B pins for adder 0x37675440
DSP Debug: swapped A/B pins for adder 0x66d65780
DSP Debug: swapped A/B pins for adder 0x376752c0
DSP Debug: swapped A/B pins for adder 0x66d65540
DSP Debug: swapped A/B pins for adder 0x37675140
DSP Debug: swapped A/B pins for adder 0x66d65300
DSP Debug: swapped A/B pins for adder 0x37674fc0
DSP Debug: swapped A/B pins for adder 0x66d650c0
DSP Debug: swapped A/B pins for adder 0x37674e40
DSP Debug: swapped A/B pins for adder 0x66d64e80
DSP Debug: swapped A/B pins for adder 0x619f5ec0
DSP Debug: swapped A/B pins for adder 0x619f5920
DSP Debug: swapped A/B pins for adder 0x308c7420
DSP Debug: swapped A/B pins for adder 0x5707f180
DSP Debug: swapped A/B pins for adder 0x308c75a0
DSP Debug: swapped A/B pins for adder 0x5707de00
DSP Debug: swapped A/B pins for adder 0x5707f8a0
DSP Debug: swapped A/B pins for adder 0x5707c000
DSP Debug: swapped A/B pins for adder 0x5707f5a0
DSP Debug: swapped A/B pins for adder 0x61a0b180
DSP Debug: swapped A/B pins for adder 0x5707eee0
DSP Debug: swapped A/B pins for adder 0x61a0ab80
DSP Debug: swapped A/B pins for adder 0x5707e820
DSP Debug: swapped A/B pins for adder 0x61a0a6a0
DSP Debug: swapped A/B pins for adder 0x5707dfe0
DSP Debug: swapped A/B pins for adder 0x61a0a160
DSP Debug: swapped A/B pins for adder 0x622a0c00
DSP Debug: swapped A/B pins for adder 0x622a1380
DSP Debug: swapped A/B pins for adder 0x64cf3f60
DSP Debug: swapped A/B pins for adder 0x64cf0180
DSP Debug: swapped A/B pins for adder 0x64cf3f00
DSP Debug: swapped A/B pins for adder 0x64cf01e0
DSP Debug: swapped A/B pins for adder 0x64cf37e0
DSP Debug: swapped A/B pins for adder 0x64cf03c0
DSP Debug: swapped A/B pins for adder 0x64cf22e0
DSP Debug: swapped A/B pins for adder 0x64cf0600
DSP Debug: swapped A/B pins for adder 0x64cf1c20
DSP Debug: swapped A/B pins for adder 0x64cf0120
DSP Debug: swapped A/B pins for adder 0x64cf1380
DSP Debug: swapped A/B pins for adder 0x64cf2640
DSP Debug: swapped A/B pins for adder 0x64cf0d20
DSP Debug: swapped A/B pins for adder 0x64cf1860
DSP Debug: swapped A/B pins for adder 0x655dafa0
DSP Debug: swapped A/B pins for adder 0x655daca0
DSP Debug: swapped A/B pins for adder 0x3b9a1a80
DSP Debug: swapped A/B pins for adder 0x646f4420
DSP Debug: swapped A/B pins for adder 0x3b99fc80
DSP Debug: swapped A/B pins for adder 0x646f46c0
DSP Debug: swapped A/B pins for adder 0x3b99ff20
DSP Debug: swapped A/B pins for adder 0x646f4cc0
DSP Debug: swapped A/B pins for adder 0x646f6f40
DSP Debug: swapped A/B pins for adder 0x646f5320
DSP Debug: swapped A/B pins for adder 0x646f70c0
DSP Debug: swapped A/B pins for adder 0x646f5aa0
DSP Debug: swapped A/B pins for adder 0x646f72a0
DSP Debug: swapped A/B pins for adder 0x646f5080
DSP Debug: swapped A/B pins for adder 0x646f5f20
DSP Debug: swapped A/B pins for adder 0x646f6040
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1111 ; free virtual = 5753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 67    
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 57    
	                4 Bit    Registers := 296   
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 133   
+---RAMs : 
	             500K Bit	(64000 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	  23 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 4     
	  21 Input   17 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 67    
	   4 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	  17 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 5     
	  16 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 40    
	   4 Input   12 Bit        Muxes := 1     
	  15 Input   11 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 15    
	  14 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 15    
	   2 Input    9 Bit        Muxes := 307   
	   4 Input    9 Bit        Muxes := 49    
	   6 Input    9 Bit        Muxes := 22    
	   5 Input    9 Bit        Muxes := 3     
	   8 Input    9 Bit        Muxes := 2     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 10    
	  14 Input    9 Bit        Muxes := 3     
	  13 Input    9 Bit        Muxes := 9     
	   7 Input    9 Bit        Muxes := 3     
	  12 Input    9 Bit        Muxes := 10    
	  16 Input    9 Bit        Muxes := 1     
	  19 Input    9 Bit        Muxes := 9     
	   9 Input    9 Bit        Muxes := 3     
	  23 Input    9 Bit        Muxes := 1     
	  33 Input    9 Bit        Muxes := 1     
	  40 Input    9 Bit        Muxes := 1     
	  39 Input    9 Bit        Muxes := 1     
	  37 Input    9 Bit        Muxes := 1     
	  27 Input    9 Bit        Muxes := 1     
	  20 Input    9 Bit        Muxes := 1     
	  17 Input    9 Bit        Muxes := 1     
	  24 Input    9 Bit        Muxes := 1     
	  50 Input    9 Bit        Muxes := 9     
	  62 Input    9 Bit        Muxes := 1     
	  36 Input    9 Bit        Muxes := 1     
	  15 Input    9 Bit        Muxes := 1     
	  25 Input    9 Bit        Muxes := 8     
	  35 Input    9 Bit        Muxes := 8     
	  43 Input    9 Bit        Muxes := 8     
	  38 Input    9 Bit        Muxes := 8     
	  32 Input    9 Bit        Muxes := 8     
	  26 Input    9 Bit        Muxes := 8     
	  48 Input    9 Bit        Muxes := 8     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	  20 Input    8 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	  10 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 14    
	   3 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 30    
	   2 Input    5 Bit        Muxes := 43    
	   4 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	  10 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 39    
	  31 Input    2 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 7     
	  16 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 281   
	   4 Input    1 Bit        Muxes := 9     
	  33 Input    1 Bit        Muxes := 39    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
DSP Report: Generating DSP x_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator x_val1 is absorbed into DSP x_val1.
DSP Report: Generating DSP y_val1, operation Mode is: (0 or C)+((A:0xffff)*B or 0).
DSP Report: operator y_val1 is absorbed into DSP y_val1.
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:53 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1069 ; free virtual = 5741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|HT_15       | word       | 128x9         | LUT            | 
|HT_24       | word       | 256x9         | LUT            | 
|HT_24       | word       | 512x9         | LUT            | 
|HT_24       | word       | 256x9         | LUT            | 
|HT_25       | word       | 256x9         | LUT            | 
|HT_25       | word       | 512x9         | LUT            | 
|HT_25       | word       | 256x9         | LUT            | 
|HT_26       | word       | 256x9         | LUT            | 
|HT_26       | word       | 512x9         | LUT            | 
|HT_26       | word       | 256x9         | LUT            | 
|HT_27       | word       | 256x9         | LUT            | 
|HT_27       | word       | 512x9         | LUT            | 
|HT_27       | word       | 256x9         | LUT            | 
|HT_28       | word       | 256x9         | LUT            | 
|HT_28       | word       | 512x9         | LUT            | 
|HT_28       | word       | 256x9         | LUT            | 
|HT_29       | word       | 256x9         | LUT            | 
|HT_29       | word       | 512x9         | LUT            | 
|HT_29       | word       | 256x9         | LUT            | 
|HT_30       | word       | 256x9         | LUT            | 
|HT_30       | word       | 512x9         | LUT            | 
|HT_30       | word       | 256x9         | LUT            | 
|HT_31       | word       | 256x9         | LUT            | 
|HT_31       | word       | 512x9         | LUT            | 
|HT_31       | word       | 256x9         | LUT            | 
|HT_13       | word       | 128x9         | LUT            | 
|HT_13       | word       | 128x9         | LUT            | 
|HT_13       | word       | 128x9         | LUT            | 
|HT_13       | word       | 128x9         | LUT            | 
|HT_15       | word       | 128x9         | LUT            | 
|HT_15       | word       | 128x9         | LUT            | 
|HT_15       | word       | 128x9         | LUT            | 
|HT_15       | word       | 128x9         | LUT            | 
|HT_16       | word       | 128x9         | LUT            | 
|HT_16       | word       | 256x9         | LUT            | 
|HT_16       | word       | 512x9         | LUT            | 
|HT_16       | word       | 512x9         | LUT            | 
|HT_17       | word       | 128x9         | LUT            | 
|HT_17       | word       | 256x9         | LUT            | 
|HT_17       | word       | 512x9         | LUT            | 
|HT_17       | word       | 512x9         | LUT            | 
|HT_18       | word       | 128x9         | LUT            | 
|HT_18       | word       | 256x9         | LUT            | 
|HT_18       | word       | 512x9         | LUT            | 
|HT_18       | word       | 512x9         | LUT            | 
|HT_19       | word       | 128x9         | LUT            | 
|HT_19       | word       | 256x9         | LUT            | 
|HT_19       | word       | 512x9         | LUT            | 
|HT_19       | word       | 512x9         | LUT            | 
|HT_20       | word       | 128x9         | LUT            | 
|HT_20       | word       | 256x9         | LUT            | 
|HT_20       | word       | 512x9         | LUT            | 
|HT_20       | word       | 512x9         | LUT            | 
|HT_21       | word       | 128x9         | LUT            | 
|HT_21       | word       | 256x9         | LUT            | 
|HT_21       | word       | 512x9         | LUT            | 
|HT_21       | word       | 512x9         | LUT            | 
|HT_22       | word       | 128x9         | LUT            | 
|HT_22       | word       | 256x9         | LUT            | 
|HT_22       | word       | 512x9         | LUT            | 
|HT_22       | word       | 512x9         | LUT            | 
|HT_23       | word       | 128x9         | LUT            | 
|HT_23       | word       | 256x9         | LUT            | 
|HT_23       | word       | 512x9         | LUT            | 
|HT_23       | word       | 512x9         | LUT            | 
|HT_24       | word       | 256x9         | LUT            | 
|HT_24       | word       | 512x9         | LUT            | 
|HT_24       | word       | 256x9         | LUT            | 
|HT_25       | word       | 256x9         | LUT            | 
|HT_25       | word       | 512x9         | LUT            | 
|HT_25       | word       | 256x9         | LUT            | 
|HT_26       | word       | 256x9         | LUT            | 
|HT_26       | word       | 512x9         | LUT            | 
|HT_26       | word       | 256x9         | LUT            | 
|HT_27       | word       | 256x9         | LUT            | 
|HT_27       | word       | 512x9         | LUT            | 
|HT_27       | word       | 256x9         | LUT            | 
|HT_28       | word       | 256x9         | LUT            | 
|HT_28       | word       | 512x9         | LUT            | 
|HT_28       | word       | 256x9         | LUT            | 
|HT_29       | word       | 256x9         | LUT            | 
|HT_29       | word       | 512x9         | LUT            | 
|HT_29       | word       | 256x9         | LUT            | 
|HT_30       | word       | 256x9         | LUT            | 
|HT_30       | word       | 512x9         | LUT            | 
|HT_30       | word       | 256x9         | LUT            | 
|HT_31       | word       | 256x9         | LUT            | 
|HT_31       | word       | 512x9         | LUT            | 
|HT_31       | word       | 256x9         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 62 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HT_02       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_02       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_03       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_03       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_05       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_05       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_06       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_06       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_07       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_07       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_08       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_08       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_09       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_09       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_10       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_10       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_11       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_11       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_12       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_12       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_13       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_13       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_15       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_15       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_16       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_16       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_17       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_17       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_18       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_18       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_19       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_19       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_20       | (0 or C)+((A:0xffff)*B or 0) | 16     | 7      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_20       | (0 or C)+((A:0xffff)*B or 0) | 16     | 7      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_21       | (0 or C)+((A:0xffff)*B or 0) | 16     | 9      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_21       | (0 or C)+((A:0xffff)*B or 0) | 16     | 9      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_22       | (0 or C)+((A:0xffff)*B or 0) | 16     | 11     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_22       | (0 or C)+((A:0xffff)*B or 0) | 16     | 11     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_23       | (0 or C)+((A:0xffff)*B or 0) | 16     | 14     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_23       | (0 or C)+((A:0xffff)*B or 0) | 16     | 14     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_24       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_24       | (0 or C)+((A:0xffff)*B or 0) | 16     | 5      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_25       | (0 or C)+((A:0xffff)*B or 0) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_25       | (0 or C)+((A:0xffff)*B or 0) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_26       | (0 or C)+((A:0xffff)*B or 0) | 16     | 7      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_26       | (0 or C)+((A:0xffff)*B or 0) | 16     | 7      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_27       | (0 or C)+((A:0xffff)*B or 0) | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_27       | (0 or C)+((A:0xffff)*B or 0) | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_28       | (0 or C)+((A:0xffff)*B or 0) | 16     | 9      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_28       | (0 or C)+((A:0xffff)*B or 0) | 16     | 9      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_29       | (0 or C)+((A:0xffff)*B or 0) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_29       | (0 or C)+((A:0xffff)*B or 0) | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_30       | (0 or C)+((A:0xffff)*B or 0) | 16     | 12     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_30       | (0 or C)+((A:0xffff)*B or 0) | 16     | 12     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_31       | (0 or C)+((A:0xffff)*B or 0) | 16     | 14     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HT_31       | (0 or C)+((A:0xffff)*B or 0) | 16     | 14     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1011 ; free virtual = 5684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 963 ; free virtual = 5636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 62 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:03:09 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 979 ; free virtual = 5652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:08 ; elapsed = 00:03:12 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:08 ; elapsed = 00:03:12 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:03:14 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:09 ; elapsed = 00:03:14 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HT_02       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_03       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_05       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_06       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_07       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_08       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_09       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_10       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_11       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_12       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_13       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_15       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_16       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_17       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_18       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_19       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_20       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_21       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_22       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_23       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_24       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_25       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_26       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_27       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_28       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_29       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_30       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
|HT_31       | Dynamic     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |main_data_fifo |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |main_data_fifo |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   174|
|4     |DSP48E1        |    28|
|5     |LUT1           |   106|
|6     |LUT2           |   911|
|7     |LUT3           |   561|
|8     |LUT4           |   752|
|9     |LUT5           |  1023|
|10    |LUT6           |  4658|
|11    |MUXF7          |   329|
|12    |RAMB36E1       |    16|
|28    |FDRE           |  1600|
|29    |FDSE           |     5|
|30    |IBUF           |    10|
|31    |OBUF           |    16|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:09 ; elapsed = 00:03:14 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 978 ; free virtual = 5650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 3417.191 ; gain = 0.000 ; free physical = 1019 ; free virtual = 5692
Synthesis Optimization Complete : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 3417.191 ; gain = 31.551 ; free physical = 1019 ; free virtual = 5692
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.dcp' for cell 'FIFO/FIFO'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3417.191 ; gain = 0.000 ; free physical = 1110 ; free virtual = 5782
INFO: [Netlist 29-17] Analyzing 560 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file /home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file /home/builder/.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'FIFO/FIFO/U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.xdc] for cell 'FIFO/FIFO/U0'
Parsing XDC File [/tmp/tmp.CyET09/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.CyET09/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/main_data_fifo/main_data_fifo.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.191 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 150f4666
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:18 . Memory (MB): peak = 3417.191 ; gain = 135.602 ; free physical = 1316 ; free virtual = 5989
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3425.195 ; gain = 8.004 ; free physical = 1318 ; free virtual = 5992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab447f9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3431.133 ; gain = 5.938 ; free physical = 1312 ; free virtual = 5986

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_03/x_val1_i_2__0 into driver instance hf_decoder/LUT_03/x_val1_i_7__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_06/x_val1_i_2__2 into driver instance hf_decoder/LUT_06/x_val1_i_8__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_07/x_val1_i_3__3 into driver instance hf_decoder/LUT_07/x_val1_i_12__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_08/x_val1_i_1__3 into driver instance hf_decoder/LUT_08/x_val1_i_5__4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_11/x_val1_i_3__5 into driver instance hf_decoder/LUT_11/x_val1_i_11__5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_12/x_val1_i_3__6 into driver instance hf_decoder/LUT_12/x_val1_i_9__7, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_13/x_val1_i_3__7 into driver instance hf_decoder/LUT_13/x_val1_i_16__4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hf_decoder/LUT_15/x_val1_i_2__6 into driver instance hf_decoder/LUT_15/x_val1_i_8__8, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 28 inverter(s) to 56 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19a066eaa

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3431.133 ; gain = 0.000 ; free physical = 1136 ; free virtual = 5809
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f96f90fa

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3431.133 ; gain = 0.000 ; free physical = 1136 ; free virtual = 5809
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a9e8e3f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3431.133 ; gain = 0.000 ; free physical = 1135 ; free virtual = 5809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a9e8e3f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3463.148 ; gain = 32.016 ; free physical = 1135 ; free virtual = 5809
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a9e8e3f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3463.148 ; gain = 32.016 ; free physical = 1135 ; free virtual = 5809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a9e8e3f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3463.148 ; gain = 32.016 ; free physical = 1135 ; free virtual = 5809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              37  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               1  |                                             10  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              3  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3463.148 ; gain = 0.000 ; free physical = 1135 ; free virtual = 5809
Ending Logic Optimization Task | Checksum: fa7d7f18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3463.148 ; gain = 32.016 ; free physical = 1135 ; free virtual = 5809

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 34
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 23180664d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1325 ; free virtual = 5999
Ending Power Optimization Task | Checksum: 23180664d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3705.102 ; gain = 241.953 ; free physical = 1329 ; free virtual = 6003

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19327d673

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1150 ; free virtual = 5824
Ending Final Cleanup Task | Checksum: 19327d673

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1317 ; free virtual = 5991

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1317 ; free virtual = 5991
Ending Netlist Obfuscation Task | Checksum: 19327d673

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1317 ; free virtual = 5991
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3705.102 ; gain = 287.910 ; free physical = 1317 ; free virtual = 5991
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1257 ; free virtual = 5932
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18503828f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1257 ; free virtual = 5932
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1257 ; free virtual = 5932

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4127928

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1288 ; free virtual = 5963

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb70128e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1307 ; free virtual = 5981

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb70128e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1307 ; free virtual = 5981
Phase 1 Placer Initialization | Checksum: 1bb70128e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1307 ; free virtual = 5981

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184823ed1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1296 ; free virtual = 5971

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1067983bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1296 ; free virtual = 5971

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1067983bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1296 ; free virtual = 5971

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 418 LUTNM shape to break, 84 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 92, two critical 326, total 418, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 451 nets or LUTs. Breaked 418 LUTs, combined 33 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1265 ; free virtual = 5941

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          418  |             33  |                   451  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          418  |             33  |                   451  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 7dbb86e4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1264 ; free virtual = 5941
Phase 2.4 Global Placement Core | Checksum: 18398bb3d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1263 ; free virtual = 5940
Phase 2 Global Placement | Checksum: 18398bb3d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1267 ; free virtual = 5943

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7cdb12b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1266 ; free virtual = 5942

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13bed5f96

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1266 ; free virtual = 5942

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8c67595

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1266 ; free virtual = 5943

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14414bbc2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1266 ; free virtual = 5943

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ade0187e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1263 ; free virtual = 5940

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fabf3c06

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5935

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13fdbcd84

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5935

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20e2ed5be

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5935

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14213bea7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1258 ; free virtual = 5934
Phase 3 Detail Placement | Checksum: 14213bea7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1258 ; free virtual = 5934

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f096fad9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-3680.662 |
Phase 1 Physical Synthesis Initialization | Checksum: cce278b0

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1251 ; free virtual = 5927
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e2048de8

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1250 ; free virtual = 5927
Phase 4.1.1.1 BUFG Insertion | Checksum: f096fad9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1251 ; free virtual = 5928

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.919. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15ad9e613

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925
Phase 4.1 Post Commit Optimization | Checksum: 15ad9e613

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ad9e613

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15ad9e613

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925
Phase 4.3 Placer Reporting | Checksum: 15ad9e613

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e6141232

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925
Ending Placer Task | Checksum: 8d1a44ed

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5925
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1273 ; free virtual = 5950
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.50s |  WALL: 0.56s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1247 ; free virtual = 5924

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-2912.176 |
Phase 1 Physical Synthesis Initialization | Checksum: 95fd71a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5920
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-2912.176 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 95fd71a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5920

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-2912.176 |
INFO: [Physopt 32-702] Processed net led_OBUF[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net hf_decoder/LUT_29/buffer[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_29/buffer[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-2920.280 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_29/buffer_reg[7]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/led0[6]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.904 | TNS=-2919.904 |
INFO: [Physopt 32-702] Processed net led_OBUF[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/led0[3]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2919.282 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[0].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[0]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2919.045 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[1].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[1]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2918.808 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[2].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[2]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2918.571 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[3].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[3]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2918.334 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[4].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[4]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.884 | TNS=-2918.109 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[6].  Re-placed instance hf_decoder/LUT_27/x_linval_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_linval_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.882 | TNS=-2917.884 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net FIFO_mux/gr. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIFO_mux/gr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.876 | TNS=-2890.987 |
INFO: [Physopt 32-702] Processed net led_OBUF[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[5].  Re-placed instance hf_decoder/LUT_27/buffer_reg[7]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.875 | TNS=-2891.146 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[1].  Re-placed instance hf_decoder/LUT_18/buffer_reg[8]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.867 | TNS=-2891.512 |
INFO: [Physopt 32-702] Processed net led_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_25/buffer_reg[7]_0[4].  Re-placed instance hf_decoder/LUT_25/buffer_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_25/buffer_reg[7]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.859 | TNS=-2891.599 |
INFO: [Physopt 32-702] Processed net led_OBUF[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/led0[0]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.858 | TNS=-2891.280 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/buffer[8].  Re-placed instance hf_decoder/LUT_27/buffer_reg[8]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/buffer[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.858 | TNS=-2891.561 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[4].  Re-placed instance hf_decoder/LUT_27/buffer_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.857 | TNS=-2891.548 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_25/buffer[9].  Re-placed instance hf_decoder/LUT_25/buffer_reg[9]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_25/buffer[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.857 | TNS=-2891.942 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[0].  Re-placed instance hf_decoder/LUT_18/buffer_reg[7]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.857 | TNS=-2892.056 |
INFO: [Physopt 32-81] Processed net hf_decoder/LUT_27/bit_counter_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/bit_counter_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.857 | TNS=-2899.573 |
INFO: [Physopt 32-81] Processed net hf_decoder/LUT_27/bit_counter_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/bit_counter_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.856 | TNS=-2902.583 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_27/buffer[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/led0[1]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.850 | TNS=-2902.197 |
INFO: [Physopt 32-663] Processed net hf_decoder/region0_count_in_save_reg_n_0_[0][1][2].  Re-placed instance hf_decoder/region0_count_in_save_reg[0][1][2]
INFO: [Physopt 32-735] Processed net hf_decoder/region0_count_in_save_reg_n_0_[0][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.849 | TNS=-2893.143 |
INFO: [Physopt 32-702] Processed net led_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_22/buffer_reg[12]_0[1].  Re-placed instance hf_decoder/LUT_22/buffer_reg[8]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_22/buffer_reg[12]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.847 | TNS=-2893.145 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_25/buffer[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_10/led[13]_i_2_n_0.  Re-placed instance hf_decoder/LUT_10/led[13]_i_2
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.839 | TNS=-2893.137 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/region0_count_in_save_reg_n_0_[1][1][2].  Re-placed instance hf_decoder/region0_count_in_save_reg[1][1][2]
INFO: [Physopt 32-735] Processed net hf_decoder/region0_count_in_save_reg_n_0_[1][1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.839 | TNS=-2890.038 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_10/led[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/led_reg[13]_i_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/led_reg[13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/x_val1_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.836 | TNS=-2890.030 |
INFO: [Physopt 32-663] Processed net hf_decoder/region1_count_in_save_reg[1][1]_7[2].  Re-placed instance hf_decoder/region1_count_in_save_reg[1][1][2]
INFO: [Physopt 32-735] Processed net hf_decoder/region1_count_in_save_reg[1][1]_7[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.831 | TNS=-2861.146 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_22/buffer[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/x_val1_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/led[13]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.820 | TNS=-2861.070 |
INFO: [Physopt 32-702] Processed net led_OBUF[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_26/led_reg[4]_i_9.  Re-placed instance hf_decoder/LUT_26/led[4]_i_4
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_26/led_reg[4]_i_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.803 | TNS=-2860.877 |
INFO: [Physopt 32-702] Processed net hf_decoder/region0_count_in_save_reg_n_0_[0][1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/buffer[7]_i_2__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_13/axiiv12_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.790 | TNS=-2860.231 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[0].  Re-placed instance hf_decoder/LUT_18/buffer_reg[7]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_18/buffer_reg[12]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.790 | TNS=-2860.118 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/buffer_reg[7]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/buffer[7]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_13/axiiv114_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.773 | TNS=-2857.193 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_22/bit_counter_reg[1]_0.  Re-placed instance hf_decoder/LUT_22/bit_counter_reg[1]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_22/bit_counter_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.770 | TNS=-2857.028 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_20/buffer_reg[12]_0[1].  Re-placed instance hf_decoder/LUT_20/buffer_reg[8]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_20/buffer_reg[12]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.768 | TNS=-2856.473 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_29/buffer[8]_repN.  Re-placed instance hf_decoder/LUT_29/buffer_reg[8]_replica
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_29/buffer[8]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.765 | TNS=-2856.300 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_13/axiiv12_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_13/buffer[16]_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_13/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/bram_addra[9]_i_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/table_num[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bram_addra[9]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra_reg[9]_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bram_addra[9]_i_86_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_11/bit_counter[4]_i_56__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-2832.473 |
INFO: [Physopt 32-702] Processed net led_OBUF[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_10/led[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/led_reg[14]_i_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/x_val1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/led[14]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.755 | TNS=-2832.470 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/buffer[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/led_reg[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_26/led[14]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.755 | TNS=-2832.420 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_29/buffer_reg[7]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_31/x_val1_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.753 | TNS=-2832.418 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_15/buffer_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_15/x_val1_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.749 | TNS=-2832.384 |
INFO: [Physopt 32-702] Processed net led_OBUF[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_13/bit_counter_reg_n_0_[0].  Re-placed instance hf_decoder/LUT_13/bit_counter_reg[0]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_13/bit_counter_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.745 | TNS=-2832.874 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_10/led[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_15/x_val1_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.737 | TNS=-2832.819 |
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bram_addra[9]_i_86_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_11/bit_counter[4]_i_51__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.736 | TNS=-2831.968 |
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bram_addra[9]_i_86_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_11/bit_counter[4]_i_60__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-2820.053 |
INFO: [Physopt 32-702] Processed net led_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_26/led_reg[6]_i_9.  Re-placed instance hf_decoder/LUT_26/led[6]_i_4
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_26/led_reg[6]_i_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-2819.874 |
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bram_addra[9]_i_86_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/bit_counter[4]_i_49__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/region2_start2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/bram_addra[9]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_11/region0_count[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_30/buffer[6]_i_1__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100mhz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100mhz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-2819.874 |
Phase 3 Critical Path Optimization | Checksum: 95fd71a3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1253 ; free virtual = 5930

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-2819.874 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[4].  Re-placed instance hf_decoder/LUT_30/buffer_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.719 | TNS=-2819.853 |
INFO: [Physopt 32-702] Processed net led_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_26/buffer[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/led0[4]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_10/led[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-2819.516 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_12/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/region0_count_in_save_reg_n_0_[0][1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_12/buffer[6]_i_1__6_n_0. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_12/buffer[6]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_12/buffer[8]_i_3__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.717 | TNS=-2818.816 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_25/buffer[9].  Re-placed instance hf_decoder/LUT_25/buffer_reg[9]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_25/buffer[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.716 | TNS=-2819.022 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_29/buffer[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_29/buffer[8]_i_1__20_n_0. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_29/buffer[8]_i_1__20_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_29/buffer[9]_i_2__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.716 | TNS=-2817.524 |
INFO: [Physopt 32-702] Processed net led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_22/buffer[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_26/led_reg[0]_i_9.  Re-placed instance hf_decoder/LUT_26/led[0]_i_4
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_26/led_reg[0]_i_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.714 | TNS=-2817.435 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_23/buffer_reg[12]_0[4].  Re-placed instance hf_decoder/LUT_23/buffer_reg[11]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_23/buffer_reg[12]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.712 | TNS=-2817.274 |
INFO: [Physopt 32-702] Processed net led_OBUF[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hf_decoder/LUT_10/D[5]. Critical path length was reduced through logic transformation on cell hf_decoder/LUT_10/led[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_26/led_reg[5]_i_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.708 | TNS=-2817.107 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_25/buffer[9].  Re-placed instance hf_decoder/LUT_25/buffer_reg[9]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_25/buffer[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.705 | TNS=-2816.456 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[3].  Re-placed instance hf_decoder/LUT_30/buffer_reg[5]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/buffer_reg[7]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.704 | TNS=-2816.310 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_19/buffer_reg[12]_0[3].  Re-placed instance hf_decoder/LUT_19/buffer_reg[10]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_19/buffer_reg[12]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.704 | TNS=-2815.821 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[4].  Re-placed instance hf_decoder/LUT_27/buffer_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2815.818 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_23/x_linbit_counter_reg[0].  Re-placed instance hf_decoder/LUT_23/x_linbit_counter_reg[0]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_23/x_linbit_counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2815.518 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_23/x_linbit_counter_reg[1].  Re-placed instance hf_decoder/LUT_23/x_linbit_counter_reg[1]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_23/x_linbit_counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2815.218 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/x_linbit_counter_reg[2].  Re-placed instance hf_decoder/LUT_30/x_linbit_counter_reg[2]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/x_linbit_counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2815.037 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/x_linbit_counter_reg[3].  Re-placed instance hf_decoder/LUT_30/x_linbit_counter_reg[3]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/x_linbit_counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2814.997 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[6].  Re-placed instance hf_decoder/LUT_30/x_linval_reg[6]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2814.957 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[8].  Re-placed instance hf_decoder/LUT_30/x_linval_reg[8]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-2814.917 |
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[9].  Re-placed instance hf_decoder/LUT_30/x_linval_reg[9]
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_30/x_linval_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.701 | TNS=-2814.877 |
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_27/buffer_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/region0_count_in_save_reg_n_0_[0][1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hf_decoder/LUT_27/buffer[7]_i_3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hf_decoder/LUT_13/bit_counter[4]_i_7__23_0.  Re-placed instance hf_decoder/LUT_13/buffer[11]_i_4__6
INFO: [Physopt 32-735] Processed net hf_decoder/LUT_13/bit_counter[4]_i_7__23_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.701 | TNS=-2814.274 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.701 | TNS=-2814.274 |
Phase 4 Critical Path Optimization | Checksum: 95fd71a3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1252 ; free virtual = 5929
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1252 ; free virtual = 5929
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.701 | TNS=-2814.274 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.218  |         97.901  |            6  |              0  |                    65  |           0  |           2  |  00:00:29  |
|  Total          |          0.218  |         97.901  |            6  |              0  |                    65  |           0  |           3  |  00:00:29  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1252 ; free virtual = 5929
Ending Physical Synthesis Task | Checksum: 12ae89958

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1252 ; free virtual = 5929
INFO: [Common 17-83] Releasing license: Implementation
275 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1258 ; free virtual = 5935
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 73719934 ConstDB: 0 ShapeSum: 46190bfb RouteDB: 0
Post Restoration Checksum: NetGraph: beb737fe NumContArr: f81f12a5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1b6d64aa3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1127 ; free virtual = 5805

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b6d64aa3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1095 ; free virtual = 5772

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b6d64aa3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1095 ; free virtual = 5772
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bd09a072

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1074 ; free virtual = 5751
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.621 | TNS=-2420.362| WHS=-0.301 | THS=-41.250|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8959
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8959
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 114928118

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5753

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 114928118

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5753
Phase 3 Initial Routing | Checksum: 274fc0cb3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1071 ; free virtual = 5749
INFO: [Route 35-580] Design has 346 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                |
+====================+===================+====================================+
| sys_clk_pin        | sys_clk_pin       | hf_decoder/LUT_18/buffer_reg[13]/D |
| sys_clk_pin        | sys_clk_pin       | hf_decoder/LUT_22/buffer_reg[7]/D  |
| sys_clk_pin        | sys_clk_pin       | hf_decoder/LUT_12/buffer_reg[7]/D  |
| sys_clk_pin        | sys_clk_pin       | hf_decoder/LUT_12/buffer_reg[3]/D  |
| sys_clk_pin        | sys_clk_pin       | hf_decoder/LUT_13/buffer_reg[14]/D |
+--------------------+-------------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8091
 Number of Nodes with overlaps = 2968
 Number of Nodes with overlaps = 1447
 Number of Nodes with overlaps = 859
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.897 | TNS=-3844.419| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21059b604

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1074 ; free virtual = 5752

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2373
 Number of Nodes with overlaps = 1324
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.224 | TNS=-4217.276| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a8dc9c53

Time (s): cpu = 00:03:02 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1067 ; free virtual = 5745
Phase 4 Rip-up And Reroute | Checksum: 1a8dc9c53

Time (s): cpu = 00:03:02 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1067 ; free virtual = 5745

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e34deb5a

Time (s): cpu = 00:03:04 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1071 ; free virtual = 5749
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.850 | TNS=-3771.493| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11f9b0eb9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11f9b0eb9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748
Phase 5 Delay and Skew Optimization | Checksum: 11f9b0eb9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:41 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 128c82a50

Time (s): cpu = 00:03:05 ; elapsed = 00:01:42 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.730 | TNS=-3660.089| WHS=0.139  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 128c82a50

Time (s): cpu = 00:03:05 ; elapsed = 00:01:42 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748
Phase 6 Post Hold Fix | Checksum: 128c82a50

Time (s): cpu = 00:03:05 ; elapsed = 00:01:42 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23693 %
  Global Horizontal Routing Utilization  = 2.97357 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y34 -> INT_L_X20Y34

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 956d2d7e

Time (s): cpu = 00:03:06 ; elapsed = 00:01:42 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1070 ; free virtual = 5748

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 956d2d7e

Time (s): cpu = 00:03:06 ; elapsed = 00:01:42 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1068 ; free virtual = 5746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133164ae7

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1068 ; free virtual = 5746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.730 | TNS=-3660.089| WHS=0.139  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 133164ae7

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1068 ; free virtual = 5746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1115 ; free virtual = 5793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:44 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1115 ; free virtual = 5793
# write_bitstream -force /tmp/tmp.CyET09/obj/out.bit
Command: write_bitstream -force /tmp/tmp.CyET09/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_02/x_val1 input hf_decoder/LUT_02/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_02/x_val1 input hf_decoder/LUT_02/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_03/x_val1 input hf_decoder/LUT_03/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_03/x_val1 input hf_decoder/LUT_03/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_05/x_val1 input hf_decoder/LUT_05/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_05/x_val1 input hf_decoder/LUT_05/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_06/x_val1 input hf_decoder/LUT_06/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_06/x_val1 input hf_decoder/LUT_06/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_07/x_val1 input hf_decoder/LUT_07/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_07/x_val1 input hf_decoder/LUT_07/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_08/x_val1 input hf_decoder/LUT_08/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_08/x_val1 input hf_decoder/LUT_08/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_09/x_val1 input hf_decoder/LUT_09/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_09/x_val1 input hf_decoder/LUT_09/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_10/x_val1 input hf_decoder/LUT_10/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_10/x_val1 input hf_decoder/LUT_10/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_11/x_val1 input hf_decoder/LUT_11/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_11/x_val1 input hf_decoder/LUT_11/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_12/x_val1 input hf_decoder/LUT_12/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_12/x_val1 input hf_decoder/LUT_12/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_13/x_val1 input hf_decoder/LUT_13/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_13/x_val1 input hf_decoder/LUT_13/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_15/x_val1 input hf_decoder/LUT_15/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_15/x_val1 input hf_decoder/LUT_15/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_16/x_val1 input hf_decoder/LUT_16/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_16/x_val1 input hf_decoder/LUT_16/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_17/x_val1 input hf_decoder/LUT_17/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_17/x_val1 input hf_decoder/LUT_17/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_18/x_val1 input hf_decoder/LUT_18/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_18/x_val1 input hf_decoder/LUT_18/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_19/x_val1 input hf_decoder/LUT_19/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_19/x_val1 input hf_decoder/LUT_19/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_20/x_val1 input hf_decoder/LUT_20/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_20/x_val1 input hf_decoder/LUT_20/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_21/x_val1 input hf_decoder/LUT_21/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_21/x_val1 input hf_decoder/LUT_21/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_22/x_val1 input hf_decoder/LUT_22/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_22/x_val1 input hf_decoder/LUT_22/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_23/x_val1 input hf_decoder/LUT_23/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_23/x_val1 input hf_decoder/LUT_23/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_24/x_val1 input hf_decoder/LUT_24/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_24/x_val1 input hf_decoder/LUT_24/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_25/x_val1 input hf_decoder/LUT_25/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_25/x_val1 input hf_decoder/LUT_25/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_26/x_val1 input hf_decoder/LUT_26/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_26/x_val1 input hf_decoder/LUT_26/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_27/x_val1 input hf_decoder/LUT_27/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_27/x_val1 input hf_decoder/LUT_27/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_28/x_val1 input hf_decoder/LUT_28/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_28/x_val1 input hf_decoder/LUT_28/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_29/x_val1 input hf_decoder/LUT_29/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_29/x_val1 input hf_decoder/LUT_29/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_30/x_val1 input hf_decoder/LUT_30/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_30/x_val1 input hf_decoder/LUT_30/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_31/x_val1 input hf_decoder/LUT_31/x_val1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hf_decoder/LUT_31/x_val1 input hf_decoder/LUT_31/x_val1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_02/x_val1 output hf_decoder/LUT_02/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_03/x_val1 output hf_decoder/LUT_03/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_05/x_val1 output hf_decoder/LUT_05/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_06/x_val1 output hf_decoder/LUT_06/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_07/x_val1 output hf_decoder/LUT_07/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_08/x_val1 output hf_decoder/LUT_08/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_09/x_val1 output hf_decoder/LUT_09/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_10/x_val1 output hf_decoder/LUT_10/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_11/x_val1 output hf_decoder/LUT_11/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_12/x_val1 output hf_decoder/LUT_12/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_13/x_val1 output hf_decoder/LUT_13/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_15/x_val1 output hf_decoder/LUT_15/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_16/x_val1 output hf_decoder/LUT_16/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_17/x_val1 output hf_decoder/LUT_17/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_18/x_val1 output hf_decoder/LUT_18/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_19/x_val1 output hf_decoder/LUT_19/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_20/x_val1 output hf_decoder/LUT_20/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_21/x_val1 output hf_decoder/LUT_21/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_22/x_val1 output hf_decoder/LUT_22/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_23/x_val1 output hf_decoder/LUT_23/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_24/x_val1 output hf_decoder/LUT_24/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_25/x_val1 output hf_decoder/LUT_25/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_26/x_val1 output hf_decoder/LUT_26/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_27/x_val1 output hf_decoder/LUT_27/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_28/x_val1 output hf_decoder/LUT_28/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_29/x_val1 output hf_decoder/LUT_29/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_30/x_val1 output hf_decoder/LUT_30/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hf_decoder/LUT_31/x_val1 output hf_decoder/LUT_31/x_val1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_02/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_03/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_05/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_06/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_07/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_08/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_09/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_10/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_11/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_12/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_13/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_15/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_16/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_17/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_18/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_19/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_20/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_21/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_22/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_23/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_24/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_25/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_26/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_27/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_28/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_29/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_30/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell hf_decoder/LUT_31/x_val1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC RTSTAT-10] No routable loads: 3 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIFO/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, and FIFO/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 114 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.CyET09/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3705.102 ; gain = 0.000 ; free physical = 1090 ; free virtual = 5776
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 11:42:36 2022...
