{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727146543138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727146543138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 20:55:43 2024 " "Processing started: Mon Sep 23 20:55:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727146543138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146543138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146543138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727146543666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727146543666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/shiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/shiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "core/shiftRows.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/shiftRows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shiftrows_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shiftrows_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows_tb " "Found entity 1: shiftRows_tb" {  } { { "testbenches/shiftRows_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/shiftRows_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top_tb " "Found entity 1: cpu_top_tb" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/cpu_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "core/zeroExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "core/signExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector " "Found entity 1: Regfile_vector" {  } { { "core/Regfile_vector.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/Regfile_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_scalar " "Found entity 1: Regfile_scalar" {  } { { "core/Regfile_scalar.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/Regfile_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "core/PC_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/PC_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "core/MemoryWriteback_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memoryloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memoryloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLoader " "Found entity 1: MemoryLoader" {  } { { "core/MemoryLoader.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/MemoryLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "core/hazard_detection_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "core/forwarding_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "core/FetchDecode_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "core/controlUnit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/comparator_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/comparator_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_branch " "Found entity 1: comparator_branch" {  } { { "core/comparator_branch.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/comparator_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cpu-pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cpu-pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "core/CPU-Pipelined.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/CPU-Pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "core/adder_16.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "core/adder_8bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/adder_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_16bits " "Found entity 1: mux_2inputs_16bits" {  } { { "core/mux_2inputs_16bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_8bits " "Found entity 1: mux_2inputs_8bits" {  } { { "core/mux_2inputs_8bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu_vectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu_vectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_vectorial " "Found entity 1: ALU_vectorial" {  } { { "core/ALU_vectorial.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_20bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_20bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_20bits " "Found entity 1: mux_2inputs_20bits" {  } { { "core/mux_2inputs_20bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_20bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_128bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_128bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_128bits " "Found entity 1: mux_2inputs_128bits" {  } { { "core/mux_2inputs_128bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_128bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/substractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/substractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_branch " "Found entity 1: substractor_branch" {  } { { "core/substractor_branch.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/substractor_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs_16bits " "Found entity 1: mux_3inputs_16bits" {  } { { "core/mux_3inputs_16bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_3inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "core/AddRoundKey.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/addroundkey_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/addroundkey_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey_tb " "Found entity 1: AddRoundKey_tb" {  } { { "testbenches/AddRoundKey_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/AddRoundKey_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mixcolumns.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "core/mixColumns.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mixColumns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mixcolumns_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mixcolumns_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns_tb " "Found entity 1: mixColumns_tb" {  } { { "testbenches/mixColumns_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/mixColumns_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727146552238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 adder_16:pc_add " "Elaborating entity \"adder_16\" for hierarchy \"adder_16:pc_add\"" {  } { { "top.sv" "pc_add" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_16bits mux_2inputs_16bits:mux_2inputs_PC " "Elaborating entity \"mux_2inputs_16bits\" for hierarchy \"mux_2inputs_16bits:mux_2inputs_PC\"" {  } { { "top.sv" "mux_2inputs_PC" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "top.sv" "pc_reg" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memory\"" {  } { { "top.sv" "rom_memory" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552323 ""}  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727146552323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ef1 " "Found entity 1: altsyncram_0ef1" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ef1 ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated " "Elaborating entity \"altsyncram_0ef1\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_0ef1.tdf" "rden_decode" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_0ef1.tdf" "mux2" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "top.sv" "FetchDecode_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_hazard_detection " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_hazard_detection\"" {  } { { "top.sv" "u_hazard_detection" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "top.sv" "control_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_20bits mux_2inputs_20bits:mux_2inputs_nop " "Elaborating entity \"mux_2inputs_20bits\" for hierarchy \"mux_2inputs_20bits:mux_2inputs_nop\"" {  } { { "top.sv" "mux_2inputs_nop" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zero_extend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zero_extend_instance\"" {  } { { "top.sv" "zero_extend_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_branch substractor_branch:branch_label_pc " "Elaborating entity \"substractor_branch\" for hierarchy \"substractor_branch:branch_label_pc\"" {  } { { "top.sv" "branch_label_pc" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_scalar Regfile_scalar:regfile_instance " "Elaborating entity \"Regfile_scalar\" for hierarchy \"Regfile_scalar:regfile_instance\"" {  } { { "top.sv" "regfile_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector Regfile_vector:vector_instance " "Elaborating entity \"Regfile_vector\" for hierarchy \"Regfile_vector:vector_instance\"" {  } { { "top.sv" "vector_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_branch comparator_branch:comparator_instance " "Elaborating entity \"comparator_branch\" for hierarchy \"comparator_branch:comparator_instance\"" {  } { { "top.sv" "comparator_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "top.sv" "DecodeExecute_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs_16bits mux_3inputs_16bits:mux_alu_forward_A " "Elaborating entity \"mux_3inputs_16bits\" for hierarchy \"mux_3inputs_16bits:mux_alu_forward_A\"" {  } { { "top.sv" "mux_alu_forward_A" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_escalar " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_escalar\"" {  } { { "top.sv" "ALU_escalar" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_vectorial ALU_vectorial:ALU_vectorial_instance " "Elaborating entity \"ALU_vectorial\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\"" {  } { { "top.sv" "ALU_vectorial_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey ALU_vectorial:ALU_vectorial_instance\|AddRoundKey:AddRoundKey_instance " "Elaborating entity \"AddRoundKey\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|AddRoundKey:AddRoundKey_instance\"" {  } { { "core/ALU_vectorial.sv" "AddRoundKey_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance " "Elaborating entity \"shiftRows\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance\"" {  } { { "core/ALU_vectorial.sv" "shiftRows_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_instance " "Elaborating entity \"mixColumns\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_instance\"" {  } { { "core/ALU_vectorial.sv" "mixColumns_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552803 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "const_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"const_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727146552803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryLoader ALU_vectorial:ALU_vectorial_instance\|MemoryLoader:MemoryLoader_instance " "Elaborating entity \"MemoryLoader\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|MemoryLoader:MemoryLoader_instance\"" {  } { { "core/ALU_vectorial.sv" "MemoryLoader_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_instance " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_instance\"" {  } { { "top.sv" "forwarding_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "top.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_instance\"" {  } { { "top.sv" "RAM_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM.mif " "Parameter \"init_file\" = \"./RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727146552878 ""}  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727146552878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spq2 " "Found entity 1: altsyncram_spq2" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146552961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146552961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spq2 RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated " "Elaborating entity \"altsyncram_spq2\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146552961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146553024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146553024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_spq2.tdf" "decode2" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146553029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146553082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146553082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_spq2.tdf" "mux4" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146553084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727146553150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146553150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5 " "Elaborating entity \"mux_0jb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5\"" {  } { { "db/altsyncram_spq2.tdf" "mux5" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146553150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "top.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146553238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_128bits mux_2inputs_128bits:mux_vector_2inputs_writeback " "Elaborating entity \"mux_2inputs_128bits\" for hierarchy \"mux_2inputs_128bits:mux_vector_2inputs_writeback\"" {  } { { "top.sv" "mux_vector_2inputs_writeback" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146553268 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 315 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a8 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a9 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a10 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a11 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a12 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a13 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a14 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a15 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a32 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a33 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a34 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a35 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a36 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a37 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a38 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a39 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a40 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a41 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a42 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a43 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a44 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a45 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a46 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a47 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a48 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a49 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a50 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a51 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a52 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a53 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a54 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a55 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a56 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a57 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a58 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a59 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a60 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a61 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a62 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a63 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a64 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a65 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a66 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a67 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a68 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a69 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a70 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a71 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a72 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a73 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a74 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a75 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a76 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a77 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a78 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a79 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a80 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a81 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a82 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a83 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a84 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a85 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a86 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a87 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a88 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a89 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a90 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a91 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a92 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a93 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a94 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a95 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a96 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a97 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a98 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a99 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a100 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a101 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a102 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a103 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a104 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a105 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a106 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a107 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a108 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a109 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a110 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a111 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a112 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a113 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a114 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a115 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a116 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a117 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a118 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a119 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a120 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a121 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a122 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a123 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a124 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a125 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a126 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a127 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a128 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a129 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a130 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a131 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a132 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a133 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a134 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 2991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a135 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a136 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a137 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a138 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a139 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a140 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a141 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a142 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a143 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a144 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a145 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a146 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a147 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a148 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a149 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a150 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a151 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a152 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a153 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a154 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a155 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a156 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a157 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a158 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a159 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554103 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_0ef1:auto_generated|ram_block1a159"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727146554103 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727146554103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727146554422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5564 " "5564 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727146554478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727146554772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727146554772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554919 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727146554919 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727146554919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727146554920 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727146554920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727146554920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727146554971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 20:55:54 2024 " "Processing ended: Mon Sep 23 20:55:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727146554971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727146554971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727146554971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727146554971 ""}
