module top_module(
	output wire one
);
  
  assign one = 1;
  
endmodule
