{
  "design": {
    "design_info": {
      "boundary_crc": "0xC1CC39B4E14408EA",
      "device": "xc7a200tffg1156-2",
      "name": "design_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ddr3_hier": {
        "proc_sys_reset_0": "",
        "mig_7series_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_us_df": ""
          },
          "s01_couplers": {
            "auto_us_df": ""
          },
          "s02_couplers": {
            "auto_us_df": ""
          },
          "s03_couplers": {
            "auto_us_df": ""
          },
          "s04_couplers": {
            "auto_us_df": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "auto_cc": ""
          }
        }
      },
      "mb_hier": {
        "rst_microblaze_0_clk_wiz_1_100M": "",
        "mdm_1": "",
        "microblaze_0_xlconcat": "",
        "microblaze_0": "",
        "microblaze_0_axi_intc": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        },
        "axi_timer_0": "",
        "xlconstant_0": ""
      },
      "sysclk_hier": {
        "gt_clock": "",
        "clk_wiz": ""
      },
      "xlconcat_0": "",
      "periph_interconnect_hier": {
        "periph_interconnect": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {}
        }
      },
      "tft_hier": {
        "axi_tft": "",
        "axi_timer_pwm": ""
      },
      "vio_usr": "",
      "clock_hier": {
        "hmc1031_0": "",
        "clk_wiz_0": "",
        "hmc1033_0": ""
      },
      "adc_hier": {
        "syncron_0": "",
        "xlconstant_0": "",
        "proc_sys_reset_0": "",
        "axi_dma_0": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "s02_couplers": {},
          "s03_couplers": {},
          "s04_couplers": {},
          "s05_couplers": {},
          "s06_couplers": {},
          "s07_couplers": {},
          "m00_couplers": {
            "auto_cc": "",
            "auto_ss_k": ""
          }
        },
        "xlconstant_1": "",
        "adc8_tcb_0": "",
        "adc8_0": ""
      },
      "axi_gpio_usr": "",
      "fft_hier": {
        "axi_dma_0": "",
        "xlconstant_0": "",
        "xlconstant_1": "",
        "axis_dwidth_converter_0": "",
        "axis_dwidth_converter_1": "",
        "xfft_0": ""
      }
    },
    "interface_ports": {
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "tft_lcd": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:vga_rtl:1.0"
      },
      "hmc1031": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:hmc1031_rtl:1.0"
      },
      "hmc1033": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:hmc1033_io_rtl:1.0"
      },
      "adc8": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:adc8_intf_rtl:1.0"
      },
      "adc0_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc1_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc2_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc3_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc4_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc5_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc6_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      },
      "adc7_dq": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
      }
    },
    "ports": {
      "sys_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tft_lcd_pwm": {
        "direction": "O"
      },
      "usr_btn": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "usr_sw": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "glclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clock_hier/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "5000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_in": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_gt_clock_0_1_clkout",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "usr_led_a": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "usr_led_b": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "ddr3_hier": {
        "interface_ports": {
          "DDR3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_ref": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_0"
          },
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "design_top_mig_7series_0_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_b.prj"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_axi_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "M00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "5"
              },
              "S00_ARB_PRIORITY": {
                "value": "1"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S00_HAS_REGSLICE": {
                "value": "3"
              },
              "S01_ARB_PRIORITY": {
                "value": "2"
              },
              "S01_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S01_HAS_REGSLICE": {
                "value": "3"
              },
              "S02_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S02_HAS_REGSLICE": {
                "value": "3"
              },
              "S03_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S04_HAS_DATA_FIFO": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_ARESETN"
                  }
                }
              },
              "S04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "5"
                  },
                  "S00_ARB_PRIORITY": {
                    "value": "1"
                  },
                  "S01_ARB_PRIORITY": {
                    "value": "2"
                  },
                  "S02_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "S03_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "S04_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "STRATEGY": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_df_0",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "256"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_us_df": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_df_1",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "256"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_us_df": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_df_2",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "256"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_auto_us_df": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_df_3",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "256"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_auto_us_df": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_df_4",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "256"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s04_couplers_to_auto_us_df": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_top_m00_data_fifo_0"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_top_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_data_fifo/S_AXI"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "m00_data_fifo/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "m00_data_fifo/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "axi_interconnect_0_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "axi_interconnect_0_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXI",
                  "s04_couplers/S_AXI"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXI",
                  "xbar/S04_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "s04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "s04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "S03_ACLK_1": {
                "ports": [
                  "S03_ACLK",
                  "s03_couplers/S_ACLK"
                ]
              },
              "S03_ARESETN_1": {
                "ports": [
                  "S03_ARESETN",
                  "s03_couplers/S_ARESETN"
                ]
              },
              "S04_ACLK_1": {
                "ports": [
                  "S04_ACLK",
                  "s04_couplers/S_ACLK"
                ]
              },
              "S04_ARESETN_1": {
                "ports": [
                  "S04_ARESETN",
                  "s04_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "S03_AXI",
              "axi_interconnect_0/S03_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S04_AXI",
              "axi_interconnect_0/S04_AXI"
            ]
          },
          "mig_7series_0_DDR3": {
            "interface_ports": [
              "DDR3",
              "mig_7series_0/DDR3"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "mig_7series_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S01_AXI",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "axi_interconnect_0/S02_AXI"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "proc_sys_reset_0/slowest_sync_clk",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "mig_7series_0_mmcm_locked": {
            "ports": [
              "mig_7series_0/mmcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "clk_ref_i_0_1": {
            "ports": [
              "clk_ref",
              "mig_7series_0/clk_ref_i"
            ]
          },
          "sys_rst_0_1": {
            "ports": [
              "aresetn",
              "mig_7series_0/sys_rst",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axi_interconnect_0/S03_ARESETN",
              "axi_interconnect_0/S04_ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "mig_7series_0/aresetn",
              "axi_interconnect_0/M00_ARESETN"
            ]
          },
          "sys_clk_i_0_1": {
            "ports": [
              "aclk",
              "mig_7series_0/sys_clk_i",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axi_interconnect_0/S03_ACLK",
              "axi_interconnect_0/S04_ACLK"
            ]
          }
        }
      },
      "mb_hier": {
        "interface_ports": {
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_PERIPH": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "intr": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        },
        "components": {
          "rst_microblaze_0_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_rst_microblaze_0_clk_wiz_1_100M_0"
          },
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "design_top_mdm_1_2",
            "parameters": {
              "C_ADDR_SIZE": {
                "value": "32"
              },
              "C_M_AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "C_USE_UART": {
                "value": "1"
              }
            }
          },
          "microblaze_0_xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_top_microblaze_0_xlconcat_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "design_top_microblaze_0_3",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_BRANCH_TARGET_CACHE_SIZE": {
                "value": "0"
              },
              "C_DCACHE_BYTE_SIZE": {
                "value": "8192"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_BRANCH_TARGET_CACHE": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_FPU": {
                "value": "2"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > design_top mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "design_top_microblaze_0_axi_intc_2",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_microblaze_0_axi_periph_2",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_dlmb_v10_2"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_ilmb_v10_2"
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_dlmb_bram_if_cntlr_2",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > design_top mb_hier/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_ilmb_bram_if_cntlr_2",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_top_lmb_bram_2",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              }
            }
          },
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_top_axi_timer_0_1"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_2"
          }
        },
        "interface_nets": {
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_axi_dp": {
            "interface_ports": [
              "microblaze_0_axi_periph/S00_AXI",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_0_mdm_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M01_AXI",
              "mdm_1/S_AXI"
            ]
          },
          "microblaze_0_interrupt": {
            "interface_ports": [
              "microblaze_0_axi_intc/interrupt",
              "microblaze_0/INTERRUPT"
            ]
          },
          "microblaze_0_intc_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "microblaze_0_axi_intc/s_axi"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M02_AXI",
              "axi_timer_0/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_PERIPH",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          }
        },
        "nets": {
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "rst_microblaze_0_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "rst_microblaze_0_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_microblaze_0_clk_wiz_1_100M/mb_reset",
              "microblaze_0/Reset",
              "microblaze_0_axi_intc/processor_rst"
            ]
          },
          "rst_microblaze_0_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_microblaze_0_clk_wiz_1_100M/bus_struct_reset",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "rst_microblaze_0_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_microblaze_0_clk_wiz_1_100M/peripheral_aresetn",
              "microblaze_0_axi_periph/ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "mdm_1/S_AXI_ARESETN",
              "microblaze_0_axi_intc/s_axi_aresetn",
              "microblaze_0_axi_periph/M02_ARESETN",
              "peripheral_aresetn",
              "axi_timer_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M03_ARESETN"
            ]
          },
          "microblaze_0_intr": {
            "ports": [
              "microblaze_0_xlconcat/dout",
              "microblaze_0_axi_intc/intr"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk",
              "microblaze_0/Clk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_intc/s_axi_aclk",
              "microblaze_0_axi_intc/processor_clk",
              "microblaze_0_local_memory/LMB_Clk",
              "mdm_1/S_AXI_ACLK",
              "rst_microblaze_0_clk_wiz_1_100M/slowest_sync_clk",
              "microblaze_0_axi_periph/M02_ACLK",
              "axi_timer_0/s_axi_aclk",
              "microblaze_0_axi_periph/M03_ACLK"
            ]
          },
          "microblaze_0_clk_wiz_1_locked": {
            "ports": [
              "dcm_locked",
              "rst_microblaze_0_clk_wiz_1_100M/dcm_locked"
            ]
          },
          "mdm_1_Interrupt": {
            "ports": [
              "mdm_1/Interrupt",
              "microblaze_0_xlconcat/In0"
            ]
          },
          "axi_timer_0_interrupt": {
            "ports": [
              "axi_timer_0/interrupt",
              "microblaze_0_xlconcat/In1"
            ]
          },
          "In2_0_1": {
            "ports": [
              "intr",
              "microblaze_0_xlconcat/In2"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "rst_microblaze_0_clk_wiz_1_100M/ext_reset_in"
            ]
          }
        }
      },
      "sysclk_hier": {
        "ports": {
          "sys_clk_p": {
            "type": "clk",
            "direction": "I"
          },
          "sys_clk_n": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_200M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_10M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_125M": {
            "direction": "O"
          }
        },
        "components": {
          "gt_clock": {
            "vlnv": "milandr.ru:ip:gt_clock:1.0",
            "xci_name": "design_top_gt_clock_0_1"
          },
          "clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_top_microblaze_0_clk_wiz_1_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "124.615"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT2_JITTER": {
                "value": "109.241"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "200.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "197.700"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "10.000"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "124.615"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "25.000"
              },
              "CLKOUT4_USED": {
                "value": "false"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_100M"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_200M"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_10M"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_25M"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "10.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "5"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "100"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "1"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PRIM_IN_FREQ": {
                "value": "125"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "gt_clock_0_clkout": {
            "ports": [
              "gt_clock/clkout",
              "clk_wiz/clk_in1",
              "clk_125M"
            ]
          },
          "sys_clk_p_1": {
            "ports": [
              "sys_clk_p",
              "gt_clock/gt_clk_p"
            ]
          },
          "sys_clk_n_1": {
            "ports": [
              "sys_clk_n",
              "gt_clock/gt_clk_n"
            ]
          },
          "microblaze_0_clk_wiz_1_locked": {
            "ports": [
              "clk_wiz/locked",
              "locked"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk_wiz/clk_100M",
              "clk_100M"
            ]
          },
          "clk_ref_1": {
            "ports": [
              "clk_wiz/clk_200M",
              "clk_200M"
            ]
          },
          "clk_wiz_clk_10M": {
            "ports": [
              "clk_wiz/clk_10M",
              "clk_10M"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_top_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "periph_interconnect_hier": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "periph_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "11"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "11"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m05_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "periph_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m10_couplers_to_periph_interconnect": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "periph_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK"
                ]
              },
              "periph_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "periph_interconnect_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "periph_interconnect/M01_AXI"
            ]
          },
          "periph_interconnect_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "periph_interconnect/M00_AXI"
            ]
          },
          "mb_hier_M_AXI_PERIPH": {
            "interface_ports": [
              "S_AXI",
              "periph_interconnect/S00_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M04_AXI",
              "periph_interconnect/M04_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M03_AXI",
              "periph_interconnect/M03_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M09_AXI",
              "periph_interconnect/M09_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M10_AXI",
              "periph_interconnect/M10_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M02_AXI",
              "periph_interconnect/M02_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M05_AXI",
              "periph_interconnect/M05_AXI"
            ]
          },
          "periph_interconnect_M08_AXI": {
            "interface_ports": [
              "M08_AXI",
              "periph_interconnect/M08_AXI"
            ]
          },
          "periph_interconnect_M06_AXI": {
            "interface_ports": [
              "M06_AXI",
              "periph_interconnect/M06_AXI"
            ]
          },
          "periph_interconnect_M07_AXI": {
            "interface_ports": [
              "M07_AXI",
              "periph_interconnect/M07_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "S_ACLK",
              "periph_interconnect/S00_ACLK",
              "periph_interconnect/M00_ACLK",
              "periph_interconnect/M01_ACLK",
              "periph_interconnect/ACLK",
              "periph_interconnect/M02_ACLK",
              "periph_interconnect/M03_ACLK",
              "periph_interconnect/M04_ACLK",
              "periph_interconnect/M05_ACLK",
              "periph_interconnect/M06_ACLK",
              "periph_interconnect/M07_ACLK",
              "periph_interconnect/M08_ACLK",
              "periph_interconnect/M09_ACLK",
              "periph_interconnect/M10_ACLK"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "S_ARESETN",
              "periph_interconnect/S00_ARESETN",
              "periph_interconnect/M00_ARESETN",
              "periph_interconnect/M01_ARESETN",
              "periph_interconnect/ARESETN",
              "periph_interconnect/M02_ARESETN",
              "periph_interconnect/M03_ARESETN",
              "periph_interconnect/M04_ARESETN",
              "periph_interconnect/M05_ARESETN",
              "periph_interconnect/M06_ARESETN",
              "periph_interconnect/M07_ARESETN",
              "periph_interconnect/M08_ARESETN",
              "periph_interconnect/M09_ARESETN",
              "periph_interconnect/M10_ARESETN"
            ]
          }
        }
      },
      "tft_hier": {
        "interface_ports": {
          "S_AXI_TFT": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_TFT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "tft_lcd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:vga_rtl:1.0"
          },
          "S_AXI_PWM": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "tft_intr": {
            "type": "intr",
            "direction": "O"
          },
          "tft_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tft_lcd_pwm": {
            "direction": "O"
          },
          "pwm_intr": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_tft": {
            "vlnv": "xilinx.com:ip:axi_tft:2.0",
            "xci_name": "design_top_axi_tft_0_0",
            "parameters": {
              "C_EN_I2C_INTF": {
                "value": "0"
              },
              "C_M_AXI_DATA_WIDTH": {
                "value": "32"
              },
              "C_TFT_INTERFACE": {
                "value": "0"
              }
            }
          },
          "axi_timer_pwm": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_top_axi_timer_0_0"
          }
        },
        "interface_nets": {
          "periph_interconnect_M00_AXI": {
            "interface_ports": [
              "S_AXI_TFT",
              "axi_tft/S_AXI_MM"
            ]
          },
          "axi_tft_M_AXI_MM": {
            "interface_ports": [
              "M_AXI_TFT",
              "axi_tft/M_AXI_MM"
            ]
          },
          "axi_tft_VGA_INTF": {
            "interface_ports": [
              "tft_lcd",
              "axi_tft/VGA_INTF"
            ]
          },
          "periph_interconnect_M01_AXI": {
            "interface_ports": [
              "S_AXI_PWM",
              "axi_timer_pwm/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "axi_tft/m_axi_aclk",
              "axi_timer_pwm/s_axi_aclk",
              "axi_tft/s_axi_aclk"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_tft/m_axi_aresetn",
              "axi_timer_pwm/s_axi_aresetn",
              "axi_tft/s_axi_aresetn"
            ]
          },
          "axi_tft_ip2intc_irpt": {
            "ports": [
              "axi_tft/ip2intc_irpt",
              "tft_intr"
            ]
          },
          "sysclk_hier_clk_10M": {
            "ports": [
              "tft_clk",
              "axi_tft/sys_tft_clk"
            ]
          },
          "axi_timer_pwm_pwm0": {
            "ports": [
              "axi_timer_pwm/pwm0",
              "tft_lcd_pwm"
            ]
          },
          "axi_timer_pwm_interrupt": {
            "ports": [
              "axi_timer_pwm/interrupt",
              "pwm_intr"
            ]
          }
        }
      },
      "vio_usr": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_top_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0xFF"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT1_INIT_VAL": {
            "value": "0xFF"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "8"
          }
        }
      },
      "clock_hier": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "hmc1031": {
            "mode": "Master",
            "vlnv": "milandr.ru:interface:hmc1031_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "hmc1033": {
            "mode": "Master",
            "vlnv": "milandr.ru:interface:hmc1033_io_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "glclk": {
            "type": "clk",
            "direction": "O"
          },
          "clk_in": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "hmc1031_0": {
            "vlnv": "milandr.ru:ip:hmc1031:1.0",
            "xci_name": "design_top_hmc1031_0_0"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_top_clk_wiz_0_2",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "229.502"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "115.818"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "5.000"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_5M"
              },
              "JITTER_SEL": {
                "value": "Min_O_Jitter"
              },
              "MMCM_BANDWIDTH": {
                "value": "HIGH"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "4.875"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "121.875"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "hmc1033_0": {
            "vlnv": "milandr.ru:ip:hmc1033:1.0",
            "xci_name": "design_top_hmc1033_0_0"
          }
        },
        "interface_nets": {
          "hmc1031_0_HMC1031": {
            "interface_ports": [
              "hmc1031",
              "hmc1031_0/HMC1031"
            ]
          },
          "periph_interconnect_hier_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "hmc1031_0/S_AXI"
            ]
          },
          "periph_interconnect_hier_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "hmc1033_0/S_AXI"
            ]
          },
          "hmc1033_0_hmc1033": {
            "interface_ports": [
              "hmc1033",
              "hmc1033_0/hmc1033"
            ]
          }
        },
        "nets": {
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "hmc1031_0/s_axi_aresetn",
              "hmc1033_0/s_axi_aresetn"
            ]
          },
          "clk_wiz_0_clk_5M": {
            "ports": [
              "clk_wiz_0/clk_5M",
              "glclk"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "hmc1031_0/s_axi_aclk",
              "hmc1033_0/s_axi_aclk"
            ]
          },
          "clk_in1_1": {
            "ports": [
              "clk_in",
              "clk_wiz_0/clk_in1"
            ]
          }
        }
      },
      "adc_hier": {
        "interface_ports": {
          "S_AXI_SYNC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_ADC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "adc8": {
            "mode": "Master",
            "vlnv": "milandr.ru:interface:adc8_intf_rtl:1.0"
          },
          "adc0_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc1_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc2_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc3_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc4_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc5_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc6_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "adc7_dq": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:adc8_dq_intf_rtl:1.0"
          },
          "S_AXI_TCB": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_DMA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DMA": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_IC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_in": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ref_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "dma_intr": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "syncron_0": {
            "vlnv": "milandr.ru:ip:syncron:1.0",
            "xci_name": "design_top_syncron_0_0",
            "parameters": {
              "SYNC_CAP_DDC_DDELAY": {
                "value": "250"
              },
              "SYNC_CAP_DDC_DWIDTH": {
                "value": "5"
              },
              "SYNC_CAP_LNK_DWIDTH": {
                "value": "5"
              },
              "SYNC_CLK_WIDTH": {
                "value": "5"
              },
              "SYNC_LNK_CDELAY": {
                "value": "0"
              },
              "SYNC_LNK_CWIDTH": {
                "value": "100"
              },
              "SYNC_LNK_DWIDTH": {
                "value": "5"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_0"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_1"
          },
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_top_axi_dma_0_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_s2mm_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "24"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_top_axis_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "8"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S04_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S05_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S06_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S07_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_AXIS_ARESETN"
                  }
                }
              },
              "S03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_AXIS_ARESETN"
                  }
                }
              },
              "S04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S05_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S05_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S05_AXIS_ARESETN"
                  }
                }
              },
              "S05_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S06_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S06_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S06_AXIS_ARESETN"
                  }
                }
              },
              "S06_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S07_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S07_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S07_AXIS_ARESETN"
                  }
                }
              },
              "S07_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S02_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S03_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S04_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S05_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S06_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S07_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_top_xbar_3",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "0"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "8"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s04_couplers_to_s04_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s05_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s05_couplers_to_s05_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s06_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s06_couplers_to_s06_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s07_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s07_couplers_to_s07_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_top_auto_cc_1"
                  },
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_top_auto_ss_k_0",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ss_k": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn",
                      "auto_ss_k/aresetn"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "axis_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              },
              "axis_interconnect_0_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXIS",
                  "s03_couplers/S_AXIS"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXIS",
                  "xbar/S03_AXIS"
                ]
              },
              "axis_interconnect_0_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXIS",
                  "s04_couplers/S_AXIS"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXIS",
                  "xbar/S04_AXIS"
                ]
              },
              "axis_interconnect_0_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_0_to_s05_couplers": {
                "interface_ports": [
                  "S05_AXIS",
                  "s05_couplers/S_AXIS"
                ]
              },
              "s05_couplers_to_xbar": {
                "interface_ports": [
                  "s05_couplers/M_AXIS",
                  "xbar/S05_AXIS"
                ]
              },
              "axis_interconnect_0_to_s06_couplers": {
                "interface_ports": [
                  "S06_AXIS",
                  "s06_couplers/S_AXIS"
                ]
              },
              "s06_couplers_to_xbar": {
                "interface_ports": [
                  "s06_couplers/M_AXIS",
                  "xbar/S06_AXIS"
                ]
              },
              "axis_interconnect_0_to_s07_couplers": {
                "interface_ports": [
                  "S07_AXIS",
                  "s07_couplers/S_AXIS"
                ]
              },
              "s07_couplers_to_xbar": {
                "interface_ports": [
                  "s07_couplers/M_AXIS",
                  "xbar/S07_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "s03_couplers/M_AXIS_ACLK",
                  "s04_couplers/M_AXIS_ACLK",
                  "s05_couplers/M_AXIS_ACLK",
                  "s06_couplers/M_AXIS_ACLK",
                  "s07_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "s03_couplers/M_AXIS_ARESETN",
                  "s04_couplers/M_AXIS_ARESETN",
                  "s05_couplers/M_AXIS_ARESETN",
                  "s06_couplers/M_AXIS_ARESETN",
                  "s07_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S02_AXIS_ACLK_1": {
                "ports": [
                  "S02_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK"
                ]
              },
              "S02_AXIS_ARESETN_1": {
                "ports": [
                  "S02_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN"
                ]
              },
              "S03_AXIS_ACLK_1": {
                "ports": [
                  "S03_AXIS_ACLK",
                  "s03_couplers/S_AXIS_ACLK"
                ]
              },
              "S03_AXIS_ARESETN_1": {
                "ports": [
                  "S03_AXIS_ARESETN",
                  "s03_couplers/S_AXIS_ARESETN"
                ]
              },
              "S04_AXIS_ACLK_1": {
                "ports": [
                  "S04_AXIS_ACLK",
                  "s04_couplers/S_AXIS_ACLK"
                ]
              },
              "S04_AXIS_ARESETN_1": {
                "ports": [
                  "S04_AXIS_ARESETN",
                  "s04_couplers/S_AXIS_ARESETN"
                ]
              },
              "S05_AXIS_ACLK_1": {
                "ports": [
                  "S05_AXIS_ACLK",
                  "s05_couplers/S_AXIS_ACLK"
                ]
              },
              "S05_AXIS_ARESETN_1": {
                "ports": [
                  "S05_AXIS_ARESETN",
                  "s05_couplers/S_AXIS_ARESETN"
                ]
              },
              "S06_AXIS_ACLK_1": {
                "ports": [
                  "S06_AXIS_ACLK",
                  "s06_couplers/S_AXIS_ACLK"
                ]
              },
              "S06_AXIS_ARESETN_1": {
                "ports": [
                  "S06_AXIS_ARESETN",
                  "s06_couplers/S_AXIS_ARESETN"
                ]
              },
              "S07_AXIS_ACLK_1": {
                "ports": [
                  "S07_AXIS_ACLK",
                  "s07_couplers/S_AXIS_ACLK"
                ]
              },
              "S07_AXIS_ARESETN_1": {
                "ports": [
                  "S07_AXIS_ARESETN",
                  "s07_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "adc8_tcb_0": {
            "vlnv": "milandr.ru:ip:adc8_tcb:1.0",
            "xci_name": "design_top_adc8_tcb_0_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "8192"
              }
            }
          },
          "adc8_0": {
            "vlnv": "milandr.ru:ip:adc8:1.0",
            "xci_name": "design_top_adc8_0_0",
            "parameters": {
              "DELAY_CTRL_ENABLE_0": {
                "value": "1"
              },
              "DELAY_CTRL_ENABLE_1": {
                "value": "1"
              },
              "DELAY_CTRL_ENABLE_4": {
                "value": "1"
              },
              "DELAY_CTRL_ENABLE_5": {
                "value": "1"
              },
              "DELAY_GROUP_0": {
                "value": "ADC_IF_GROUP_A"
              },
              "DELAY_GROUP_1": {
                "value": "ADC_IF_GROUP_B"
              },
              "DELAY_GROUP_2": {
                "value": "ADC_IF_GROUP_B"
              },
              "DELAY_GROUP_3": {
                "value": "ADC_IF_GROUP_A"
              },
              "DELAY_GROUP_4": {
                "value": "ADC_IF_GROUP_C"
              },
              "DELAY_GROUP_5": {
                "value": "ADC_IF_GROUP_D"
              },
              "DELAY_GROUP_6": {
                "value": "ADC_IF_GROUP_D"
              },
              "DELAY_GROUP_7": {
                "value": "ADC_IF_GROUP_C"
              }
            }
          }
        },
        "interface_nets": {
          "periph_interconnect_hier_M05_AXI": {
            "interface_ports": [
              "S_AXI_SYNC",
              "syncron_0/S_AXI"
            ]
          },
          "adc7_dq_0_1": {
            "interface_ports": [
              "adc7_dq",
              "adc8_0/adc7_dq"
            ]
          },
          "adc6_dq_0_1": {
            "interface_ports": [
              "adc6_dq",
              "adc8_0/adc6_dq"
            ]
          },
          "adc5_dq_0_1": {
            "interface_ports": [
              "adc5_dq",
              "adc8_0/adc5_dq"
            ]
          },
          "adc3_dq_0_1": {
            "interface_ports": [
              "adc3_dq",
              "adc8_0/adc3_dq"
            ]
          },
          "adc2_dq_0_1": {
            "interface_ports": [
              "adc2_dq",
              "adc8_0/adc2_dq"
            ]
          },
          "adc1_dq_0_1": {
            "interface_ports": [
              "adc1_dq",
              "adc8_0/adc1_dq"
            ]
          },
          "adc8_0_adc8_intf": {
            "interface_ports": [
              "adc8",
              "adc8_0/adc8_intf"
            ]
          },
          "adc4_dq_0_1": {
            "interface_ports": [
              "adc4_dq",
              "adc8_0/adc4_dq"
            ]
          },
          "S04_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_0/S04_AXIS",
              "adc8_tcb_0/m4_axis"
            ]
          },
          "adc8_tcb_0_m1_axis": {
            "interface_ports": [
              "adc8_tcb_0/m1_axis",
              "axis_interconnect_0/S01_AXIS"
            ]
          },
          "adc8_tcb_0_m5_axis": {
            "interface_ports": [
              "adc8_tcb_0/m5_axis",
              "axis_interconnect_0/S05_AXIS"
            ]
          },
          "adc8_tcb_0_m0_axis": {
            "interface_ports": [
              "adc8_tcb_0/m0_axis",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "S06_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_0/S06_AXIS",
              "adc8_tcb_0/m6_axis"
            ]
          },
          "S_AXI_CTRL_1": {
            "interface_ports": [
              "S_AXI_IC",
              "axis_interconnect_0/S_AXI_CTRL"
            ]
          },
          "periph_interconnect_hier_M04_AXI": {
            "interface_ports": [
              "S_AXI_ADC",
              "adc8_0/S_AXI"
            ]
          },
          "adc8_0_m0_axis": {
            "interface_ports": [
              "adc8_0/m0_axis",
              "adc8_tcb_0/s0_axis"
            ]
          },
          "adc8_0_m4_axis": {
            "interface_ports": [
              "adc8_0/m4_axis",
              "adc8_tcb_0/s4_axis"
            ]
          },
          "adc8_0_m5_axis": {
            "interface_ports": [
              "adc8_0/m5_axis",
              "adc8_tcb_0/s5_axis"
            ]
          },
          "adc8_0_m2_axis": {
            "interface_ports": [
              "adc8_0/m2_axis",
              "adc8_tcb_0/s2_axis"
            ]
          },
          "adc8_0_m7_axis": {
            "interface_ports": [
              "adc8_0/m7_axis",
              "adc8_tcb_0/s7_axis"
            ]
          },
          "adc8_0_m6_axis": {
            "interface_ports": [
              "adc8_0/m6_axis",
              "adc8_tcb_0/s6_axis"
            ]
          },
          "adc8_0_m1_axis": {
            "interface_ports": [
              "adc8_0/m1_axis",
              "adc8_tcb_0/s1_axis"
            ]
          },
          "adc8_0_m3_axis": {
            "interface_ports": [
              "adc8_0/m3_axis",
              "adc8_tcb_0/s3_axis"
            ]
          },
          "adc8_tcb_0_m3_axis": {
            "interface_ports": [
              "adc8_tcb_0/m3_axis",
              "axis_interconnect_0/S03_AXIS"
            ]
          },
          "S02_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_0/S02_AXIS",
              "adc8_tcb_0/m2_axis"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_DMA",
              "axi_dma_0/M_AXI_S2MM"
            ]
          },
          "adc0_dq_0_1": {
            "interface_ports": [
              "adc0_dq",
              "adc8_0/adc0_dq"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_TCB",
              "adc8_tcb_0/S_AXI"
            ]
          },
          "adc8_tcb_0_m7_axis": {
            "interface_ports": [
              "adc8_tcb_0/m7_axis",
              "axis_interconnect_0/S07_AXIS"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axi_dma_0/S_AXIS_S2MM"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "S_AXI_DMA",
              "axi_dma_0/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "syncron_0_csync": {
            "ports": [
              "syncron_0/csync",
              "adc8_0/esync"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN",
              "axis_interconnect_0/S02_AXIS_ARESETN",
              "axis_interconnect_0/S03_AXIS_ARESETN",
              "axis_interconnect_0/S04_AXIS_ARESETN",
              "axis_interconnect_0/S05_AXIS_ARESETN",
              "axis_interconnect_0/S06_AXIS_ARESETN",
              "axis_interconnect_0/S07_AXIS_ARESETN",
              "adc8_tcb_0/aresetn",
              "adc8_0/aresetn"
            ]
          },
          "sysclk_hier_clk_in": {
            "ports": [
              "clk_in",
              "proc_sys_reset_0/slowest_sync_clk",
              "syncron_0/syn_clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK",
              "axis_interconnect_0/S02_AXIS_ACLK",
              "axis_interconnect_0/S03_AXIS_ACLK",
              "axis_interconnect_0/S04_AXIS_ACLK",
              "axis_interconnect_0/S05_AXIS_ACLK",
              "axis_interconnect_0/S06_AXIS_ACLK",
              "axis_interconnect_0/S07_AXIS_ACLK",
              "syncron_0/syn_clk_div",
              "adc8_tcb_0/aclk",
              "adc8_0/aclk"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "syncron_0/s_axi_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axis_interconnect_0/S_AXI_CTRL_ACLK",
              "adc8_tcb_0/s_axi_aclk",
              "adc8_0/s_axi_aclk"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "syncron_0/s_axi_aresetn",
              "axi_dma_0/axi_resetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_interconnect_0/S_AXI_CTRL_ARESETN",
              "adc8_tcb_0/s_axi_aresetn",
              "adc8_0/s_axi_aresetn"
            ]
          },
          "clk_ref_1": {
            "ports": [
              "ref_clk",
              "adc8_0/ref_clk"
            ]
          },
          "microblaze_0_clk_wiz_1_locked": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "dma_intr"
            ]
          },
          "S00_ARB_REQ_SUPPRESS_1": {
            "ports": [
              "xlconstant_1/dout",
              "axis_interconnect_0/S00_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S01_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S02_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S03_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S04_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S05_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S06_ARB_REQ_SUPPRESS",
              "axis_interconnect_0/S07_ARB_REQ_SUPPRESS"
            ]
          }
        }
      },
      "axi_gpio_usr": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_top_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "fft_hier": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S_DMA": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM_DMA": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "mm2s_intr": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_intr": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_top_axi_dma_0_1",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "24"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_1",
            "parameters": {
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_0"
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "design_top_axis_dwidth_converter_0_0",
            "parameters": {
              "HAS_MI_TKEEP": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "0"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "8"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "TDEST_WIDTH": {
                "value": "0"
              },
              "TID_WIDTH": {
                "value": "0"
              },
              "TUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "axis_dwidth_converter_1": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "design_top_axis_dwidth_converter_0_1",
            "parameters": {
              "HAS_MI_TKEEP": {
                "value": "0"
              },
              "HAS_TKEEP": {
                "value": "0"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "0"
              },
              "TID_WIDTH": {
                "value": "0"
              },
              "TUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "design_top_xfft_0_0",
            "parameters": {
              "butterfly_type": {
                "value": "use_xtremedsp_slices"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "data_format": {
                "value": "floating_point"
              },
              "implementation_options": {
                "value": "radix_4_burst_io"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "phase_factor_width": {
                "value": "24"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "transform_length": {
                "value": "8192"
              }
            }
          }
        },
        "interface_nets": {
          "periph_interconnect_hier_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "xfft_0_M_AXIS_DATA": {
            "interface_ports": [
              "xfft_0/M_AXIS_DATA",
              "axis_dwidth_converter_1/S_AXIS"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axis_dwidth_converter_0/S_AXIS",
              "axi_dma_0/M_AXIS_MM2S"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_dwidth_converter_0/M_AXIS",
              "xfft_0/S_AXIS_DATA"
            ]
          },
          "axis_dwidth_converter_1_M_AXIS": {
            "interface_ports": [
              "axis_dwidth_converter_1/M_AXIS",
              "axi_dma_0/S_AXIS_S2MM"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S_DMA",
              "axi_dma_0/M_AXI_MM2S"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM_DMA",
              "axi_dma_0/M_AXI_S2MM"
            ]
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xfft_0/s_axis_config_tdata"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xfft_0/s_axis_config_tvalid"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "xfft_0/aclk",
              "axis_dwidth_converter_1/aclk",
              "axis_dwidth_converter_0/aclk",
              "axi_dma_0/s_axi_lite_aclk"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axis_dwidth_converter_1/aresetn",
              "axis_dwidth_converter_0/aresetn",
              "axi_dma_0/axi_resetn"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_intr"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_intr"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "periph_interconnect_hier_M04_AXI": {
        "interface_ports": [
          "adc_hier/S_AXI_ADC",
          "periph_interconnect_hier/M04_AXI"
        ]
      },
      "adc0_dq_0_1": {
        "interface_ports": [
          "adc0_dq",
          "adc_hier/adc0_dq"
        ]
      },
      "mb_hier_M_AXI_PERIPH": {
        "interface_ports": [
          "mb_hier/M_AXI_PERIPH",
          "periph_interconnect_hier/S_AXI"
        ]
      },
      "mb_hier_M_AXI": {
        "interface_ports": [
          "mb_hier/M_AXI_DC",
          "ddr3_hier/S00_AXI"
        ]
      },
      "periph_interconnect_M01_AXI": {
        "interface_ports": [
          "tft_hier/S_AXI_PWM",
          "periph_interconnect_hier/M01_AXI"
        ]
      },
      "periph_interconnect_M00_AXI": {
        "interface_ports": [
          "tft_hier/S_AXI_TFT",
          "periph_interconnect_hier/M00_AXI"
        ]
      },
      "axi_tft_M_AXI_MM": {
        "interface_ports": [
          "tft_hier/M_AXI_TFT",
          "ddr3_hier/S01_AXI"
        ]
      },
      "axi_tft_VGA_INTF": {
        "interface_ports": [
          "tft_lcd",
          "tft_hier/tft_lcd"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "fft_hier/M_AXI_MM2S_DMA",
          "ddr3_hier/S03_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "fft_hier/M_AXI_S2MM_DMA",
          "ddr3_hier/S04_AXI"
        ]
      },
      "adc8_0_adc8_intf": {
        "interface_ports": [
          "adc8",
          "adc_hier/adc8"
        ]
      },
      "adc6_dq_0_1": {
        "interface_ports": [
          "adc6_dq",
          "adc_hier/adc6_dq"
        ]
      },
      "hmc1031_0_HMC1031": {
        "interface_ports": [
          "hmc1031",
          "clock_hier/hmc1031"
        ]
      },
      "periph_interconnect_hier_M02_AXI": {
        "interface_ports": [
          "clock_hier/S_AXI",
          "periph_interconnect_hier/M02_AXI"
        ]
      },
      "periph_interconnect_hier_M03_AXI": {
        "interface_ports": [
          "clock_hier/S_AXI1",
          "periph_interconnect_hier/M03_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "ddr3_hier/DDR3"
        ]
      },
      "adc7_dq_0_1": {
        "interface_ports": [
          "adc7_dq",
          "adc_hier/adc7_dq"
        ]
      },
      "periph_interconnect_hier_M06_AXI": {
        "interface_ports": [
          "periph_interconnect_hier/M06_AXI",
          "adc_hier/S_AXI_TCB"
        ]
      },
      "periph_interconnect_hier_M07_AXI": {
        "interface_ports": [
          "periph_interconnect_hier/M07_AXI",
          "adc_hier/S_AXI_DMA"
        ]
      },
      "adc4_dq_0_1": {
        "interface_ports": [
          "adc4_dq",
          "adc_hier/adc4_dq"
        ]
      },
      "adc2_dq_0_1": {
        "interface_ports": [
          "adc2_dq",
          "adc_hier/adc2_dq"
        ]
      },
      "adc5_dq_0_1": {
        "interface_ports": [
          "adc5_dq",
          "adc_hier/adc5_dq"
        ]
      },
      "periph_interconnect_hier_M05_AXI": {
        "interface_ports": [
          "adc_hier/S_AXI_SYNC",
          "periph_interconnect_hier/M05_AXI"
        ]
      },
      "adc_hier_M_AXI_S2MM": {
        "interface_ports": [
          "adc_hier/M_AXI_DMA",
          "ddr3_hier/S02_AXI"
        ]
      },
      "periph_interconnect_hier_M08_AXI": {
        "interface_ports": [
          "periph_interconnect_hier/M08_AXI",
          "adc_hier/S_AXI_IC"
        ]
      },
      "periph_interconnect_hier_M09_AXI": {
        "interface_ports": [
          "axi_gpio_usr/S_AXI",
          "periph_interconnect_hier/M09_AXI"
        ]
      },
      "periph_interconnect_hier_M10_AXI": {
        "interface_ports": [
          "fft_hier/S_AXI",
          "periph_interconnect_hier/M10_AXI"
        ]
      },
      "hmc1033_0_hmc1033": {
        "interface_ports": [
          "hmc1033",
          "clock_hier/hmc1033"
        ]
      },
      "adc3_dq_0_1": {
        "interface_ports": [
          "adc3_dq",
          "adc_hier/adc3_dq"
        ]
      },
      "adc1_dq_0_1": {
        "interface_ports": [
          "adc1_dq",
          "adc_hier/adc1_dq"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "sysclk_hier/clk_100M",
          "mb_hier/clk",
          "ddr3_hier/aclk",
          "periph_interconnect_hier/S_ACLK",
          "tft_hier/aclk",
          "vio_usr/clk",
          "clock_hier/s_axi_aclk",
          "adc_hier/s_axi_aclk",
          "axi_gpio_usr/s_axi_aclk",
          "fft_hier/aclk"
        ]
      },
      "microblaze_0_clk_wiz_1_locked": {
        "ports": [
          "sysclk_hier/locked",
          "mb_hier/dcm_locked",
          "adc_hier/dcm_locked"
        ]
      },
      "sys_clk_p_1": {
        "ports": [
          "sys_clk_p",
          "sysclk_hier/sys_clk_p"
        ]
      },
      "sys_clk_n_1": {
        "ports": [
          "sys_clk_n",
          "sysclk_hier/sys_clk_n"
        ]
      },
      "clk_ref_1": {
        "ports": [
          "sysclk_hier/clk_200M",
          "ddr3_hier/clk_ref",
          "adc_hier/ref_clk"
        ]
      },
      "mb_hier_peripheral_aresetn": {
        "ports": [
          "mb_hier/peripheral_aresetn",
          "ddr3_hier/aresetn",
          "periph_interconnect_hier/S_ARESETN",
          "tft_hier/aresetn",
          "clock_hier/s_axi_aresetn",
          "adc_hier/s_axi_aresetn",
          "axi_gpio_usr/s_axi_aresetn",
          "fft_hier/aresetn"
        ]
      },
      "sysclk_hier_clk_10M": {
        "ports": [
          "sysclk_hier/clk_10M",
          "tft_hier/tft_clk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "mb_hier/intr"
        ]
      },
      "axi_tft_ip2intc_irpt": {
        "ports": [
          "tft_hier/tft_intr",
          "xlconcat_0/In0"
        ]
      },
      "axi_timer_pwm_interrupt": {
        "ports": [
          "tft_hier/pwm_intr",
          "xlconcat_0/In1"
        ]
      },
      "axi_timer_pwm_pwm0": {
        "ports": [
          "tft_hier/tft_lcd_pwm",
          "tft_lcd_pwm"
        ]
      },
      "probe_in1_0_1": {
        "ports": [
          "usr_sw",
          "vio_usr/probe_in1",
          "axi_gpio_usr/gpio2_io_i"
        ]
      },
      "clock_hier_clk_5M_0": {
        "ports": [
          "clock_hier/glclk",
          "glclk"
        ]
      },
      "sysclk_hier_clk_in": {
        "ports": [
          "sysclk_hier/clk_125M",
          "clk_in",
          "clock_hier/clk_in",
          "adc_hier/clk_in"
        ]
      },
      "vio_usr_probe_out0": {
        "ports": [
          "vio_usr/probe_out0",
          "usr_led_a"
        ]
      },
      "vio_usr_probe_out1": {
        "ports": [
          "vio_usr/probe_out1",
          "usr_led_b"
        ]
      },
      "adc_hier_dma_intr": {
        "ports": [
          "adc_hier/dma_intr",
          "xlconcat_0/In2"
        ]
      },
      "probe_in0_0_1": {
        "ports": [
          "usr_btn",
          "vio_usr/probe_in0",
          "axi_gpio_usr/gpio_io_i"
        ]
      },
      "axi_gpio_usr_ip2intc_irpt": {
        "ports": [
          "axi_gpio_usr/ip2intc_irpt",
          "xlconcat_0/In3"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "fft_hier/mm2s_intr",
          "xlconcat_0/In4"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "fft_hier/s2mm_intr",
          "xlconcat_0/In5"
        ]
      }
    },
    "addressing": {
      "/mb_hier/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_adc8_0_S_AXI_reg": {
                "address_block": "/adc_hier/adc8_0/S_AXI/S_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_adc8_tcb_0_S_AXI_reg": {
                "address_block": "/adc_hier/adc8_tcb_0/S_AXI/S_AXI_reg",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/adc_hier/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg1": {
                "address_block": "/fft_hier/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x41E10000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_usr/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_tft_Reg": {
                "address_block": "/tft_hier/axi_tft/S_AXI_MM/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/mb_hier/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_timer_pwm_Reg": {
                "address_block": "/tft_hier/axi_timer_pwm/S_AXI/Reg",
                "offset": "0x41C10000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "512K"
              },
              "SEG_hmc1031_0_S_AXI_reg": {
                "address_block": "/clock_hier/hmc1031_0/S_AXI/S_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_hmc1033_0_S_AXI_reg": {
                "address_block": "/clock_hier/hmc1033_0/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mb_hier/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_hier/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_syncron_0_S_AXI_reg": {
                "address_block": "/adc_hier/syncron_0/S_AXI/S_AXI_reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_xbar_Reg": {
                "address_block": "/adc_hier/axis_interconnect_0/xbar/S_AXI_CTRL/Reg",
                "offset": "0x44A60000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "512K"
              }
            }
          }
        }
      },
      "/tft_hier/axi_tft": {
        "address_spaces": {
          "Video_data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/adc_hier/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/fft_hier/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}