// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FaultDetector_insert_point (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_min_read,
        regions_min_read_95,
        regions_min_read_96,
        regions_min_read_97,
        regions_min_read_98,
        regions_min_read_99,
        regions_min_read_100,
        regions_min_read_101,
        regions_min_read_102,
        regions_min_read_103,
        regions_min_read_104,
        regions_min_read_105,
        regions_min_read_106,
        regions_min_read_107,
        regions_min_read_108,
        regions_min_read_109,
        regions_min_read_110,
        regions_min_read_111,
        regions_min_read_112,
        regions_min_read_113,
        regions_min_read_114,
        regions_min_read_115,
        regions_min_read_116,
        regions_min_read_117,
        regions_min_read_118,
        regions_min_read_119,
        regions_min_read_120,
        regions_min_read_121,
        regions_min_read_122,
        regions_min_read_123,
        regions_min_read_124,
        regions_min_read_125,
        regions_max_read,
        regions_max_read_63,
        regions_max_read_64,
        regions_max_read_65,
        regions_max_read_66,
        regions_max_read_67,
        regions_max_read_68,
        regions_max_read_69,
        regions_max_read_70,
        regions_max_read_71,
        regions_max_read_72,
        regions_max_read_73,
        regions_max_read_74,
        regions_max_read_75,
        regions_max_read_76,
        regions_max_read_77,
        regions_max_read_78,
        regions_max_read_79,
        regions_max_read_80,
        regions_max_read_81,
        regions_max_read_82,
        regions_max_read_83,
        regions_max_read_84,
        regions_max_read_85,
        regions_max_read_86,
        regions_max_read_87,
        regions_max_read_88,
        regions_max_read_89,
        regions_max_read_90,
        regions_max_read_91,
        regions_max_read_92,
        regions_max_read_93,
        regions_center_read,
        regions_center_read_63,
        regions_center_read_64,
        regions_center_read_65,
        regions_center_read_66,
        regions_center_read_67,
        regions_center_read_68,
        regions_center_read_69,
        regions_center_read_70,
        regions_center_read_71,
        regions_center_read_72,
        regions_center_read_73,
        regions_center_read_74,
        regions_center_read_75,
        regions_center_read_76,
        regions_center_read_77,
        regions_center_read_78,
        regions_center_read_79,
        regions_center_read_80,
        regions_center_read_81,
        regions_center_read_82,
        regions_center_read_83,
        regions_center_read_84,
        regions_center_read_85,
        regions_center_read_86,
        regions_center_read_87,
        regions_center_read_88,
        regions_center_read_89,
        regions_center_read_90,
        regions_center_read_91,
        regions_center_read_92,
        regions_center_read_93,
        n_regions_V_read,
        d_read,
        d_read_7,
        d_read_8,
        d_read_9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77,
        ap_return_78,
        ap_return_79,
        ap_return_80,
        ap_return_81,
        ap_return_82,
        ap_return_83,
        ap_return_84,
        ap_return_85,
        ap_return_86,
        ap_return_87,
        ap_return_88,
        ap_return_89,
        ap_return_90,
        ap_return_91,
        ap_return_92,
        ap_return_93,
        ap_return_94,
        ap_return_95,
        ap_return_96,
        grp_fu_2482_p_din0,
        grp_fu_2482_p_din1,
        grp_fu_2482_p_opcode,
        grp_fu_2482_p_dout0,
        grp_fu_2482_p_ce,
        grp_fu_2487_p_din0,
        grp_fu_2487_p_din1,
        grp_fu_2487_p_opcode,
        grp_fu_2487_p_dout0,
        grp_fu_2487_p_ce,
        grp_fu_2492_p_din0,
        grp_fu_2492_p_din1,
        grp_fu_2492_p_opcode,
        grp_fu_2492_p_dout0,
        grp_fu_2492_p_ce
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] regions_min_read;
input  [31:0] regions_min_read_95;
input  [31:0] regions_min_read_96;
input  [31:0] regions_min_read_97;
input  [31:0] regions_min_read_98;
input  [31:0] regions_min_read_99;
input  [31:0] regions_min_read_100;
input  [31:0] regions_min_read_101;
input  [31:0] regions_min_read_102;
input  [31:0] regions_min_read_103;
input  [31:0] regions_min_read_104;
input  [31:0] regions_min_read_105;
input  [31:0] regions_min_read_106;
input  [31:0] regions_min_read_107;
input  [31:0] regions_min_read_108;
input  [31:0] regions_min_read_109;
input  [31:0] regions_min_read_110;
input  [31:0] regions_min_read_111;
input  [31:0] regions_min_read_112;
input  [31:0] regions_min_read_113;
input  [31:0] regions_min_read_114;
input  [31:0] regions_min_read_115;
input  [31:0] regions_min_read_116;
input  [31:0] regions_min_read_117;
input  [31:0] regions_min_read_118;
input  [31:0] regions_min_read_119;
input  [31:0] regions_min_read_120;
input  [31:0] regions_min_read_121;
input  [31:0] regions_min_read_122;
input  [31:0] regions_min_read_123;
input  [31:0] regions_min_read_124;
input  [31:0] regions_min_read_125;
input  [31:0] regions_max_read;
input  [31:0] regions_max_read_63;
input  [31:0] regions_max_read_64;
input  [31:0] regions_max_read_65;
input  [31:0] regions_max_read_66;
input  [31:0] regions_max_read_67;
input  [31:0] regions_max_read_68;
input  [31:0] regions_max_read_69;
input  [31:0] regions_max_read_70;
input  [31:0] regions_max_read_71;
input  [31:0] regions_max_read_72;
input  [31:0] regions_max_read_73;
input  [31:0] regions_max_read_74;
input  [31:0] regions_max_read_75;
input  [31:0] regions_max_read_76;
input  [31:0] regions_max_read_77;
input  [31:0] regions_max_read_78;
input  [31:0] regions_max_read_79;
input  [31:0] regions_max_read_80;
input  [31:0] regions_max_read_81;
input  [31:0] regions_max_read_82;
input  [31:0] regions_max_read_83;
input  [31:0] regions_max_read_84;
input  [31:0] regions_max_read_85;
input  [31:0] regions_max_read_86;
input  [31:0] regions_max_read_87;
input  [31:0] regions_max_read_88;
input  [31:0] regions_max_read_89;
input  [31:0] regions_max_read_90;
input  [31:0] regions_max_read_91;
input  [31:0] regions_max_read_92;
input  [31:0] regions_max_read_93;
input  [31:0] regions_center_read;
input  [31:0] regions_center_read_63;
input  [31:0] regions_center_read_64;
input  [31:0] regions_center_read_65;
input  [31:0] regions_center_read_66;
input  [31:0] regions_center_read_67;
input  [31:0] regions_center_read_68;
input  [31:0] regions_center_read_69;
input  [31:0] regions_center_read_70;
input  [31:0] regions_center_read_71;
input  [31:0] regions_center_read_72;
input  [31:0] regions_center_read_73;
input  [31:0] regions_center_read_74;
input  [31:0] regions_center_read_75;
input  [31:0] regions_center_read_76;
input  [31:0] regions_center_read_77;
input  [31:0] regions_center_read_78;
input  [31:0] regions_center_read_79;
input  [31:0] regions_center_read_80;
input  [31:0] regions_center_read_81;
input  [31:0] regions_center_read_82;
input  [31:0] regions_center_read_83;
input  [31:0] regions_center_read_84;
input  [31:0] regions_center_read_85;
input  [31:0] regions_center_read_86;
input  [31:0] regions_center_read_87;
input  [31:0] regions_center_read_88;
input  [31:0] regions_center_read_89;
input  [31:0] regions_center_read_90;
input  [31:0] regions_center_read_91;
input  [31:0] regions_center_read_92;
input  [31:0] regions_center_read_93;
input  [7:0] n_regions_V_read;
input  [31:0] d_read;
input  [31:0] d_read_7;
input  [31:0] d_read_8;
input  [31:0] d_read_9;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;
output  [31:0] ap_return_64;
output  [31:0] ap_return_65;
output  [31:0] ap_return_66;
output  [31:0] ap_return_67;
output  [31:0] ap_return_68;
output  [31:0] ap_return_69;
output  [31:0] ap_return_70;
output  [31:0] ap_return_71;
output  [31:0] ap_return_72;
output  [31:0] ap_return_73;
output  [31:0] ap_return_74;
output  [31:0] ap_return_75;
output  [31:0] ap_return_76;
output  [31:0] ap_return_77;
output  [31:0] ap_return_78;
output  [31:0] ap_return_79;
output  [31:0] ap_return_80;
output  [31:0] ap_return_81;
output  [31:0] ap_return_82;
output  [31:0] ap_return_83;
output  [31:0] ap_return_84;
output  [31:0] ap_return_85;
output  [31:0] ap_return_86;
output  [31:0] ap_return_87;
output  [31:0] ap_return_88;
output  [31:0] ap_return_89;
output  [31:0] ap_return_90;
output  [31:0] ap_return_91;
output  [31:0] ap_return_92;
output  [31:0] ap_return_93;
output  [31:0] ap_return_94;
output  [31:0] ap_return_95;
output  [7:0] ap_return_96;
output  [31:0] grp_fu_2482_p_din0;
output  [31:0] grp_fu_2482_p_din1;
output  [4:0] grp_fu_2482_p_opcode;
input  [0:0] grp_fu_2482_p_dout0;
output   grp_fu_2482_p_ce;
output  [31:0] grp_fu_2487_p_din0;
output  [31:0] grp_fu_2487_p_din1;
output  [4:0] grp_fu_2487_p_opcode;
input  [0:0] grp_fu_2487_p_dout0;
output   grp_fu_2487_p_ce;
output  [31:0] grp_fu_2492_p_din0;
output  [31:0] grp_fu_2492_p_din1;
output  [4:0] grp_fu_2492_p_opcode;
input  [0:0] grp_fu_2492_p_dout0;
output   grp_fu_2492_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;
reg[31:0] ap_return_8;
reg[31:0] ap_return_9;
reg[31:0] ap_return_10;
reg[31:0] ap_return_11;
reg[31:0] ap_return_12;
reg[31:0] ap_return_13;
reg[31:0] ap_return_14;
reg[31:0] ap_return_15;
reg[31:0] ap_return_16;
reg[31:0] ap_return_17;
reg[31:0] ap_return_18;
reg[31:0] ap_return_19;
reg[31:0] ap_return_20;
reg[31:0] ap_return_21;
reg[31:0] ap_return_22;
reg[31:0] ap_return_23;
reg[31:0] ap_return_24;
reg[31:0] ap_return_25;
reg[31:0] ap_return_26;
reg[31:0] ap_return_27;
reg[31:0] ap_return_28;
reg[31:0] ap_return_29;
reg[31:0] ap_return_30;
reg[31:0] ap_return_31;
reg[31:0] ap_return_32;
reg[31:0] ap_return_33;
reg[31:0] ap_return_34;
reg[31:0] ap_return_35;
reg[31:0] ap_return_36;
reg[31:0] ap_return_37;
reg[31:0] ap_return_38;
reg[31:0] ap_return_39;
reg[31:0] ap_return_40;
reg[31:0] ap_return_41;
reg[31:0] ap_return_42;
reg[31:0] ap_return_43;
reg[31:0] ap_return_44;
reg[31:0] ap_return_45;
reg[31:0] ap_return_46;
reg[31:0] ap_return_47;
reg[31:0] ap_return_48;
reg[31:0] ap_return_49;
reg[31:0] ap_return_50;
reg[31:0] ap_return_51;
reg[31:0] ap_return_52;
reg[31:0] ap_return_53;
reg[31:0] ap_return_54;
reg[31:0] ap_return_55;
reg[31:0] ap_return_56;
reg[31:0] ap_return_57;
reg[31:0] ap_return_58;
reg[31:0] ap_return_59;
reg[31:0] ap_return_60;
reg[31:0] ap_return_61;
reg[31:0] ap_return_62;
reg[31:0] ap_return_63;
reg[31:0] ap_return_64;
reg[31:0] ap_return_65;
reg[31:0] ap_return_66;
reg[31:0] ap_return_67;
reg[31:0] ap_return_68;
reg[31:0] ap_return_69;
reg[31:0] ap_return_70;
reg[31:0] ap_return_71;
reg[31:0] ap_return_72;
reg[31:0] ap_return_73;
reg[31:0] ap_return_74;
reg[31:0] ap_return_75;
reg[31:0] ap_return_76;
reg[31:0] ap_return_77;
reg[31:0] ap_return_78;
reg[31:0] ap_return_79;
reg[31:0] ap_return_80;
reg[31:0] ap_return_81;
reg[31:0] ap_return_82;
reg[31:0] ap_return_83;
reg[31:0] ap_return_84;
reg[31:0] ap_return_85;
reg[31:0] ap_return_86;
reg[31:0] ap_return_87;
reg[31:0] ap_return_88;
reg[31:0] ap_return_89;
reg[31:0] ap_return_90;
reg[31:0] ap_return_91;
reg[31:0] ap_return_92;
reg[31:0] ap_return_93;
reg[31:0] ap_return_94;
reg[31:0] ap_return_95;
reg[7:0] ap_return_96;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] add_ln41_fu_4662_p2;
reg   [2:0] add_ln41_reg_9705;
wire    ap_CS_fsm_state2;
wire   [31:0] p_x_assign_fu_4672_p6;
reg   [31:0] p_x_assign_reg_9710;
wire   [0:0] icmp_ln41_fu_4656_p2;
wire   [2:0] empty_fu_4682_p1;
reg   [2:0] empty_reg_10397;
wire   [0:0] icmp_ln44_fu_5091_p2;
reg   [0:0] icmp_ln44_reg_10401;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln44_1_fu_5097_p2;
reg   [0:0] icmp_ln44_1_reg_10406;
reg   [0:0] cmp_i_i1_reg_10411;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_45_reg_10416;
reg   [0:0] tmp_46_reg_10421;
reg   [31:0] regions_min_0_0_0_load_reg_10429;
wire    ap_CS_fsm_state6;
reg   [31:0] regions_min_0_1_0_load_reg_10435;
reg   [31:0] regions_center_7_3_0_load_reg_10441;
reg   [31:0] regions_center_7_2_0_load_reg_10447;
reg   [31:0] regions_center_7_1_0_load_reg_10453;
reg   [31:0] regions_center_7_0_0_load_reg_10459;
reg   [31:0] regions_max_7_3_0_load_reg_10465;
reg   [31:0] regions_max_7_2_0_load_reg_10471;
reg   [31:0] regions_max_7_1_0_load_reg_10477;
reg   [31:0] regions_max_7_0_0_load_reg_10483;
reg   [31:0] regions_max_6_3_0_load_reg_10489;
reg   [31:0] regions_max_6_2_0_load_reg_10495;
reg   [31:0] regions_max_6_1_0_load_reg_10501;
reg   [31:0] regions_max_6_0_0_load_reg_10507;
reg   [31:0] regions_max_5_3_0_load_reg_10513;
reg   [31:0] regions_max_5_2_0_load_reg_10519;
reg   [31:0] regions_max_5_1_0_load_reg_10525;
reg   [31:0] regions_max_5_0_0_load_reg_10531;
reg   [31:0] regions_max_4_3_0_load_reg_10537;
reg   [31:0] regions_max_4_2_0_load_reg_10543;
reg   [31:0] regions_max_4_1_0_load_reg_10549;
reg   [31:0] regions_max_4_0_0_load_reg_10555;
reg   [31:0] regions_max_3_3_0_load_reg_10561;
reg   [31:0] regions_max_3_2_0_load_reg_10567;
reg   [31:0] regions_max_3_1_0_load_reg_10573;
reg   [31:0] regions_max_3_0_0_load_reg_10579;
reg   [31:0] regions_max_2_3_0_load_reg_10585;
reg   [31:0] regions_max_2_2_0_load_reg_10591;
reg   [31:0] regions_max_2_1_0_load_reg_10597;
reg   [31:0] regions_max_2_0_0_load_reg_10603;
reg   [31:0] regions_max_1_3_0_load_reg_10609;
reg   [31:0] regions_max_1_2_0_load_reg_10615;
reg   [31:0] regions_max_1_1_0_load_reg_10621;
reg   [31:0] regions_max_1_0_0_load_reg_10627;
reg   [31:0] regions_max_0_3_0_load_reg_10633;
reg   [31:0] regions_max_0_2_0_load_reg_10639;
reg   [31:0] regions_max_0_1_0_load_reg_10645;
reg   [31:0] regions_max_0_0_0_load_reg_10651;
reg   [31:0] regions_min_7_3_0_load_reg_10657;
reg   [31:0] regions_min_7_2_0_load_reg_10663;
reg   [31:0] regions_min_7_1_0_load_reg_10669;
reg   [31:0] regions_min_7_0_0_load_reg_10675;
reg   [31:0] regions_min_6_3_0_load_reg_10681;
reg   [31:0] regions_min_6_2_0_load_reg_10687;
reg   [31:0] regions_min_6_1_0_load_reg_10693;
reg   [31:0] regions_min_6_0_0_load_reg_10699;
reg   [31:0] regions_min_5_3_0_load_reg_10705;
reg   [31:0] regions_min_5_2_0_load_reg_10711;
reg   [31:0] regions_min_5_1_0_load_reg_10717;
reg   [31:0] regions_min_5_0_0_load_reg_10723;
reg   [31:0] regions_min_4_3_0_load_reg_10729;
reg   [31:0] regions_min_4_2_0_load_reg_10735;
reg   [31:0] regions_min_4_1_0_load_reg_10741;
reg   [31:0] regions_min_4_0_0_load_reg_10747;
reg   [31:0] regions_min_3_3_0_load_reg_10753;
reg   [31:0] regions_min_3_2_0_load_reg_10759;
reg   [31:0] regions_min_3_1_0_load_reg_10765;
reg   [31:0] regions_min_3_0_0_load_reg_10771;
reg   [31:0] regions_min_2_3_0_load_reg_10777;
reg   [31:0] regions_min_2_2_0_load_reg_10783;
reg   [31:0] regions_min_2_1_0_load_reg_10789;
reg   [31:0] regions_min_2_0_0_load_reg_10795;
reg   [31:0] regions_min_1_3_0_load_reg_10801;
reg   [31:0] regions_min_1_2_0_load_reg_10807;
reg   [31:0] regions_min_1_1_0_load_reg_10813;
reg   [31:0] regions_min_1_0_0_load_reg_10819;
reg   [31:0] regions_min_0_3_0_load_reg_10825;
reg   [31:0] regions_min_0_2_0_load_reg_10831;
reg   [31:0] regions_center_6_3_0_load_reg_10837;
reg   [31:0] regions_center_6_2_0_load_reg_10843;
reg   [31:0] regions_center_6_1_0_load_reg_10849;
reg   [31:0] regions_center_6_0_0_load_reg_10855;
reg   [31:0] regions_center_5_3_0_load_reg_10861;
reg   [31:0] regions_center_5_2_0_load_reg_10867;
reg   [31:0] regions_center_5_1_0_load_reg_10873;
reg   [31:0] regions_center_5_0_0_load_reg_10879;
reg   [31:0] regions_center_4_3_0_load_reg_10885;
reg   [31:0] regions_center_4_2_0_load_reg_10891;
reg   [31:0] regions_center_4_1_0_load_reg_10897;
reg   [31:0] regions_center_4_0_0_load_reg_10903;
reg   [31:0] regions_center_3_3_0_load_reg_10909;
reg   [31:0] regions_center_3_2_0_load_reg_10915;
reg   [31:0] regions_center_3_1_0_load_reg_10921;
reg   [31:0] regions_center_3_0_0_load_reg_10927;
reg   [31:0] regions_center_2_3_0_load_reg_10933;
reg   [31:0] regions_center_2_2_0_load_reg_10939;
reg   [31:0] regions_center_2_1_0_load_reg_10945;
reg   [31:0] regions_center_2_0_0_load_reg_10951;
reg   [31:0] regions_center_1_3_0_load_reg_10957;
reg   [31:0] regions_center_1_2_0_load_reg_10963;
reg   [31:0] regions_center_1_1_0_load_reg_10969;
reg   [31:0] regions_center_1_0_0_load_reg_10975;
reg   [31:0] regions_center_0_3_0_load_reg_10981;
reg   [31:0] regions_center_0_2_0_load_reg_10987;
reg   [31:0] regions_center_0_1_0_load_reg_10993;
reg   [31:0] regions_center_0_0_0_load_reg_10999;
wire   [2:0] add_ln56_fu_5519_p2;
reg   [2:0] add_ln56_reg_11008;
wire   [7:0] add_ln840_fu_6019_p2;
wire   [0:0] icmp_ln56_fu_5513_p2;
reg   [2:0] merge_2_loc_load_reg_12179;
wire    ap_CS_fsm_state9;
reg   [2:0] merge_1_loc_load_reg_12183;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln156_fu_7198_p2;
reg   [2:0] add_ln156_reg_13390;
wire   [1:0] trunc_ln157_fu_7288_p1;
reg   [1:0] trunc_ln157_reg_13395;
wire   [0:0] icmp_ln156_fu_7192_p2;
wire   [31:0] tmp_32_fu_7404_p10;
reg   [31:0] tmp_32_reg_13407;
wire   [31:0] tmp_33_fu_7425_p10;
reg   [31:0] tmp_33_reg_13414;
reg   [0:0] tmp_53_reg_13516;
wire    ap_CS_fsm_state12;
wire   [31:0] tmp_42_fu_7967_p10;
reg   [31:0] tmp_42_reg_13524;
wire    ap_CS_fsm_state13;
wire   [31:0] tmp_43_fu_7988_p10;
reg   [31:0] tmp_43_reg_13531;
reg   [0:0] tmp_56_reg_13633;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_4622_p2;
reg   [31:0] add_reg_13641;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_4628_p2;
reg   [31:0] conv_reg_13646;
wire    ap_CS_fsm_state28;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_done;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_idle;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_ready;
wire   [2:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out_ap_vld;
wire   [2:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out_ap_vld;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din1;
wire   [0:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_ce;
reg   [31:0] empty_55_reg_1942;
wire   [0:0] and_ln157_1_fu_7522_p2;
reg   [31:0] empty_56_reg_2014;
wire    ap_CS_fsm_state16;
wire   [0:0] and_ln160_1_fu_8085_p2;
reg   [31:0] regions_min_0_2_7_reg_2086;
wire   [0:0] icmp_ln1019_fu_6024_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] or_ln44_1_fu_5117_p2;
reg   [31:0] regions_min_0_3_7_reg_2111;
reg   [31:0] regions_min_1_0_7_reg_2136;
reg   [31:0] regions_min_1_1_7_reg_2161;
reg   [31:0] regions_min_1_2_7_reg_2186;
reg   [31:0] regions_min_1_3_7_reg_2211;
reg   [31:0] regions_min_2_0_7_reg_2236;
reg   [31:0] regions_min_2_1_7_reg_2261;
reg   [31:0] regions_min_2_2_7_reg_2286;
reg   [31:0] regions_min_2_3_7_reg_2311;
reg   [31:0] regions_min_3_0_7_reg_2336;
reg   [31:0] regions_min_3_1_7_reg_2361;
reg   [31:0] regions_min_3_2_7_reg_2386;
reg   [31:0] regions_min_3_3_7_reg_2411;
reg   [31:0] regions_min_4_0_7_reg_2436;
reg   [31:0] regions_min_4_1_7_reg_2461;
reg   [31:0] regions_min_4_2_7_reg_2486;
reg   [31:0] regions_min_4_3_7_reg_2511;
reg   [31:0] regions_min_5_0_7_reg_2536;
reg   [31:0] regions_min_5_1_7_reg_2561;
reg   [31:0] regions_min_5_2_7_reg_2586;
reg   [31:0] regions_min_5_3_7_reg_2611;
reg   [31:0] regions_min_6_0_7_reg_2636;
reg   [31:0] regions_min_6_1_7_reg_2661;
reg   [31:0] regions_min_6_2_7_reg_2686;
reg   [31:0] regions_min_6_3_7_reg_2711;
reg   [31:0] regions_min_7_0_6_reg_2736;
reg   [31:0] regions_min_7_1_6_reg_2761;
reg   [31:0] regions_min_7_2_6_reg_2786;
reg   [31:0] regions_min_7_3_6_reg_2811;
reg   [31:0] regions_max_0_0_7_reg_2836;
reg   [31:0] regions_max_0_1_7_reg_2861;
reg   [31:0] regions_max_0_2_7_reg_2886;
reg   [31:0] regions_max_0_3_7_reg_2911;
reg   [31:0] regions_max_1_0_7_reg_2936;
reg   [31:0] regions_max_1_1_7_reg_2961;
reg   [31:0] regions_max_1_2_7_reg_2986;
reg   [31:0] regions_max_1_3_7_reg_3011;
reg   [31:0] regions_max_2_0_7_reg_3036;
reg   [31:0] regions_max_2_1_7_reg_3061;
reg   [31:0] regions_max_2_2_7_reg_3086;
reg   [31:0] regions_max_2_3_7_reg_3111;
reg   [31:0] regions_max_3_0_7_reg_3136;
reg   [31:0] regions_max_3_1_7_reg_3161;
reg   [31:0] regions_max_3_2_7_reg_3186;
reg   [31:0] regions_max_3_3_7_reg_3211;
reg   [31:0] regions_max_4_0_7_reg_3236;
reg   [31:0] regions_max_4_1_7_reg_3261;
reg   [31:0] regions_max_4_2_7_reg_3286;
reg   [31:0] regions_max_4_3_7_reg_3311;
reg   [31:0] regions_max_5_0_7_reg_3336;
reg   [31:0] regions_max_5_1_7_reg_3361;
reg   [31:0] regions_max_5_2_7_reg_3386;
reg   [31:0] regions_max_5_3_7_reg_3411;
reg   [31:0] regions_max_6_0_7_reg_3436;
reg   [31:0] regions_max_6_1_7_reg_3461;
reg   [31:0] regions_max_6_2_7_reg_3486;
reg   [31:0] regions_max_6_3_7_reg_3511;
reg   [31:0] regions_max_7_0_6_reg_3536;
reg   [31:0] regions_max_7_1_6_reg_3561;
reg   [31:0] regions_max_7_2_6_reg_3586;
reg   [31:0] regions_max_7_3_6_reg_3611;
reg   [31:0] regions_center_0_0_8_reg_3636;
reg   [31:0] regions_center_0_1_8_reg_3661;
reg   [31:0] regions_center_0_2_8_reg_3686;
reg   [31:0] regions_center_0_3_8_reg_3711;
reg   [31:0] regions_center_1_0_8_reg_3736;
reg   [31:0] regions_center_1_1_8_reg_3761;
reg   [31:0] regions_center_1_2_8_reg_3786;
reg   [31:0] regions_center_1_3_8_reg_3811;
reg   [31:0] regions_center_2_0_8_reg_3836;
reg   [31:0] regions_center_2_1_8_reg_3861;
reg   [31:0] regions_center_2_2_8_reg_3886;
reg   [31:0] regions_center_2_3_8_reg_3911;
reg   [31:0] regions_center_3_0_8_reg_3936;
reg   [31:0] regions_center_3_1_8_reg_3961;
reg   [31:0] regions_center_3_2_8_reg_3986;
reg   [31:0] regions_center_3_3_8_reg_4011;
reg   [31:0] regions_center_4_0_8_reg_4036;
reg   [31:0] regions_center_4_1_8_reg_4061;
reg   [31:0] regions_center_4_2_8_reg_4086;
reg   [31:0] regions_center_4_3_8_reg_4111;
reg   [31:0] regions_center_5_0_8_reg_4136;
reg   [31:0] regions_center_5_1_8_reg_4161;
reg   [31:0] regions_center_5_2_8_reg_4186;
reg   [31:0] regions_center_5_3_8_reg_4211;
reg   [31:0] regions_center_6_0_8_reg_4236;
reg   [31:0] regions_center_6_1_8_reg_4261;
reg   [31:0] regions_center_6_2_8_reg_4286;
reg   [31:0] regions_center_6_3_8_reg_4311;
reg   [31:0] regions_center_7_0_6_reg_4336;
reg   [31:0] regions_center_7_1_6_reg_4361;
reg   [31:0] regions_center_7_2_6_reg_4386;
reg   [31:0] regions_center_7_3_6_reg_4411;
reg   [31:0] regions_min_0_1_7_reg_4436;
reg   [7:0] phi_ln180_reg_4461;
reg   [31:0] regions_min_0_0_7_reg_4495;
reg    grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [2:0] merge_2_loc_fu_284;
reg   [2:0] merge_1_loc_fu_280;
reg   [2:0] i_fu_276;
reg   [2:0] i_1_fu_288;
wire    ap_CS_fsm_state7;
reg   [31:0] regions_min_0_0_0_fu_292;
wire   [31:0] tmp_fu_5529_p6;
wire   [1:0] trunc_ln57_fu_5525_p1;
reg   [31:0] regions_min_0_1_0_fu_296;
reg   [31:0] regions_center_7_3_0_fu_300;
reg   [31:0] regions_center_7_2_0_fu_304;
reg   [31:0] regions_center_7_1_0_fu_308;
reg   [31:0] regions_center_7_0_0_fu_312;
reg   [31:0] regions_max_7_3_0_fu_316;
reg   [31:0] regions_max_7_2_0_fu_320;
reg   [31:0] regions_max_7_1_0_fu_324;
reg   [31:0] regions_max_7_0_0_fu_328;
reg   [31:0] regions_max_6_3_0_fu_332;
reg   [31:0] regions_max_6_2_0_fu_336;
reg   [31:0] regions_max_6_1_0_fu_340;
reg   [31:0] regions_max_6_0_0_fu_344;
reg   [31:0] regions_max_5_3_0_fu_348;
reg   [31:0] regions_max_5_2_0_fu_352;
reg   [31:0] regions_max_5_1_0_fu_356;
reg   [31:0] regions_max_5_0_0_fu_360;
reg   [31:0] regions_max_4_3_0_fu_364;
reg   [31:0] regions_max_4_2_0_fu_368;
reg   [31:0] regions_max_4_1_0_fu_372;
reg   [31:0] regions_max_4_0_0_fu_376;
reg   [31:0] regions_max_3_3_0_fu_380;
reg   [31:0] regions_max_3_2_0_fu_384;
reg   [31:0] regions_max_3_1_0_fu_388;
reg   [31:0] regions_max_3_0_0_fu_392;
reg   [31:0] regions_max_2_3_0_fu_396;
reg   [31:0] regions_max_2_2_0_fu_400;
reg   [31:0] regions_max_2_1_0_fu_404;
reg   [31:0] regions_max_2_0_0_fu_408;
reg   [31:0] regions_max_1_3_0_fu_412;
reg   [31:0] regions_max_1_2_0_fu_416;
reg   [31:0] regions_max_1_1_0_fu_420;
reg   [31:0] regions_max_1_0_0_fu_424;
reg   [31:0] regions_max_0_3_0_fu_428;
reg   [31:0] regions_max_0_2_0_fu_432;
reg   [31:0] regions_max_0_1_0_fu_436;
reg   [31:0] regions_max_0_0_0_fu_440;
reg   [31:0] regions_min_7_3_0_fu_444;
reg   [31:0] regions_min_7_2_0_fu_448;
reg   [31:0] regions_min_7_1_0_fu_452;
reg   [31:0] regions_min_7_0_0_fu_456;
reg   [31:0] regions_min_6_3_0_fu_460;
reg   [31:0] regions_min_6_2_0_fu_464;
reg   [31:0] regions_min_6_1_0_fu_468;
reg   [31:0] regions_min_6_0_0_fu_472;
reg   [31:0] regions_min_5_3_0_fu_476;
reg   [31:0] regions_min_5_2_0_fu_480;
reg   [31:0] regions_min_5_1_0_fu_484;
reg   [31:0] regions_min_5_0_0_fu_488;
reg   [31:0] regions_min_4_3_0_fu_492;
reg   [31:0] regions_min_4_2_0_fu_496;
reg   [31:0] regions_min_4_1_0_fu_500;
reg   [31:0] regions_min_4_0_0_fu_504;
reg   [31:0] regions_min_3_3_0_fu_508;
reg   [31:0] regions_min_3_2_0_fu_512;
reg   [31:0] regions_min_3_1_0_fu_516;
reg   [31:0] regions_min_3_0_0_fu_520;
reg   [31:0] regions_min_2_3_0_fu_524;
reg   [31:0] regions_min_2_2_0_fu_528;
reg   [31:0] regions_min_2_1_0_fu_532;
reg   [31:0] regions_min_2_0_0_fu_536;
reg   [31:0] regions_min_1_3_0_fu_540;
reg   [31:0] regions_min_1_2_0_fu_544;
reg   [31:0] regions_min_1_1_0_fu_548;
reg   [31:0] regions_min_1_0_0_fu_552;
reg   [31:0] regions_min_0_3_0_fu_556;
reg   [31:0] regions_min_0_2_0_fu_560;
reg   [31:0] regions_center_6_3_0_fu_564;
reg   [31:0] regions_center_6_2_0_fu_568;
reg   [31:0] regions_center_6_1_0_fu_572;
reg   [31:0] regions_center_6_0_0_fu_576;
reg   [31:0] regions_center_5_3_0_fu_580;
reg   [31:0] regions_center_5_2_0_fu_584;
reg   [31:0] regions_center_5_1_0_fu_588;
reg   [31:0] regions_center_5_0_0_fu_592;
reg   [31:0] regions_center_4_3_0_fu_596;
reg   [31:0] regions_center_4_2_0_fu_600;
reg   [31:0] regions_center_4_1_0_fu_604;
reg   [31:0] regions_center_4_0_0_fu_608;
reg   [31:0] regions_center_3_3_0_fu_612;
reg   [31:0] regions_center_3_2_0_fu_616;
reg   [31:0] regions_center_3_1_0_fu_620;
reg   [31:0] regions_center_3_0_0_fu_624;
reg   [31:0] regions_center_2_3_0_fu_628;
reg   [31:0] regions_center_2_2_0_fu_632;
reg   [31:0] regions_center_2_1_0_fu_636;
reg   [31:0] regions_center_2_0_0_fu_640;
reg   [31:0] regions_center_1_3_0_fu_644;
reg   [31:0] regions_center_1_2_0_fu_648;
reg   [31:0] regions_center_1_1_0_fu_652;
reg   [31:0] regions_center_1_0_0_fu_656;
reg   [31:0] regions_center_0_3_0_fu_660;
reg   [31:0] regions_center_0_2_0_fu_664;
reg   [31:0] regions_center_0_1_0_fu_668;
reg   [31:0] regions_center_0_0_0_fu_672;
reg   [2:0] i_2_fu_676;
wire    ap_CS_fsm_state29;
reg   [31:0] regions_max_7_3_3_fu_680;
reg   [31:0] regions_max_7_2_3_fu_684;
reg   [31:0] regions_max_7_1_3_fu_688;
reg   [31:0] regions_max_7_0_3_fu_692;
reg   [31:0] regions_min_7_3_3_fu_696;
reg   [31:0] regions_min_7_2_3_fu_700;
reg   [31:0] regions_min_7_1_3_fu_704;
reg   [31:0] regions_min_7_0_3_fu_708;
reg   [31:0] mux_case_0181_fu_712;
reg   [31:0] mux_case_1182_fu_716;
reg   [31:0] mux_case_2183_fu_720;
reg   [31:0] mux_case_3184_fu_724;
reg   [31:0] mux_case_0260_fu_728;
reg   [31:0] mux_case_1261_fu_732;
reg   [31:0] mux_case_2262_fu_736;
reg   [31:0] mux_case_3263_fu_740;
reg   [31:0] regions_min_0_0_3_fu_744;
reg   [31:0] regions_min_0_1_3_fu_748;
reg   [31:0] regions_center_7_3_3_fu_752;
reg   [31:0] regions_center_7_2_3_fu_756;
reg   [31:0] regions_center_7_1_3_fu_760;
reg   [31:0] regions_center_7_0_3_fu_764;
reg   [31:0] regions_max_6_3_3_fu_768;
reg   [31:0] regions_max_6_2_3_fu_772;
reg   [31:0] regions_max_6_1_3_fu_776;
reg   [31:0] regions_max_6_0_3_fu_780;
reg   [31:0] regions_max_5_3_3_fu_784;
reg   [31:0] regions_max_5_2_3_fu_788;
reg   [31:0] regions_max_5_1_3_fu_792;
reg   [31:0] regions_max_5_0_3_fu_796;
reg   [31:0] regions_max_4_3_3_fu_800;
reg   [31:0] regions_max_4_2_3_fu_804;
reg   [31:0] regions_max_4_1_3_fu_808;
reg   [31:0] regions_max_4_0_3_fu_812;
reg   [31:0] regions_max_3_3_3_fu_816;
reg   [31:0] regions_max_3_2_3_fu_820;
reg   [31:0] regions_max_3_1_3_fu_824;
reg   [31:0] regions_max_3_0_3_fu_828;
reg   [31:0] regions_max_2_3_3_fu_832;
reg   [31:0] regions_max_2_2_3_fu_836;
reg   [31:0] regions_max_2_1_3_fu_840;
reg   [31:0] regions_max_2_0_3_fu_844;
reg   [31:0] regions_max_1_3_3_fu_848;
reg   [31:0] regions_max_1_2_3_fu_852;
reg   [31:0] regions_max_1_1_3_fu_856;
reg   [31:0] regions_max_1_0_3_fu_860;
reg   [31:0] regions_max_0_3_3_fu_864;
reg   [31:0] regions_max_0_2_3_fu_868;
reg   [31:0] regions_max_0_1_3_fu_872;
reg   [31:0] regions_max_0_0_3_fu_876;
reg   [31:0] regions_min_6_3_3_fu_880;
reg   [31:0] regions_min_6_2_3_fu_884;
reg   [31:0] regions_min_6_1_3_fu_888;
reg   [31:0] regions_min_6_0_3_fu_892;
reg   [31:0] regions_min_5_3_3_fu_896;
reg   [31:0] regions_min_5_2_3_fu_900;
reg   [31:0] regions_min_5_1_3_fu_904;
reg   [31:0] regions_min_5_0_3_fu_908;
reg   [31:0] regions_min_4_3_3_fu_912;
reg   [31:0] regions_min_4_2_3_fu_916;
reg   [31:0] regions_min_4_1_3_fu_920;
reg   [31:0] regions_min_4_0_3_fu_924;
reg   [31:0] regions_min_3_3_3_fu_928;
reg   [31:0] regions_min_3_2_3_fu_932;
reg   [31:0] regions_min_3_1_3_fu_936;
reg   [31:0] regions_min_3_0_3_fu_940;
reg   [31:0] regions_min_2_3_3_fu_944;
reg   [31:0] regions_min_2_2_3_fu_948;
reg   [31:0] regions_min_2_1_3_fu_952;
reg   [31:0] regions_min_2_0_3_fu_956;
reg   [31:0] regions_min_1_3_3_fu_960;
reg   [31:0] regions_min_1_2_3_fu_964;
reg   [31:0] regions_min_1_1_3_fu_968;
reg   [31:0] regions_min_1_0_3_fu_972;
reg   [31:0] regions_min_0_3_3_fu_976;
reg   [31:0] regions_min_0_2_3_fu_980;
reg   [31:0] p_2_0329_fu_984;
reg   [31:0] p_2_1332_fu_988;
reg   [31:0] p_2_2335_fu_992;
reg   [31:0] p_2_3338_fu_996;
reg   [31:0] regions_center_6_3_3_fu_1000;
reg   [31:0] regions_center_6_2_3_fu_1004;
reg   [31:0] regions_center_6_1_3_fu_1008;
reg   [31:0] regions_center_6_0_3_fu_1012;
reg   [31:0] regions_center_5_3_3_fu_1016;
reg   [31:0] regions_center_5_2_3_fu_1020;
reg   [31:0] regions_center_5_1_3_fu_1024;
reg   [31:0] regions_center_5_0_3_fu_1028;
reg   [31:0] regions_center_4_3_3_fu_1032;
reg   [31:0] regions_center_4_2_3_fu_1036;
reg   [31:0] regions_center_4_1_3_fu_1040;
reg   [31:0] regions_center_4_0_3_fu_1044;
reg   [31:0] regions_center_3_3_3_fu_1048;
reg   [31:0] regions_center_3_2_3_fu_1052;
reg   [31:0] regions_center_3_1_3_fu_1056;
reg   [31:0] regions_center_3_0_3_fu_1060;
reg   [31:0] regions_center_2_3_3_fu_1064;
reg   [31:0] regions_center_2_2_3_fu_1068;
reg   [31:0] regions_center_2_1_3_fu_1072;
reg   [31:0] regions_center_2_0_3_fu_1076;
reg   [31:0] regions_center_1_3_3_fu_1080;
reg   [31:0] regions_center_1_2_3_fu_1084;
reg   [31:0] regions_center_1_1_3_fu_1088;
reg   [31:0] regions_center_1_0_3_fu_1092;
reg   [31:0] regions_center_0_3_3_fu_1096;
reg   [31:0] regions_center_0_2_3_fu_1100;
reg   [31:0] regions_center_0_1_3_fu_1104;
reg   [31:0] regions_center_0_0_3_fu_1108;
reg   [31:0] mux_case_0149_fu_1112;
reg   [31:0] mux_case_1150_fu_1116;
reg   [31:0] mux_case_2151_fu_1120;
reg   [31:0] mux_case_3152_fu_1124;
reg   [31:0] mux_case_0154_fu_1128;
reg   [31:0] mux_case_1155_fu_1132;
reg   [31:0] mux_case_2156_fu_1136;
reg   [31:0] mux_case_3157_fu_1140;
reg   [31:0] mux_case_0159_fu_1144;
reg   [31:0] mux_case_1160_fu_1148;
reg   [31:0] mux_case_2161_fu_1152;
reg   [31:0] mux_case_3162_fu_1156;
reg   [31:0] mux_case_0164_fu_1160;
reg   [31:0] mux_case_1165_fu_1164;
reg   [31:0] mux_case_2166_fu_1168;
reg   [31:0] mux_case_3167_fu_1172;
reg   [31:0] mux_case_0169_fu_1176;
reg   [31:0] mux_case_1170_fu_1180;
reg   [31:0] mux_case_2171_fu_1184;
reg   [31:0] mux_case_3172_fu_1188;
reg   [31:0] mux_case_0173_fu_1192;
reg   [31:0] mux_case_1174_fu_1196;
reg   [31:0] mux_case_2175_fu_1200;
reg   [31:0] mux_case_3176_fu_1204;
reg   [31:0] mux_case_0177_fu_1208;
reg   [31:0] mux_case_1178_fu_1212;
reg   [31:0] mux_case_2179_fu_1216;
reg   [31:0] mux_case_3180_fu_1220;
reg   [31:0] mux_case_0225_fu_1224;
reg   [31:0] mux_case_1226_fu_1228;
reg   [31:0] mux_case_2227_fu_1232;
reg   [31:0] mux_case_3228_fu_1236;
reg   [31:0] mux_case_0230_fu_1240;
reg   [31:0] mux_case_1231_fu_1244;
reg   [31:0] mux_case_2232_fu_1248;
reg   [31:0] mux_case_3233_fu_1252;
reg   [31:0] mux_case_0235_fu_1256;
reg   [31:0] mux_case_1236_fu_1260;
reg   [31:0] mux_case_2237_fu_1264;
reg   [31:0] mux_case_3238_fu_1268;
reg   [31:0] mux_case_0240_fu_1272;
reg   [31:0] mux_case_1241_fu_1276;
reg   [31:0] mux_case_2242_fu_1280;
reg   [31:0] mux_case_3243_fu_1284;
reg   [31:0] mux_case_0245_fu_1288;
reg   [31:0] mux_case_1246_fu_1292;
reg   [31:0] mux_case_2247_fu_1296;
reg   [31:0] mux_case_3248_fu_1300;
reg   [31:0] mux_case_0250_fu_1304;
reg   [31:0] mux_case_1251_fu_1308;
reg   [31:0] mux_case_2252_fu_1312;
reg   [31:0] mux_case_3253_fu_1316;
reg   [31:0] mux_case_0255_fu_1320;
reg   [31:0] mux_case_1256_fu_1324;
reg   [31:0] mux_case_2257_fu_1328;
reg   [31:0] mux_case_3258_fu_1332;
reg   [31:0] grp_fu_4622_p0;
reg   [31:0] grp_fu_4622_p1;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_4628_p0;
reg   [31:0] grp_fu_4628_p1;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_4633_p0;
reg   [31:0] grp_fu_4633_p1;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
reg   [31:0] grp_fu_4638_p0;
reg   [31:0] grp_fu_4638_p1;
wire   [1:0] p_x_assign_fu_4672_p5;
wire   [31:0] bitcast_ln44_fu_5074_p1;
wire   [7:0] tmp_44_fu_5077_p4;
wire   [22:0] trunc_ln44_1_fu_5087_p1;
wire   [0:0] or_ln44_fu_5103_p2;
wire   [0:0] or_ln44_2_fu_5107_p2;
wire   [0:0] and_ln44_fu_5111_p2;
wire   [1:0] tmp_fu_5529_p5;
wire   [31:0] tmp_24_fu_7292_p6;
wire   [31:0] tmp_25_fu_7306_p6;
wire   [31:0] tmp_26_fu_7320_p6;
wire   [31:0] tmp_27_fu_7334_p6;
wire   [31:0] tmp_28_fu_7348_p6;
wire   [31:0] tmp_29_fu_7362_p6;
wire   [31:0] tmp_30_fu_7376_p6;
wire   [31:0] tmp_31_fu_7390_p6;
wire   [31:0] bitcast_ln157_fu_7446_p1;
wire   [31:0] bitcast_ln157_1_fu_7463_p1;
wire   [7:0] tmp_s_fu_7449_p4;
wire   [22:0] trunc_ln157_1_fu_7459_p1;
wire   [0:0] icmp_ln157_1_fu_7486_p2;
wire   [0:0] icmp_ln157_fu_7480_p2;
wire   [7:0] tmp_52_fu_7466_p4;
wire   [22:0] trunc_ln157_2_fu_7476_p1;
wire   [0:0] icmp_ln157_3_fu_7504_p2;
wire   [0:0] icmp_ln157_2_fu_7498_p2;
wire   [0:0] or_ln157_fu_7492_p2;
wire   [0:0] or_ln157_1_fu_7510_p2;
wire   [0:0] and_ln157_fu_7516_p2;
wire   [31:0] tmp_34_fu_7867_p6;
wire   [31:0] tmp_35_fu_7880_p6;
wire   [31:0] tmp_36_fu_7893_p6;
wire   [31:0] tmp_37_fu_7906_p6;
wire   [31:0] tmp_38_fu_7919_p6;
wire   [31:0] tmp_39_fu_7932_p6;
wire   [31:0] tmp_40_fu_7945_p6;
wire   [31:0] tmp_41_fu_7958_p6;
wire   [31:0] bitcast_ln160_fu_8009_p1;
wire   [31:0] bitcast_ln160_1_fu_8026_p1;
wire   [7:0] tmp_54_fu_8012_p4;
wire   [22:0] trunc_ln160_fu_8022_p1;
wire   [0:0] icmp_ln160_1_fu_8049_p2;
wire   [0:0] icmp_ln160_fu_8043_p2;
wire   [7:0] tmp_55_fu_8029_p4;
wire   [22:0] trunc_ln160_1_fu_8039_p1;
wire   [0:0] icmp_ln160_3_fu_8067_p2;
wire   [0:0] icmp_ln160_2_fu_8061_p2;
wire   [0:0] or_ln160_fu_8055_p2;
wire   [0:0] or_ln160_1_fu_8073_p2;
wire   [0:0] and_ln160_fu_8079_p2;
wire    ap_CS_fsm_state30;
reg   [1:0] grp_fu_4622_opcode;
reg    grp_fu_4622_ce;
reg    grp_fu_4628_ce;
reg    grp_fu_4633_ce;
reg   [4:0] grp_fu_4633_opcode;
reg    grp_fu_4638_ce;
reg   [4:0] grp_fu_4638_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_return_4_preg;
reg   [31:0] ap_return_5_preg;
reg   [31:0] ap_return_6_preg;
reg   [31:0] ap_return_7_preg;
reg   [31:0] ap_return_8_preg;
reg   [31:0] ap_return_9_preg;
reg   [31:0] ap_return_10_preg;
reg   [31:0] ap_return_11_preg;
reg   [31:0] ap_return_12_preg;
reg   [31:0] ap_return_13_preg;
reg   [31:0] ap_return_14_preg;
reg   [31:0] ap_return_15_preg;
reg   [31:0] ap_return_16_preg;
reg   [31:0] ap_return_17_preg;
reg   [31:0] ap_return_18_preg;
reg   [31:0] ap_return_19_preg;
reg   [31:0] ap_return_20_preg;
reg   [31:0] ap_return_21_preg;
reg   [31:0] ap_return_22_preg;
reg   [31:0] ap_return_23_preg;
reg   [31:0] ap_return_24_preg;
reg   [31:0] ap_return_25_preg;
reg   [31:0] ap_return_26_preg;
reg   [31:0] ap_return_27_preg;
reg   [31:0] ap_return_28_preg;
reg   [31:0] ap_return_29_preg;
reg   [31:0] ap_return_30_preg;
reg   [31:0] ap_return_31_preg;
reg   [31:0] ap_return_32_preg;
reg   [31:0] ap_return_33_preg;
reg   [31:0] ap_return_34_preg;
reg   [31:0] ap_return_35_preg;
reg   [31:0] ap_return_36_preg;
reg   [31:0] ap_return_37_preg;
reg   [31:0] ap_return_38_preg;
reg   [31:0] ap_return_39_preg;
reg   [31:0] ap_return_40_preg;
reg   [31:0] ap_return_41_preg;
reg   [31:0] ap_return_42_preg;
reg   [31:0] ap_return_43_preg;
reg   [31:0] ap_return_44_preg;
reg   [31:0] ap_return_45_preg;
reg   [31:0] ap_return_46_preg;
reg   [31:0] ap_return_47_preg;
reg   [31:0] ap_return_48_preg;
reg   [31:0] ap_return_49_preg;
reg   [31:0] ap_return_50_preg;
reg   [31:0] ap_return_51_preg;
reg   [31:0] ap_return_52_preg;
reg   [31:0] ap_return_53_preg;
reg   [31:0] ap_return_54_preg;
reg   [31:0] ap_return_55_preg;
reg   [31:0] ap_return_56_preg;
reg   [31:0] ap_return_57_preg;
reg   [31:0] ap_return_58_preg;
reg   [31:0] ap_return_59_preg;
reg   [31:0] ap_return_60_preg;
reg   [31:0] ap_return_61_preg;
reg   [31:0] ap_return_62_preg;
reg   [31:0] ap_return_63_preg;
reg   [31:0] ap_return_64_preg;
reg   [31:0] ap_return_65_preg;
reg   [31:0] ap_return_66_preg;
reg   [31:0] ap_return_67_preg;
reg   [31:0] ap_return_68_preg;
reg   [31:0] ap_return_69_preg;
reg   [31:0] ap_return_70_preg;
reg   [31:0] ap_return_71_preg;
reg   [31:0] ap_return_72_preg;
reg   [31:0] ap_return_73_preg;
reg   [31:0] ap_return_74_preg;
reg   [31:0] ap_return_75_preg;
reg   [31:0] ap_return_76_preg;
reg   [31:0] ap_return_77_preg;
reg   [31:0] ap_return_78_preg;
reg   [31:0] ap_return_79_preg;
reg   [31:0] ap_return_80_preg;
reg   [31:0] ap_return_81_preg;
reg   [31:0] ap_return_82_preg;
reg   [31:0] ap_return_83_preg;
reg   [31:0] ap_return_84_preg;
reg   [31:0] ap_return_85_preg;
reg   [31:0] ap_return_86_preg;
reg   [31:0] ap_return_87_preg;
reg   [31:0] ap_return_88_preg;
reg   [31:0] ap_return_89_preg;
reg   [31:0] ap_return_90_preg;
reg   [31:0] ap_return_91_preg;
reg   [31:0] ap_return_92_preg;
reg   [31:0] ap_return_93_preg;
reg   [31:0] ap_return_94_preg;
reg   [31:0] ap_return_95_preg;
reg   [7:0] ap_return_96_preg;
reg   [29:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
#0 ap_return_4_preg = 32'd0;
#0 ap_return_5_preg = 32'd0;
#0 ap_return_6_preg = 32'd0;
#0 ap_return_7_preg = 32'd0;
#0 ap_return_8_preg = 32'd0;
#0 ap_return_9_preg = 32'd0;
#0 ap_return_10_preg = 32'd0;
#0 ap_return_11_preg = 32'd0;
#0 ap_return_12_preg = 32'd0;
#0 ap_return_13_preg = 32'd0;
#0 ap_return_14_preg = 32'd0;
#0 ap_return_15_preg = 32'd0;
#0 ap_return_16_preg = 32'd0;
#0 ap_return_17_preg = 32'd0;
#0 ap_return_18_preg = 32'd0;
#0 ap_return_19_preg = 32'd0;
#0 ap_return_20_preg = 32'd0;
#0 ap_return_21_preg = 32'd0;
#0 ap_return_22_preg = 32'd0;
#0 ap_return_23_preg = 32'd0;
#0 ap_return_24_preg = 32'd0;
#0 ap_return_25_preg = 32'd0;
#0 ap_return_26_preg = 32'd0;
#0 ap_return_27_preg = 32'd0;
#0 ap_return_28_preg = 32'd0;
#0 ap_return_29_preg = 32'd0;
#0 ap_return_30_preg = 32'd0;
#0 ap_return_31_preg = 32'd0;
#0 ap_return_32_preg = 32'd0;
#0 ap_return_33_preg = 32'd0;
#0 ap_return_34_preg = 32'd0;
#0 ap_return_35_preg = 32'd0;
#0 ap_return_36_preg = 32'd0;
#0 ap_return_37_preg = 32'd0;
#0 ap_return_38_preg = 32'd0;
#0 ap_return_39_preg = 32'd0;
#0 ap_return_40_preg = 32'd0;
#0 ap_return_41_preg = 32'd0;
#0 ap_return_42_preg = 32'd0;
#0 ap_return_43_preg = 32'd0;
#0 ap_return_44_preg = 32'd0;
#0 ap_return_45_preg = 32'd0;
#0 ap_return_46_preg = 32'd0;
#0 ap_return_47_preg = 32'd0;
#0 ap_return_48_preg = 32'd0;
#0 ap_return_49_preg = 32'd0;
#0 ap_return_50_preg = 32'd0;
#0 ap_return_51_preg = 32'd0;
#0 ap_return_52_preg = 32'd0;
#0 ap_return_53_preg = 32'd0;
#0 ap_return_54_preg = 32'd0;
#0 ap_return_55_preg = 32'd0;
#0 ap_return_56_preg = 32'd0;
#0 ap_return_57_preg = 32'd0;
#0 ap_return_58_preg = 32'd0;
#0 ap_return_59_preg = 32'd0;
#0 ap_return_60_preg = 32'd0;
#0 ap_return_61_preg = 32'd0;
#0 ap_return_62_preg = 32'd0;
#0 ap_return_63_preg = 32'd0;
#0 ap_return_64_preg = 32'd0;
#0 ap_return_65_preg = 32'd0;
#0 ap_return_66_preg = 32'd0;
#0 ap_return_67_preg = 32'd0;
#0 ap_return_68_preg = 32'd0;
#0 ap_return_69_preg = 32'd0;
#0 ap_return_70_preg = 32'd0;
#0 ap_return_71_preg = 32'd0;
#0 ap_return_72_preg = 32'd0;
#0 ap_return_73_preg = 32'd0;
#0 ap_return_74_preg = 32'd0;
#0 ap_return_75_preg = 32'd0;
#0 ap_return_76_preg = 32'd0;
#0 ap_return_77_preg = 32'd0;
#0 ap_return_78_preg = 32'd0;
#0 ap_return_79_preg = 32'd0;
#0 ap_return_80_preg = 32'd0;
#0 ap_return_81_preg = 32'd0;
#0 ap_return_82_preg = 32'd0;
#0 ap_return_83_preg = 32'd0;
#0 ap_return_84_preg = 32'd0;
#0 ap_return_85_preg = 32'd0;
#0 ap_return_86_preg = 32'd0;
#0 ap_return_87_preg = 32'd0;
#0 ap_return_88_preg = 32'd0;
#0 ap_return_89_preg = 32'd0;
#0 ap_return_90_preg = 32'd0;
#0 ap_return_91_preg = 32'd0;
#0 ap_return_92_preg = 32'd0;
#0 ap_return_93_preg = 32'd0;
#0 ap_return_94_preg = 32'd0;
#0 ap_return_95_preg = 32'd0;
#0 ap_return_96_preg = 8'd0;
end

FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1 grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start),
    .ap_done(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_done),
    .ap_idle(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_idle),
    .ap_ready(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_ready),
    .regions_center_0_0_0(regions_center_0_0_0_load_reg_10999),
    .regions_center_1_0_0(regions_center_1_0_0_load_reg_10975),
    .regions_center_2_0_0(regions_center_2_0_0_load_reg_10951),
    .regions_center_3_0_0(regions_center_3_0_0_load_reg_10927),
    .regions_center_4_0_0(regions_center_4_0_0_load_reg_10903),
    .regions_center_5_0_0(regions_center_5_0_0_load_reg_10879),
    .regions_center_6_0_0(regions_center_6_0_0_load_reg_10855),
    .regions_center_7_0_0(regions_center_7_0_0_load_reg_10459),
    .regions_max_0_0_0(regions_max_0_0_0_load_reg_10651),
    .regions_max_1_0_0(regions_max_1_0_0_load_reg_10627),
    .regions_max_2_0_0(regions_max_2_0_0_load_reg_10603),
    .regions_max_3_0_0(regions_max_3_0_0_load_reg_10579),
    .regions_max_4_0_0(regions_max_4_0_0_load_reg_10555),
    .regions_max_5_0_0(regions_max_5_0_0_load_reg_10531),
    .regions_max_6_0_0(regions_max_6_0_0_load_reg_10507),
    .regions_max_7_0_0(regions_max_7_0_0_load_reg_10483),
    .regions_min_0_0_0(regions_min_0_0_0_load_reg_10429),
    .regions_min_1_0_0(regions_min_1_0_0_load_reg_10819),
    .regions_min_2_0_0(regions_min_2_0_0_load_reg_10795),
    .regions_min_3_0_0(regions_min_3_0_0_load_reg_10771),
    .regions_min_4_0_0(regions_min_4_0_0_load_reg_10747),
    .regions_min_5_0_0(regions_min_5_0_0_load_reg_10723),
    .regions_min_6_0_0(regions_min_6_0_0_load_reg_10699),
    .regions_min_7_0_0(regions_min_7_0_0_load_reg_10675),
    .regions_center_0_1_0(regions_center_0_1_0_load_reg_10993),
    .regions_center_1_1_0(regions_center_1_1_0_load_reg_10969),
    .regions_center_2_1_0(regions_center_2_1_0_load_reg_10945),
    .regions_center_3_1_0(regions_center_3_1_0_load_reg_10921),
    .regions_center_4_1_0(regions_center_4_1_0_load_reg_10897),
    .regions_center_5_1_0(regions_center_5_1_0_load_reg_10873),
    .regions_center_6_1_0(regions_center_6_1_0_load_reg_10849),
    .regions_center_7_1_0(regions_center_7_1_0_load_reg_10453),
    .regions_max_0_1_0(regions_max_0_1_0_load_reg_10645),
    .regions_max_1_1_0(regions_max_1_1_0_load_reg_10621),
    .regions_max_2_1_0(regions_max_2_1_0_load_reg_10597),
    .regions_max_3_1_0(regions_max_3_1_0_load_reg_10573),
    .regions_max_4_1_0(regions_max_4_1_0_load_reg_10549),
    .regions_max_5_1_0(regions_max_5_1_0_load_reg_10525),
    .regions_max_6_1_0(regions_max_6_1_0_load_reg_10501),
    .regions_max_7_1_0(regions_max_7_1_0_load_reg_10477),
    .regions_min_0_1_0(regions_min_0_1_0_load_reg_10435),
    .regions_min_1_1_0(regions_min_1_1_0_load_reg_10813),
    .regions_min_2_1_0(regions_min_2_1_0_load_reg_10789),
    .regions_min_3_1_0(regions_min_3_1_0_load_reg_10765),
    .regions_min_4_1_0(regions_min_4_1_0_load_reg_10741),
    .regions_min_5_1_0(regions_min_5_1_0_load_reg_10717),
    .regions_min_6_1_0(regions_min_6_1_0_load_reg_10693),
    .regions_min_7_1_0(regions_min_7_1_0_load_reg_10669),
    .regions_center_0_2_0(regions_center_0_2_0_load_reg_10987),
    .regions_center_1_2_0(regions_center_1_2_0_load_reg_10963),
    .regions_center_2_2_0(regions_center_2_2_0_load_reg_10939),
    .regions_center_3_2_0(regions_center_3_2_0_load_reg_10915),
    .regions_center_4_2_0(regions_center_4_2_0_load_reg_10891),
    .regions_center_5_2_0(regions_center_5_2_0_load_reg_10867),
    .regions_center_6_2_0(regions_center_6_2_0_load_reg_10843),
    .regions_center_7_2_0(regions_center_7_2_0_load_reg_10447),
    .regions_max_0_2_0(regions_max_0_2_0_load_reg_10639),
    .regions_max_1_2_0(regions_max_1_2_0_load_reg_10615),
    .regions_max_2_2_0(regions_max_2_2_0_load_reg_10591),
    .regions_max_3_2_0(regions_max_3_2_0_load_reg_10567),
    .regions_max_4_2_0(regions_max_4_2_0_load_reg_10543),
    .regions_max_5_2_0(regions_max_5_2_0_load_reg_10519),
    .regions_max_6_2_0(regions_max_6_2_0_load_reg_10495),
    .regions_max_7_2_0(regions_max_7_2_0_load_reg_10471),
    .regions_min_0_2_0(regions_min_0_2_0_load_reg_10831),
    .regions_min_1_2_0(regions_min_1_2_0_load_reg_10807),
    .regions_min_2_2_0(regions_min_2_2_0_load_reg_10783),
    .regions_min_3_2_0(regions_min_3_2_0_load_reg_10759),
    .regions_min_4_2_0(regions_min_4_2_0_load_reg_10735),
    .regions_min_5_2_0(regions_min_5_2_0_load_reg_10711),
    .regions_min_6_2_0(regions_min_6_2_0_load_reg_10687),
    .regions_min_7_2_0(regions_min_7_2_0_load_reg_10663),
    .regions_center_0_3_0(regions_center_0_3_0_load_reg_10981),
    .regions_center_1_3_0(regions_center_1_3_0_load_reg_10957),
    .regions_center_2_3_0(regions_center_2_3_0_load_reg_10933),
    .regions_center_3_3_0(regions_center_3_3_0_load_reg_10909),
    .regions_center_4_3_0(regions_center_4_3_0_load_reg_10885),
    .regions_center_5_3_0(regions_center_5_3_0_load_reg_10861),
    .regions_center_6_3_0(regions_center_6_3_0_load_reg_10837),
    .regions_center_7_3_0(regions_center_7_3_0_load_reg_10441),
    .regions_max_0_3_0(regions_max_0_3_0_load_reg_10633),
    .regions_max_1_3_0(regions_max_1_3_0_load_reg_10609),
    .regions_max_2_3_0(regions_max_2_3_0_load_reg_10585),
    .regions_max_3_3_0(regions_max_3_3_0_load_reg_10561),
    .regions_max_4_3_0(regions_max_4_3_0_load_reg_10537),
    .regions_max_5_3_0(regions_max_5_3_0_load_reg_10513),
    .regions_max_6_3_0(regions_max_6_3_0_load_reg_10489),
    .regions_max_7_3_0(regions_max_7_3_0_load_reg_10465),
    .regions_min_0_3_0(regions_min_0_3_0_load_reg_10825),
    .regions_min_1_3_0(regions_min_1_3_0_load_reg_10801),
    .regions_min_2_3_0(regions_min_2_3_0_load_reg_10777),
    .regions_min_3_3_0(regions_min_3_3_0_load_reg_10753),
    .regions_min_4_3_0(regions_min_4_3_0_load_reg_10729),
    .regions_min_5_3_0(regions_min_5_3_0_load_reg_10705),
    .regions_min_6_3_0(regions_min_6_3_0_load_reg_10681),
    .regions_min_7_3_0(regions_min_7_3_0_load_reg_10657),
    .merge_2_out(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out),
    .merge_2_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out_ap_vld),
    .merge_1_out(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out),
    .merge_1_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out_ap_vld),
    .grp_fu_4622_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din0),
    .grp_fu_4622_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din1),
    .grp_fu_4622_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_opcode),
    .grp_fu_4622_p_dout0(grp_fu_4622_p2),
    .grp_fu_4622_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_ce),
    .grp_fu_4628_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din0),
    .grp_fu_4628_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din1),
    .grp_fu_4628_p_dout0(grp_fu_4628_p2),
    .grp_fu_4628_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_ce),
    .grp_fu_4633_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din0),
    .grp_fu_4633_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din1),
    .grp_fu_4633_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_opcode),
    .grp_fu_4633_p_dout0(grp_fu_2482_p_dout0),
    .grp_fu_4633_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_ce),
    .grp_fu_4638_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din0),
    .grp_fu_4638_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din1),
    .grp_fu_4638_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_opcode),
    .grp_fu_4638_p_dout0(grp_fu_2487_p_dout0),
    .grp_fu_4638_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_ce)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4622_p0),
    .din1(grp_fu_4622_p1),
    .opcode(grp_fu_4622_opcode),
    .ce(grp_fu_4622_ce),
    .dout(grp_fu_4622_p2)
);

FaultDetector_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4628_p0),
    .din1(grp_fu_4628_p1),
    .ce(grp_fu_4628_ce),
    .dout(grp_fu_4628_p2)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U147(
    .din0(d_read),
    .din1(d_read_7),
    .din2(d_read_8),
    .din3(d_read_9),
    .din4(p_x_assign_fu_4672_p5),
    .dout(p_x_assign_fu_4672_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U148(
    .din0(d_read),
    .din1(d_read_7),
    .din2(d_read_8),
    .din3(d_read_9),
    .din4(tmp_fu_5529_p5),
    .dout(tmp_fu_5529_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U149(
    .din0(mux_case_0149_fu_1112),
    .din1(mux_case_1150_fu_1116),
    .din2(mux_case_2151_fu_1120),
    .din3(mux_case_3152_fu_1124),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_24_fu_7292_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U150(
    .din0(mux_case_0154_fu_1128),
    .din1(mux_case_1155_fu_1132),
    .din2(mux_case_2156_fu_1136),
    .din3(mux_case_3157_fu_1140),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_25_fu_7306_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U151(
    .din0(mux_case_0159_fu_1144),
    .din1(mux_case_1160_fu_1148),
    .din2(mux_case_2161_fu_1152),
    .din3(mux_case_3162_fu_1156),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_26_fu_7320_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U152(
    .din0(mux_case_0164_fu_1160),
    .din1(mux_case_1165_fu_1164),
    .din2(mux_case_2166_fu_1168),
    .din3(mux_case_3167_fu_1172),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_27_fu_7334_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U153(
    .din0(mux_case_0169_fu_1176),
    .din1(mux_case_1170_fu_1180),
    .din2(mux_case_2171_fu_1184),
    .din3(mux_case_3172_fu_1188),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_28_fu_7348_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U154(
    .din0(mux_case_0173_fu_1192),
    .din1(mux_case_1174_fu_1196),
    .din2(mux_case_2175_fu_1200),
    .din3(mux_case_3176_fu_1204),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_29_fu_7362_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U155(
    .din0(mux_case_0177_fu_1208),
    .din1(mux_case_1178_fu_1212),
    .din2(mux_case_2179_fu_1216),
    .din3(mux_case_3180_fu_1220),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_30_fu_7376_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U156(
    .din0(mux_case_0181_fu_712),
    .din1(mux_case_1182_fu_716),
    .din2(mux_case_2183_fu_720),
    .din3(mux_case_3184_fu_724),
    .din4(trunc_ln157_fu_7288_p1),
    .dout(tmp_31_fu_7390_p6)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U157(
    .din0(tmp_24_fu_7292_p6),
    .din1(tmp_25_fu_7306_p6),
    .din2(tmp_26_fu_7320_p6),
    .din3(tmp_27_fu_7334_p6),
    .din4(tmp_28_fu_7348_p6),
    .din5(tmp_29_fu_7362_p6),
    .din6(tmp_30_fu_7376_p6),
    .din7(tmp_31_fu_7390_p6),
    .din8(merge_1_loc_fu_280),
    .dout(tmp_32_fu_7404_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U158(
    .din0(tmp_24_fu_7292_p6),
    .din1(tmp_25_fu_7306_p6),
    .din2(tmp_26_fu_7320_p6),
    .din3(tmp_27_fu_7334_p6),
    .din4(tmp_28_fu_7348_p6),
    .din5(tmp_29_fu_7362_p6),
    .din6(tmp_30_fu_7376_p6),
    .din7(tmp_31_fu_7390_p6),
    .din8(merge_2_loc_fu_284),
    .dout(tmp_33_fu_7425_p10)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U159(
    .din0(mux_case_0225_fu_1224),
    .din1(mux_case_1226_fu_1228),
    .din2(mux_case_2227_fu_1232),
    .din3(mux_case_3228_fu_1236),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_34_fu_7867_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U160(
    .din0(mux_case_0230_fu_1240),
    .din1(mux_case_1231_fu_1244),
    .din2(mux_case_2232_fu_1248),
    .din3(mux_case_3233_fu_1252),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_35_fu_7880_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U161(
    .din0(mux_case_0235_fu_1256),
    .din1(mux_case_1236_fu_1260),
    .din2(mux_case_2237_fu_1264),
    .din3(mux_case_3238_fu_1268),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_36_fu_7893_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U162(
    .din0(mux_case_0240_fu_1272),
    .din1(mux_case_1241_fu_1276),
    .din2(mux_case_2242_fu_1280),
    .din3(mux_case_3243_fu_1284),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_37_fu_7906_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U163(
    .din0(mux_case_0245_fu_1288),
    .din1(mux_case_1246_fu_1292),
    .din2(mux_case_2247_fu_1296),
    .din3(mux_case_3248_fu_1300),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_38_fu_7919_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U164(
    .din0(mux_case_0250_fu_1304),
    .din1(mux_case_1251_fu_1308),
    .din2(mux_case_2252_fu_1312),
    .din3(mux_case_3253_fu_1316),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_39_fu_7932_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U165(
    .din0(mux_case_0255_fu_1320),
    .din1(mux_case_1256_fu_1324),
    .din2(mux_case_2257_fu_1328),
    .din3(mux_case_3258_fu_1332),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_40_fu_7945_p6)
);

FaultDetector_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U166(
    .din0(mux_case_0260_fu_728),
    .din1(mux_case_1261_fu_732),
    .din2(mux_case_2262_fu_736),
    .din3(mux_case_3263_fu_740),
    .din4(trunc_ln157_reg_13395),
    .dout(tmp_41_fu_7958_p6)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U167(
    .din0(tmp_34_fu_7867_p6),
    .din1(tmp_35_fu_7880_p6),
    .din2(tmp_36_fu_7893_p6),
    .din3(tmp_37_fu_7906_p6),
    .din4(tmp_38_fu_7919_p6),
    .din5(tmp_39_fu_7932_p6),
    .din6(tmp_40_fu_7945_p6),
    .din7(tmp_41_fu_7958_p6),
    .din8(merge_1_loc_fu_280),
    .dout(tmp_42_fu_7967_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U168(
    .din0(tmp_34_fu_7867_p6),
    .din1(tmp_35_fu_7880_p6),
    .din2(tmp_36_fu_7893_p6),
    .din3(tmp_37_fu_7906_p6),
    .din4(tmp_38_fu_7919_p6),
    .din5(tmp_39_fu_7932_p6),
    .din6(tmp_40_fu_7945_p6),
    .din7(tmp_41_fu_7958_p6),
    .din8(merge_2_loc_fu_284),
    .dout(tmp_43_fu_7988_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_0_preg <= regions_min_0_0_7_reg_4495;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_10_preg <= regions_min_2_2_7_reg_2286;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_11_preg <= regions_min_2_3_7_reg_2311;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_12_preg <= regions_min_3_0_7_reg_2336;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_13_preg <= regions_min_3_1_7_reg_2361;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_14_preg <= regions_min_3_2_7_reg_2386;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_15_preg <= regions_min_3_3_7_reg_2411;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_16_preg <= regions_min_4_0_7_reg_2436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_17_preg <= regions_min_4_1_7_reg_2461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_18_preg <= regions_min_4_2_7_reg_2486;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_19_preg <= regions_min_4_3_7_reg_2511;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_1_preg <= regions_min_0_1_7_reg_4436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_20_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_20_preg <= regions_min_5_0_7_reg_2536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_21_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_21_preg <= regions_min_5_1_7_reg_2561;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_22_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_22_preg <= regions_min_5_2_7_reg_2586;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_23_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_23_preg <= regions_min_5_3_7_reg_2611;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_24_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_24_preg <= regions_min_6_0_7_reg_2636;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_25_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_25_preg <= regions_min_6_1_7_reg_2661;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_26_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_26_preg <= regions_min_6_2_7_reg_2686;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_27_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_27_preg <= regions_min_6_3_7_reg_2711;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_28_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_28_preg <= regions_min_7_0_6_reg_2736;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_29_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_29_preg <= regions_min_7_1_6_reg_2761;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_2_preg <= regions_min_0_2_7_reg_2086;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_30_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_30_preg <= regions_min_7_2_6_reg_2786;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_31_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_31_preg <= regions_min_7_3_6_reg_2811;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_32_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_32_preg <= regions_max_0_0_7_reg_2836;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_33_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_33_preg <= regions_max_0_1_7_reg_2861;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_34_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_34_preg <= regions_max_0_2_7_reg_2886;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_35_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_35_preg <= regions_max_0_3_7_reg_2911;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_36_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_36_preg <= regions_max_1_0_7_reg_2936;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_37_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_37_preg <= regions_max_1_1_7_reg_2961;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_38_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_38_preg <= regions_max_1_2_7_reg_2986;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_39_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_39_preg <= regions_max_1_3_7_reg_3011;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_3_preg <= regions_min_0_3_7_reg_2111;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_40_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_40_preg <= regions_max_2_0_7_reg_3036;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_41_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_41_preg <= regions_max_2_1_7_reg_3061;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_42_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_42_preg <= regions_max_2_2_7_reg_3086;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_43_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_43_preg <= regions_max_2_3_7_reg_3111;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_44_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_44_preg <= regions_max_3_0_7_reg_3136;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_45_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_45_preg <= regions_max_3_1_7_reg_3161;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_46_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_46_preg <= regions_max_3_2_7_reg_3186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_47_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_47_preg <= regions_max_3_3_7_reg_3211;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_48_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_48_preg <= regions_max_4_0_7_reg_3236;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_49_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_49_preg <= regions_max_4_1_7_reg_3261;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_4_preg <= regions_min_1_0_7_reg_2136;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_50_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_50_preg <= regions_max_4_2_7_reg_3286;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_51_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_51_preg <= regions_max_4_3_7_reg_3311;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_52_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_52_preg <= regions_max_5_0_7_reg_3336;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_53_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_53_preg <= regions_max_5_1_7_reg_3361;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_54_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_54_preg <= regions_max_5_2_7_reg_3386;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_55_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_55_preg <= regions_max_5_3_7_reg_3411;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_56_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_56_preg <= regions_max_6_0_7_reg_3436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_57_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_57_preg <= regions_max_6_1_7_reg_3461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_58_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_58_preg <= regions_max_6_2_7_reg_3486;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_59_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_59_preg <= regions_max_6_3_7_reg_3511;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_5_preg <= regions_min_1_1_7_reg_2161;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_60_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_60_preg <= regions_max_7_0_6_reg_3536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_61_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_61_preg <= regions_max_7_1_6_reg_3561;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_62_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_62_preg <= regions_max_7_2_6_reg_3586;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_63_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_63_preg <= regions_max_7_3_6_reg_3611;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_64_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_64_preg <= regions_center_0_0_8_reg_3636;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_65_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_65_preg <= regions_center_0_1_8_reg_3661;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_66_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_66_preg <= regions_center_0_2_8_reg_3686;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_67_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_67_preg <= regions_center_0_3_8_reg_3711;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_68_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_68_preg <= regions_center_1_0_8_reg_3736;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_69_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_69_preg <= regions_center_1_1_8_reg_3761;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_6_preg <= regions_min_1_2_7_reg_2186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_70_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_70_preg <= regions_center_1_2_8_reg_3786;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_71_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_71_preg <= regions_center_1_3_8_reg_3811;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_72_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_72_preg <= regions_center_2_0_8_reg_3836;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_73_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_73_preg <= regions_center_2_1_8_reg_3861;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_74_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_74_preg <= regions_center_2_2_8_reg_3886;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_75_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_75_preg <= regions_center_2_3_8_reg_3911;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_76_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_76_preg <= regions_center_3_0_8_reg_3936;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_77_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_77_preg <= regions_center_3_1_8_reg_3961;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_78_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_78_preg <= regions_center_3_2_8_reg_3986;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_79_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_79_preg <= regions_center_3_3_8_reg_4011;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_7_preg <= regions_min_1_3_7_reg_2211;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_80_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_80_preg <= regions_center_4_0_8_reg_4036;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_81_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_81_preg <= regions_center_4_1_8_reg_4061;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_82_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_82_preg <= regions_center_4_2_8_reg_4086;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_83_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_83_preg <= regions_center_4_3_8_reg_4111;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_84_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_84_preg <= regions_center_5_0_8_reg_4136;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_85_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_85_preg <= regions_center_5_1_8_reg_4161;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_86_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_86_preg <= regions_center_5_2_8_reg_4186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_87_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_87_preg <= regions_center_5_3_8_reg_4211;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_88_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_88_preg <= regions_center_6_0_8_reg_4236;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_89_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_89_preg <= regions_center_6_1_8_reg_4261;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_8_preg <= regions_min_2_0_7_reg_2236;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_90_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_90_preg <= regions_center_6_2_8_reg_4286;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_91_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_91_preg <= regions_center_6_3_8_reg_4311;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_92_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_92_preg <= regions_center_7_0_6_reg_4336;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_93_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_93_preg <= regions_center_7_1_6_reg_4361;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_94_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_94_preg <= regions_center_7_2_6_reg_4386;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_95_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_95_preg <= regions_center_7_3_6_reg_4411;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_96_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_96_preg <= phi_ln180_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_9_preg <= regions_min_2_1_7_reg_2261;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
            grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg <= 1'b1;
        end else if ((grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_ready == 1'b1)) begin
            grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        empty_55_reg_1942 <= tmp_32_reg_13407;
    end else if ((((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13)))) begin
        empty_55_reg_1942 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        empty_56_reg_2014 <= tmp_42_reg_13524;
    end else if ((((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16)))) begin
        empty_56_reg_2014 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_288 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_1_fu_288 <= add_ln56_reg_11008;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        i_2_fu_676 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        i_2_fu_676 <= add_ln156_reg_13390;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_276 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd0))) begin
        i_fu_276 <= add_ln41_reg_9705;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0149_fu_1112 <= regions_min_0_0_0_fu_292;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0149_fu_1112 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0154_fu_1128 <= regions_min_1_0_0_fu_552;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0154_fu_1128 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0159_fu_1144 <= regions_min_2_0_0_fu_536;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0159_fu_1144 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0164_fu_1160 <= regions_min_3_0_0_fu_520;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0164_fu_1160 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0169_fu_1176 <= regions_min_4_0_0_fu_504;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0169_fu_1176 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0173_fu_1192 <= regions_min_5_0_0_fu_488;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0173_fu_1192 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0177_fu_1208 <= regions_min_6_0_0_fu_472;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0177_fu_1208 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0181_fu_712 <= regions_min_7_0_0_fu_456;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_0181_fu_712 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0225_fu_1224 <= regions_max_0_0_0_fu_440;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0225_fu_1224 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0230_fu_1240 <= regions_max_1_0_0_fu_424;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0230_fu_1240 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0235_fu_1256 <= regions_max_2_0_0_fu_408;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0235_fu_1256 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0240_fu_1272 <= regions_max_3_0_0_fu_392;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0240_fu_1272 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0245_fu_1288 <= regions_max_4_0_0_fu_376;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0245_fu_1288 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0250_fu_1304 <= regions_max_5_0_0_fu_360;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0250_fu_1304 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0255_fu_1320 <= regions_max_6_0_0_fu_344;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0255_fu_1320 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_0260_fu_728 <= regions_max_7_0_0_fu_328;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_0260_fu_728 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1150_fu_1116 <= regions_min_0_1_0_fu_296;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1150_fu_1116 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1155_fu_1132 <= regions_min_1_1_0_fu_548;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1155_fu_1132 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1160_fu_1148 <= regions_min_2_1_0_fu_532;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1160_fu_1148 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1165_fu_1164 <= regions_min_3_1_0_fu_516;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1165_fu_1164 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1170_fu_1180 <= regions_min_4_1_0_fu_500;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1170_fu_1180 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1174_fu_1196 <= regions_min_5_1_0_fu_484;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1174_fu_1196 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1178_fu_1212 <= regions_min_6_1_0_fu_468;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1178_fu_1212 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1182_fu_716 <= regions_min_7_1_0_fu_452;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_1182_fu_716 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1226_fu_1228 <= regions_max_0_1_0_fu_436;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1226_fu_1228 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1231_fu_1244 <= regions_max_1_1_0_fu_420;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1231_fu_1244 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1236_fu_1260 <= regions_max_2_1_0_fu_404;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1236_fu_1260 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1241_fu_1276 <= regions_max_3_1_0_fu_388;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1241_fu_1276 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1246_fu_1292 <= regions_max_4_1_0_fu_372;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1246_fu_1292 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1251_fu_1308 <= regions_max_5_1_0_fu_356;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1251_fu_1308 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1256_fu_1324 <= regions_max_6_1_0_fu_340;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1256_fu_1324 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_1261_fu_732 <= regions_max_7_1_0_fu_324;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_1261_fu_732 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2151_fu_1120 <= regions_min_0_2_0_fu_560;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2151_fu_1120 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2156_fu_1136 <= regions_min_1_2_0_fu_544;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2156_fu_1136 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2161_fu_1152 <= regions_min_2_2_0_fu_528;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2161_fu_1152 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2166_fu_1168 <= regions_min_3_2_0_fu_512;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2166_fu_1168 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2171_fu_1184 <= regions_min_4_2_0_fu_496;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2171_fu_1184 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2175_fu_1200 <= regions_min_5_2_0_fu_480;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2175_fu_1200 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2179_fu_1216 <= regions_min_6_2_0_fu_464;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2179_fu_1216 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2183_fu_720 <= regions_min_7_2_0_fu_448;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_2183_fu_720 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2227_fu_1232 <= regions_max_0_2_0_fu_432;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2227_fu_1232 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2232_fu_1248 <= regions_max_1_2_0_fu_416;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2232_fu_1248 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2237_fu_1264 <= regions_max_2_2_0_fu_400;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2237_fu_1264 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2242_fu_1280 <= regions_max_3_2_0_fu_384;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2242_fu_1280 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2247_fu_1296 <= regions_max_4_2_0_fu_368;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2247_fu_1296 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2252_fu_1312 <= regions_max_5_2_0_fu_352;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2252_fu_1312 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2257_fu_1328 <= regions_max_6_2_0_fu_336;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2257_fu_1328 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_2262_fu_736 <= regions_max_7_2_0_fu_320;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_2262_fu_736 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3152_fu_1124 <= regions_min_0_3_0_fu_556;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3152_fu_1124 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3157_fu_1140 <= regions_min_1_3_0_fu_540;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3157_fu_1140 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3162_fu_1156 <= regions_min_2_3_0_fu_524;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3162_fu_1156 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3167_fu_1172 <= regions_min_3_3_0_fu_508;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3167_fu_1172 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3172_fu_1188 <= regions_min_4_3_0_fu_492;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3172_fu_1188 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3176_fu_1204 <= regions_min_5_3_0_fu_476;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3176_fu_1204 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3180_fu_1220 <= regions_min_6_3_0_fu_460;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3180_fu_1220 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3184_fu_724 <= regions_min_7_3_0_fu_444;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        mux_case_3184_fu_724 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3228_fu_1236 <= regions_max_0_3_0_fu_428;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3228_fu_1236 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3233_fu_1252 <= regions_max_1_3_0_fu_412;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3233_fu_1252 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3238_fu_1268 <= regions_max_2_3_0_fu_396;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3238_fu_1268 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3243_fu_1284 <= regions_max_3_3_0_fu_380;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3243_fu_1284 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3248_fu_1300 <= regions_max_4_3_0_fu_364;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3248_fu_1300 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3253_fu_1316 <= regions_max_5_3_0_fu_348;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3253_fu_1316 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3258_fu_1332 <= regions_max_6_3_0_fu_332;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3258_fu_1332 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        mux_case_3263_fu_740 <= regions_max_7_3_0_fu_316;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        mux_case_3263_fu_740 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        p_2_0329_fu_984 <= regions_center_7_0_0_fu_312;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        p_2_0329_fu_984 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        p_2_1332_fu_988 <= regions_center_7_1_0_fu_308;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        p_2_1332_fu_988 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        p_2_2335_fu_992 <= regions_center_7_2_0_fu_304;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        p_2_2335_fu_992 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        p_2_3338_fu_996 <= regions_center_7_3_0_fu_300;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        p_2_3338_fu_996 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        phi_ln180_reg_4461 <= n_regions_V_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        phi_ln180_reg_4461 <= add_ln840_fu_6019_p2;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        phi_ln180_reg_4461 <= 8'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_0_0_0_fu_672 <= regions_center_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_0_0_0_fu_672 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_0_0_3_fu_1108 <= regions_center_0_0_0_fu_672;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_0_0_3_fu_1108 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_0_0_8_reg_3636 <= regions_center_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_0_0_8_reg_3636 <= regions_center_0_0_0_fu_672;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_0_0_8_reg_3636 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_0_0_8_reg_3636 <= regions_center_0_0_3_fu_1108;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_0_1_0_fu_668 <= regions_center_read_63;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_0_1_0_fu_668 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_0_1_3_fu_1104 <= regions_center_0_1_0_fu_668;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_0_1_3_fu_1104 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_0_1_8_reg_3661 <= regions_center_read_63;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_0_1_8_reg_3661 <= regions_center_0_1_0_fu_668;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_0_1_8_reg_3661 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_0_1_8_reg_3661 <= regions_center_0_1_3_fu_1104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_0_2_0_fu_664 <= regions_center_read_64;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_0_2_0_fu_664 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_0_2_3_fu_1100 <= regions_center_0_2_0_fu_664;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_0_2_3_fu_1100 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_0_2_8_reg_3686 <= regions_center_read_64;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_0_2_8_reg_3686 <= regions_center_0_2_0_fu_664;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_0_2_8_reg_3686 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_0_2_8_reg_3686 <= regions_center_0_2_3_fu_1100;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_0_3_0_fu_660 <= regions_center_read_65;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_0_3_0_fu_660 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_0_3_3_fu_1096 <= regions_center_0_3_0_fu_660;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_0_3_3_fu_1096 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_0_3_8_reg_3711 <= regions_center_read_65;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_0_3_8_reg_3711 <= regions_center_0_3_0_fu_660;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_0_3_8_reg_3711 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_0_3_8_reg_3711 <= regions_center_0_3_3_fu_1096;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_1_0_0_fu_656 <= regions_center_read_66;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_1_0_0_fu_656 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_1_0_3_fu_1092 <= regions_center_1_0_0_fu_656;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_1_0_3_fu_1092 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_1_0_8_reg_3736 <= regions_center_read_66;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_1_0_8_reg_3736 <= regions_center_1_0_0_fu_656;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_1_0_8_reg_3736 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_1_0_8_reg_3736 <= regions_center_1_0_3_fu_1092;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_1_1_0_fu_652 <= regions_center_read_67;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_1_1_0_fu_652 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_1_1_3_fu_1088 <= regions_center_1_1_0_fu_652;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_1_1_3_fu_1088 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_1_1_8_reg_3761 <= regions_center_read_67;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_1_1_8_reg_3761 <= regions_center_1_1_0_fu_652;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_1_1_8_reg_3761 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_1_1_8_reg_3761 <= regions_center_1_1_3_fu_1088;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_1_2_0_fu_648 <= regions_center_read_68;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_1_2_0_fu_648 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_1_2_3_fu_1084 <= regions_center_1_2_0_fu_648;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_1_2_3_fu_1084 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_1_2_8_reg_3786 <= regions_center_read_68;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_1_2_8_reg_3786 <= regions_center_1_2_0_fu_648;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_1_2_8_reg_3786 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_1_2_8_reg_3786 <= regions_center_1_2_3_fu_1084;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_1_3_0_fu_644 <= regions_center_read_69;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_1_3_0_fu_644 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_1_3_3_fu_1080 <= regions_center_1_3_0_fu_644;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_1_3_3_fu_1080 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_1_3_8_reg_3811 <= regions_center_read_69;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_1_3_8_reg_3811 <= regions_center_1_3_0_fu_644;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_1_3_8_reg_3811 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_1_3_8_reg_3811 <= regions_center_1_3_3_fu_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_2_0_0_fu_640 <= regions_center_read_70;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_2_0_0_fu_640 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_2_0_3_fu_1076 <= regions_center_2_0_0_fu_640;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_2_0_3_fu_1076 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_2_0_8_reg_3836 <= regions_center_read_70;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_2_0_8_reg_3836 <= regions_center_2_0_0_fu_640;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_2_0_8_reg_3836 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_2_0_8_reg_3836 <= regions_center_2_0_3_fu_1076;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_2_1_0_fu_636 <= regions_center_read_71;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_2_1_0_fu_636 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_2_1_3_fu_1072 <= regions_center_2_1_0_fu_636;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_2_1_3_fu_1072 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_2_1_8_reg_3861 <= regions_center_read_71;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_2_1_8_reg_3861 <= regions_center_2_1_0_fu_636;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_2_1_8_reg_3861 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_2_1_8_reg_3861 <= regions_center_2_1_3_fu_1072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_2_2_0_fu_632 <= regions_center_read_72;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_2_2_0_fu_632 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_2_2_3_fu_1068 <= regions_center_2_2_0_fu_632;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_2_2_3_fu_1068 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_2_2_8_reg_3886 <= regions_center_read_72;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_2_2_8_reg_3886 <= regions_center_2_2_0_fu_632;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_2_2_8_reg_3886 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_2_2_8_reg_3886 <= regions_center_2_2_3_fu_1068;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_2_3_0_fu_628 <= regions_center_read_73;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_2_3_0_fu_628 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_2_3_3_fu_1064 <= regions_center_2_3_0_fu_628;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_2_3_3_fu_1064 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_2_3_8_reg_3911 <= regions_center_read_73;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_2_3_8_reg_3911 <= regions_center_2_3_0_fu_628;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_2_3_8_reg_3911 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_2_3_8_reg_3911 <= regions_center_2_3_3_fu_1064;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_3_0_0_fu_624 <= regions_center_read_74;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_3_0_0_fu_624 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_3_0_3_fu_1060 <= regions_center_3_0_0_fu_624;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_3_0_3_fu_1060 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_3_0_8_reg_3936 <= regions_center_read_74;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_3_0_8_reg_3936 <= regions_center_3_0_0_fu_624;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_3_0_8_reg_3936 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_3_0_8_reg_3936 <= regions_center_3_0_3_fu_1060;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_3_1_0_fu_620 <= regions_center_read_75;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_3_1_0_fu_620 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_3_1_3_fu_1056 <= regions_center_3_1_0_fu_620;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_3_1_3_fu_1056 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_3_1_8_reg_3961 <= regions_center_read_75;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_3_1_8_reg_3961 <= regions_center_3_1_0_fu_620;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_3_1_8_reg_3961 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_3_1_8_reg_3961 <= regions_center_3_1_3_fu_1056;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_3_2_0_fu_616 <= regions_center_read_76;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_3_2_0_fu_616 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_3_2_3_fu_1052 <= regions_center_3_2_0_fu_616;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_3_2_3_fu_1052 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_3_2_8_reg_3986 <= regions_center_read_76;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_3_2_8_reg_3986 <= regions_center_3_2_0_fu_616;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_3_2_8_reg_3986 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_3_2_8_reg_3986 <= regions_center_3_2_3_fu_1052;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_3_3_0_fu_612 <= regions_center_read_77;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_3_3_0_fu_612 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_3_3_3_fu_1048 <= regions_center_3_3_0_fu_612;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_3_3_3_fu_1048 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_3_3_8_reg_4011 <= regions_center_read_77;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_3_3_8_reg_4011 <= regions_center_3_3_0_fu_612;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_3_3_8_reg_4011 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_3_3_8_reg_4011 <= regions_center_3_3_3_fu_1048;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_4_0_0_fu_608 <= regions_center_read_78;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_4_0_0_fu_608 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_4_0_3_fu_1044 <= regions_center_4_0_0_fu_608;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_4_0_3_fu_1044 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_4_0_8_reg_4036 <= regions_center_read_78;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_4_0_8_reg_4036 <= regions_center_4_0_0_fu_608;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_4_0_8_reg_4036 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_4_0_8_reg_4036 <= regions_center_4_0_3_fu_1044;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_4_1_0_fu_604 <= regions_center_read_79;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_4_1_0_fu_604 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_4_1_3_fu_1040 <= regions_center_4_1_0_fu_604;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_4_1_3_fu_1040 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_4_1_8_reg_4061 <= regions_center_read_79;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_4_1_8_reg_4061 <= regions_center_4_1_0_fu_604;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_4_1_8_reg_4061 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_4_1_8_reg_4061 <= regions_center_4_1_3_fu_1040;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_4_2_0_fu_600 <= regions_center_read_80;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_4_2_0_fu_600 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_4_2_3_fu_1036 <= regions_center_4_2_0_fu_600;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_4_2_3_fu_1036 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_4_2_8_reg_4086 <= regions_center_read_80;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_4_2_8_reg_4086 <= regions_center_4_2_0_fu_600;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_4_2_8_reg_4086 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_4_2_8_reg_4086 <= regions_center_4_2_3_fu_1036;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_4_3_0_fu_596 <= regions_center_read_81;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_4_3_0_fu_596 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_4_3_3_fu_1032 <= regions_center_4_3_0_fu_596;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_4_3_3_fu_1032 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_4_3_8_reg_4111 <= regions_center_read_81;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_4_3_8_reg_4111 <= regions_center_4_3_0_fu_596;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_4_3_8_reg_4111 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_4_3_8_reg_4111 <= regions_center_4_3_3_fu_1032;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_5_0_0_fu_592 <= regions_center_read_82;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_5_0_0_fu_592 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_5_0_3_fu_1028 <= regions_center_5_0_0_fu_592;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_5_0_3_fu_1028 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_5_0_8_reg_4136 <= regions_center_read_82;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_5_0_8_reg_4136 <= regions_center_5_0_0_fu_592;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_5_0_8_reg_4136 <= p_2_0329_fu_984;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_5_0_8_reg_4136 <= regions_center_5_0_3_fu_1028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_5_1_0_fu_588 <= regions_center_read_83;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_5_1_0_fu_588 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_5_1_3_fu_1024 <= regions_center_5_1_0_fu_588;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_5_1_3_fu_1024 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_5_1_8_reg_4161 <= regions_center_read_83;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_5_1_8_reg_4161 <= regions_center_5_1_0_fu_588;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_5_1_8_reg_4161 <= p_2_1332_fu_988;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_5_1_8_reg_4161 <= regions_center_5_1_3_fu_1024;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_5_2_0_fu_584 <= regions_center_read_84;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_5_2_0_fu_584 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_5_2_3_fu_1020 <= regions_center_5_2_0_fu_584;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_5_2_3_fu_1020 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_5_2_8_reg_4186 <= regions_center_read_84;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_5_2_8_reg_4186 <= regions_center_5_2_0_fu_584;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_5_2_8_reg_4186 <= p_2_2335_fu_992;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_5_2_8_reg_4186 <= regions_center_5_2_3_fu_1020;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_5_3_0_fu_580 <= regions_center_read_85;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_5_3_0_fu_580 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_5_3_3_fu_1016 <= regions_center_5_3_0_fu_580;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_5_3_3_fu_1016 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_5_3_8_reg_4211 <= regions_center_read_85;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_5_3_8_reg_4211 <= regions_center_5_3_0_fu_580;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_5_3_8_reg_4211 <= p_2_3338_fu_996;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_5_3_8_reg_4211 <= regions_center_5_3_3_fu_1016;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_6_0_0_fu_576 <= regions_center_read_86;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_6_0_0_fu_576 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_6_0_3_fu_1012 <= regions_center_6_0_0_fu_576;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_6_0_3_fu_1012 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_6_0_8_reg_4236 <= regions_center_read_86;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_6_0_8_reg_4236 <= regions_center_6_0_0_fu_576;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_6_0_8_reg_4236 <= regions_center_6_0_3_fu_1012;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_6_0_8_reg_4236 <= p_2_0329_fu_984;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_6_1_0_fu_572 <= regions_center_read_87;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_6_1_0_fu_572 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_6_1_3_fu_1008 <= regions_center_6_1_0_fu_572;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_6_1_3_fu_1008 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_6_1_8_reg_4261 <= regions_center_read_87;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_6_1_8_reg_4261 <= regions_center_6_1_0_fu_572;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_6_1_8_reg_4261 <= regions_center_6_1_3_fu_1008;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_6_1_8_reg_4261 <= p_2_1332_fu_988;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_6_2_0_fu_568 <= regions_center_read_88;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_6_2_0_fu_568 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_6_2_3_fu_1004 <= regions_center_6_2_0_fu_568;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_6_2_3_fu_1004 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_6_2_8_reg_4286 <= regions_center_read_88;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_6_2_8_reg_4286 <= regions_center_6_2_0_fu_568;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_6_2_8_reg_4286 <= regions_center_6_2_3_fu_1004;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_6_2_8_reg_4286 <= p_2_2335_fu_992;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_6_3_0_fu_564 <= regions_center_read_89;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_6_3_0_fu_564 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_6_3_3_fu_1000 <= regions_center_6_3_0_fu_564;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_6_3_3_fu_1000 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_6_3_8_reg_4311 <= regions_center_read_89;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_6_3_8_reg_4311 <= regions_center_6_3_0_fu_564;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_6_3_8_reg_4311 <= regions_center_6_3_3_fu_1000;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_center_6_3_8_reg_4311 <= p_2_3338_fu_996;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_7_0_0_fu_312 <= regions_center_read_90;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_center_7_0_0_fu_312 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_7_0_3_fu_764 <= regions_center_7_0_0_fu_312;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_7_0_3_fu_764 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_7_0_6_reg_4336 <= regions_center_read_90;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_7_0_6_reg_4336 <= regions_center_7_0_0_fu_312;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_7_0_6_reg_4336 <= regions_center_7_0_3_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_7_1_0_fu_308 <= regions_center_read_91;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_center_7_1_0_fu_308 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_7_1_3_fu_760 <= regions_center_7_1_0_fu_308;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_7_1_3_fu_760 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_7_1_6_reg_4361 <= regions_center_read_91;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_7_1_6_reg_4361 <= regions_center_7_1_0_fu_308;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_7_1_6_reg_4361 <= regions_center_7_1_3_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_7_2_0_fu_304 <= regions_center_read_92;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_center_7_2_0_fu_304 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_7_2_3_fu_756 <= regions_center_7_2_0_fu_304;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_7_2_3_fu_756 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_7_2_6_reg_4386 <= regions_center_read_92;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_7_2_6_reg_4386 <= regions_center_7_2_0_fu_304;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_7_2_6_reg_4386 <= regions_center_7_2_3_fu_756;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_center_7_3_0_fu_300 <= regions_center_read_93;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_center_7_3_0_fu_300 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_center_7_3_3_fu_752 <= regions_center_7_3_0_fu_300;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'b1 == ap_CS_fsm_state29))) begin
        regions_center_7_3_3_fu_752 <= conv_reg_13646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_center_7_3_6_reg_4411 <= regions_center_read_93;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_center_7_3_6_reg_4411 <= regions_center_7_3_0_fu_300;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_center_7_3_6_reg_4411 <= regions_center_7_3_3_fu_752;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_0_0_0_fu_440 <= regions_max_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_0_0_0_fu_440 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_0_0_3_fu_876 <= regions_max_0_0_0_fu_440;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_0_0_3_fu_876 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_0_0_7_reg_2836 <= regions_max_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_0_0_7_reg_2836 <= regions_max_0_0_0_fu_440;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_0_0_7_reg_2836 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_0_0_7_reg_2836 <= regions_max_0_0_3_fu_876;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_0_1_0_fu_436 <= regions_max_read_63;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_0_1_0_fu_436 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_0_1_3_fu_872 <= regions_max_0_1_0_fu_436;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_0_1_3_fu_872 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_0_1_7_reg_2861 <= regions_max_read_63;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_0_1_7_reg_2861 <= regions_max_0_1_0_fu_436;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_0_1_7_reg_2861 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_0_1_7_reg_2861 <= regions_max_0_1_3_fu_872;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_0_2_0_fu_432 <= regions_max_read_64;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_0_2_0_fu_432 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_0_2_3_fu_868 <= regions_max_0_2_0_fu_432;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_0_2_3_fu_868 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_0_2_7_reg_2886 <= regions_max_read_64;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_0_2_7_reg_2886 <= regions_max_0_2_0_fu_432;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_0_2_7_reg_2886 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_0_2_7_reg_2886 <= regions_max_0_2_3_fu_868;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_0_3_0_fu_428 <= regions_max_read_65;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_0_3_0_fu_428 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_0_3_3_fu_864 <= regions_max_0_3_0_fu_428;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_0_3_3_fu_864 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_0_3_7_reg_2911 <= regions_max_read_65;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_0_3_7_reg_2911 <= regions_max_0_3_0_fu_428;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_0_3_7_reg_2911 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_0_3_7_reg_2911 <= regions_max_0_3_3_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_1_0_0_fu_424 <= regions_max_read_66;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_1_0_0_fu_424 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_1_0_3_fu_860 <= regions_max_1_0_0_fu_424;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_1_0_3_fu_860 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_1_0_7_reg_2936 <= regions_max_read_66;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_1_0_7_reg_2936 <= regions_max_1_0_0_fu_424;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_1_0_7_reg_2936 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_1_0_7_reg_2936 <= regions_max_1_0_3_fu_860;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_1_1_0_fu_420 <= regions_max_read_67;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_1_1_0_fu_420 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_1_1_3_fu_856 <= regions_max_1_1_0_fu_420;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_1_1_3_fu_856 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_1_1_7_reg_2961 <= regions_max_read_67;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_1_1_7_reg_2961 <= regions_max_1_1_0_fu_420;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_1_1_7_reg_2961 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_1_1_7_reg_2961 <= regions_max_1_1_3_fu_856;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_1_2_0_fu_416 <= regions_max_read_68;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_1_2_0_fu_416 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_1_2_3_fu_852 <= regions_max_1_2_0_fu_416;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_1_2_3_fu_852 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_1_2_7_reg_2986 <= regions_max_read_68;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_1_2_7_reg_2986 <= regions_max_1_2_0_fu_416;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_1_2_7_reg_2986 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_1_2_7_reg_2986 <= regions_max_1_2_3_fu_852;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_1_3_0_fu_412 <= regions_max_read_69;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_1_3_0_fu_412 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_1_3_3_fu_848 <= regions_max_1_3_0_fu_412;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_1_3_3_fu_848 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_1_3_7_reg_3011 <= regions_max_read_69;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_1_3_7_reg_3011 <= regions_max_1_3_0_fu_412;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_1_3_7_reg_3011 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_1_3_7_reg_3011 <= regions_max_1_3_3_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_2_0_0_fu_408 <= regions_max_read_70;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_2_0_0_fu_408 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_2_0_3_fu_844 <= regions_max_2_0_0_fu_408;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_2_0_3_fu_844 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_2_0_7_reg_3036 <= regions_max_read_70;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_2_0_7_reg_3036 <= regions_max_2_0_0_fu_408;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_2_0_7_reg_3036 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_2_0_7_reg_3036 <= regions_max_2_0_3_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_2_1_0_fu_404 <= regions_max_read_71;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_2_1_0_fu_404 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_2_1_3_fu_840 <= regions_max_2_1_0_fu_404;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_2_1_3_fu_840 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_2_1_7_reg_3061 <= regions_max_read_71;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_2_1_7_reg_3061 <= regions_max_2_1_0_fu_404;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_2_1_7_reg_3061 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_2_1_7_reg_3061 <= regions_max_2_1_3_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_2_2_0_fu_400 <= regions_max_read_72;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_2_2_0_fu_400 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_2_2_3_fu_836 <= regions_max_2_2_0_fu_400;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_2_2_3_fu_836 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_2_2_7_reg_3086 <= regions_max_read_72;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_2_2_7_reg_3086 <= regions_max_2_2_0_fu_400;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_2_2_7_reg_3086 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_2_2_7_reg_3086 <= regions_max_2_2_3_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_2_3_0_fu_396 <= regions_max_read_73;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_2_3_0_fu_396 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_2_3_3_fu_832 <= regions_max_2_3_0_fu_396;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_2_3_3_fu_832 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_2_3_7_reg_3111 <= regions_max_read_73;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_2_3_7_reg_3111 <= regions_max_2_3_0_fu_396;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_2_3_7_reg_3111 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_2_3_7_reg_3111 <= regions_max_2_3_3_fu_832;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_3_0_0_fu_392 <= regions_max_read_74;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_3_0_0_fu_392 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_3_0_3_fu_828 <= regions_max_3_0_0_fu_392;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_3_0_3_fu_828 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_3_0_7_reg_3136 <= regions_max_read_74;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_3_0_7_reg_3136 <= regions_max_3_0_0_fu_392;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_3_0_7_reg_3136 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_3_0_7_reg_3136 <= regions_max_3_0_3_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_3_1_0_fu_388 <= regions_max_read_75;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_3_1_0_fu_388 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_3_1_3_fu_824 <= regions_max_3_1_0_fu_388;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_3_1_3_fu_824 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_3_1_7_reg_3161 <= regions_max_read_75;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_3_1_7_reg_3161 <= regions_max_3_1_0_fu_388;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_3_1_7_reg_3161 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_3_1_7_reg_3161 <= regions_max_3_1_3_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_3_2_0_fu_384 <= regions_max_read_76;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_3_2_0_fu_384 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_3_2_3_fu_820 <= regions_max_3_2_0_fu_384;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_3_2_3_fu_820 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_3_2_7_reg_3186 <= regions_max_read_76;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_3_2_7_reg_3186 <= regions_max_3_2_0_fu_384;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_3_2_7_reg_3186 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_3_2_7_reg_3186 <= regions_max_3_2_3_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_3_3_0_fu_380 <= regions_max_read_77;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_3_3_0_fu_380 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_3_3_3_fu_816 <= regions_max_3_3_0_fu_380;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_3_3_3_fu_816 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_3_3_7_reg_3211 <= regions_max_read_77;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_3_3_7_reg_3211 <= regions_max_3_3_0_fu_380;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_3_3_7_reg_3211 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_3_3_7_reg_3211 <= regions_max_3_3_3_fu_816;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_4_0_0_fu_376 <= regions_max_read_78;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_4_0_0_fu_376 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_4_0_3_fu_812 <= regions_max_4_0_0_fu_376;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_4_0_3_fu_812 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_4_0_7_reg_3236 <= regions_max_read_78;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_4_0_7_reg_3236 <= regions_max_4_0_0_fu_376;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_4_0_7_reg_3236 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_4_0_7_reg_3236 <= regions_max_4_0_3_fu_812;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_4_1_0_fu_372 <= regions_max_read_79;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_4_1_0_fu_372 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_4_1_3_fu_808 <= regions_max_4_1_0_fu_372;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_4_1_3_fu_808 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_4_1_7_reg_3261 <= regions_max_read_79;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_4_1_7_reg_3261 <= regions_max_4_1_0_fu_372;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_4_1_7_reg_3261 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_4_1_7_reg_3261 <= regions_max_4_1_3_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_4_2_0_fu_368 <= regions_max_read_80;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_4_2_0_fu_368 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_4_2_3_fu_804 <= regions_max_4_2_0_fu_368;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_4_2_3_fu_804 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_4_2_7_reg_3286 <= regions_max_read_80;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_4_2_7_reg_3286 <= regions_max_4_2_0_fu_368;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_4_2_7_reg_3286 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_4_2_7_reg_3286 <= regions_max_4_2_3_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_4_3_0_fu_364 <= regions_max_read_81;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_4_3_0_fu_364 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_4_3_3_fu_800 <= regions_max_4_3_0_fu_364;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_4_3_3_fu_800 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_4_3_7_reg_3311 <= regions_max_read_81;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_4_3_7_reg_3311 <= regions_max_4_3_0_fu_364;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_4_3_7_reg_3311 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_4_3_7_reg_3311 <= regions_max_4_3_3_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_5_0_0_fu_360 <= regions_max_read_82;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_5_0_0_fu_360 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_5_0_3_fu_796 <= regions_max_5_0_0_fu_360;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_5_0_3_fu_796 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_5_0_7_reg_3336 <= regions_max_read_82;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_5_0_7_reg_3336 <= regions_max_5_0_0_fu_360;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_5_0_7_reg_3336 <= mux_case_0260_fu_728;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_5_0_7_reg_3336 <= regions_max_5_0_3_fu_796;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_5_1_0_fu_356 <= regions_max_read_83;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_5_1_0_fu_356 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_5_1_3_fu_792 <= regions_max_5_1_0_fu_356;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_5_1_3_fu_792 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_5_1_7_reg_3361 <= regions_max_read_83;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_5_1_7_reg_3361 <= regions_max_5_1_0_fu_356;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_5_1_7_reg_3361 <= mux_case_1261_fu_732;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_5_1_7_reg_3361 <= regions_max_5_1_3_fu_792;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_5_2_0_fu_352 <= regions_max_read_84;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_5_2_0_fu_352 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_5_2_3_fu_788 <= regions_max_5_2_0_fu_352;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_5_2_3_fu_788 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_5_2_7_reg_3386 <= regions_max_read_84;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_5_2_7_reg_3386 <= regions_max_5_2_0_fu_352;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_5_2_7_reg_3386 <= mux_case_2262_fu_736;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_5_2_7_reg_3386 <= regions_max_5_2_3_fu_788;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_5_3_0_fu_348 <= regions_max_read_85;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_5_3_0_fu_348 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_5_3_3_fu_784 <= regions_max_5_3_0_fu_348;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_5_3_3_fu_784 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_5_3_7_reg_3411 <= regions_max_read_85;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_5_3_7_reg_3411 <= regions_max_5_3_0_fu_348;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_5_3_7_reg_3411 <= mux_case_3263_fu_740;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_5_3_7_reg_3411 <= regions_max_5_3_3_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_6_0_0_fu_344 <= regions_max_read_86;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_6_0_0_fu_344 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_6_0_3_fu_780 <= regions_max_6_0_0_fu_344;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_6_0_3_fu_780 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_6_0_7_reg_3436 <= regions_max_read_86;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_6_0_7_reg_3436 <= regions_max_6_0_0_fu_344;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_6_0_7_reg_3436 <= regions_max_6_0_3_fu_780;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_6_0_7_reg_3436 <= mux_case_0260_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_6_1_0_fu_340 <= regions_max_read_87;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_6_1_0_fu_340 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_6_1_3_fu_776 <= regions_max_6_1_0_fu_340;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_6_1_3_fu_776 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_6_1_7_reg_3461 <= regions_max_read_87;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_6_1_7_reg_3461 <= regions_max_6_1_0_fu_340;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_6_1_7_reg_3461 <= regions_max_6_1_3_fu_776;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_6_1_7_reg_3461 <= mux_case_1261_fu_732;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_6_2_0_fu_336 <= regions_max_read_88;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_6_2_0_fu_336 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_6_2_3_fu_772 <= regions_max_6_2_0_fu_336;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_6_2_3_fu_772 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_6_2_7_reg_3486 <= regions_max_read_88;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_6_2_7_reg_3486 <= regions_max_6_2_0_fu_336;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_6_2_7_reg_3486 <= regions_max_6_2_3_fu_772;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_6_2_7_reg_3486 <= mux_case_2262_fu_736;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_6_3_0_fu_332 <= regions_max_read_89;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_6_3_0_fu_332 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_6_3_3_fu_768 <= regions_max_6_3_0_fu_332;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_6_3_3_fu_768 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_6_3_7_reg_3511 <= regions_max_read_89;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_6_3_7_reg_3511 <= regions_max_6_3_0_fu_332;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_6_3_7_reg_3511 <= regions_max_6_3_3_fu_768;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_6_3_7_reg_3511 <= mux_case_3263_fu_740;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_7_0_0_fu_328 <= regions_max_read_90;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_max_7_0_0_fu_328 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_7_0_3_fu_692 <= regions_max_7_0_0_fu_328;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_7_0_3_fu_692 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_7_0_6_reg_3536 <= regions_max_read_90;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_7_0_6_reg_3536 <= regions_max_7_0_0_fu_328;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_7_0_6_reg_3536 <= regions_max_7_0_3_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_7_1_0_fu_324 <= regions_max_read_91;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_max_7_1_0_fu_324 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_7_1_3_fu_688 <= regions_max_7_1_0_fu_324;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_7_1_3_fu_688 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_7_1_6_reg_3561 <= regions_max_read_91;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_7_1_6_reg_3561 <= regions_max_7_1_0_fu_324;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_7_1_6_reg_3561 <= regions_max_7_1_3_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_7_2_0_fu_320 <= regions_max_read_92;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_max_7_2_0_fu_320 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_7_2_3_fu_684 <= regions_max_7_2_0_fu_320;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_7_2_3_fu_684 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_7_2_6_reg_3586 <= regions_max_read_92;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_7_2_6_reg_3586 <= regions_max_7_2_0_fu_320;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_7_2_6_reg_3586 <= regions_max_7_2_3_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_max_7_3_0_fu_316 <= regions_max_read_93;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_max_7_3_0_fu_316 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_max_7_3_3_fu_680 <= regions_max_7_3_0_fu_316;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln160_1_fu_8085_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        regions_max_7_3_3_fu_680 <= tmp_43_reg_13531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_max_7_3_6_reg_3611 <= regions_max_read_93;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_max_7_3_6_reg_3611 <= regions_max_7_3_0_fu_316;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_max_7_3_6_reg_3611 <= regions_max_7_3_3_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_0_0_0_fu_292 <= regions_min_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_0_0_0_fu_292 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_0_0_3_fu_744 <= regions_min_0_0_0_fu_292;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_0_0_3_fu_744 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_0_0_7_reg_4495 <= regions_min_read;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_0_0_7_reg_4495 <= regions_min_0_0_0_fu_292;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_0_0_7_reg_4495 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_0_0_7_reg_4495 <= regions_min_0_0_3_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_0_1_0_fu_296 <= regions_min_read_95;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_0_1_0_fu_296 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_0_1_3_fu_748 <= regions_min_0_1_0_fu_296;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_0_1_3_fu_748 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_0_1_7_reg_4436 <= regions_min_read_95;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_0_1_7_reg_4436 <= regions_min_0_1_0_fu_296;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_0_1_7_reg_4436 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_0_1_7_reg_4436 <= regions_min_0_1_3_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_0_2_0_fu_560 <= regions_min_read_96;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_0_2_0_fu_560 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_0_2_3_fu_980 <= regions_min_0_2_0_fu_560;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_0_2_3_fu_980 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_0_2_7_reg_2086 <= regions_min_read_96;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_0_2_7_reg_2086 <= regions_min_0_2_0_fu_560;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_0_2_7_reg_2086 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_0_2_7_reg_2086 <= regions_min_0_2_3_fu_980;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_0_3_0_fu_556 <= regions_min_read_97;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_0_3_0_fu_556 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_0_3_3_fu_976 <= regions_min_0_3_0_fu_556;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd0) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_0_3_3_fu_976 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_0_3_7_reg_2111 <= regions_min_read_97;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_0_3_7_reg_2111 <= regions_min_0_3_0_fu_556;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_0_3_7_reg_2111 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_0_3_7_reg_2111 <= regions_min_0_3_3_fu_976;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_1_0_0_fu_552 <= regions_min_read_98;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_1_0_0_fu_552 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_1_0_3_fu_972 <= regions_min_1_0_0_fu_552;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_1_0_3_fu_972 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_1_0_7_reg_2136 <= regions_min_read_98;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_1_0_7_reg_2136 <= regions_min_1_0_0_fu_552;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_1_0_7_reg_2136 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_1_0_7_reg_2136 <= regions_min_1_0_3_fu_972;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_1_1_0_fu_548 <= regions_min_read_99;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_1_1_0_fu_548 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_1_1_3_fu_968 <= regions_min_1_1_0_fu_548;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_1_1_3_fu_968 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_1_1_7_reg_2161 <= regions_min_read_99;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_1_1_7_reg_2161 <= regions_min_1_1_0_fu_548;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_1_1_7_reg_2161 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_1_1_7_reg_2161 <= regions_min_1_1_3_fu_968;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_1_2_0_fu_544 <= regions_min_read_100;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_1_2_0_fu_544 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_1_2_3_fu_964 <= regions_min_1_2_0_fu_544;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_1_2_3_fu_964 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_1_2_7_reg_2186 <= regions_min_read_100;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_1_2_7_reg_2186 <= regions_min_1_2_0_fu_544;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_1_2_7_reg_2186 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_1_2_7_reg_2186 <= regions_min_1_2_3_fu_964;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_1_3_0_fu_540 <= regions_min_read_101;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_1_3_0_fu_540 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_1_3_3_fu_960 <= regions_min_1_3_0_fu_540;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd1) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_1_3_3_fu_960 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_1_3_7_reg_2211 <= regions_min_read_101;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_1_3_7_reg_2211 <= regions_min_1_3_0_fu_540;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_1_3_7_reg_2211 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_1_3_7_reg_2211 <= regions_min_1_3_3_fu_960;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_2_0_0_fu_536 <= regions_min_read_102;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_2_0_0_fu_536 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_2_0_3_fu_956 <= regions_min_2_0_0_fu_536;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_2_0_3_fu_956 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_2_0_7_reg_2236 <= regions_min_read_102;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_2_0_7_reg_2236 <= regions_min_2_0_0_fu_536;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_2_0_7_reg_2236 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_2_0_7_reg_2236 <= regions_min_2_0_3_fu_956;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_2_1_0_fu_532 <= regions_min_read_103;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_2_1_0_fu_532 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_2_1_3_fu_952 <= regions_min_2_1_0_fu_532;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_2_1_3_fu_952 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_2_1_7_reg_2261 <= regions_min_read_103;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_2_1_7_reg_2261 <= regions_min_2_1_0_fu_532;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_2_1_7_reg_2261 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_2_1_7_reg_2261 <= regions_min_2_1_3_fu_952;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_2_2_0_fu_528 <= regions_min_read_104;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_2_2_0_fu_528 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_2_2_3_fu_948 <= regions_min_2_2_0_fu_528;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_2_2_3_fu_948 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_2_2_7_reg_2286 <= regions_min_read_104;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_2_2_7_reg_2286 <= regions_min_2_2_0_fu_528;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_2_2_7_reg_2286 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_2_2_7_reg_2286 <= regions_min_2_2_3_fu_948;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_2_3_0_fu_524 <= regions_min_read_105;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd2) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_2_3_0_fu_524 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_2_3_3_fu_944 <= regions_min_2_3_0_fu_524;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd2) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_2_3_3_fu_944 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_2_3_7_reg_2311 <= regions_min_read_105;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_2_3_7_reg_2311 <= regions_min_2_3_0_fu_524;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_2_3_7_reg_2311 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_2_3_7_reg_2311 <= regions_min_2_3_3_fu_944;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_3_0_0_fu_520 <= regions_min_read_106;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_3_0_0_fu_520 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_3_0_3_fu_940 <= regions_min_3_0_0_fu_520;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_3_0_3_fu_940 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_3_0_7_reg_2336 <= regions_min_read_106;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_3_0_7_reg_2336 <= regions_min_3_0_0_fu_520;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_3_0_7_reg_2336 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_3_0_7_reg_2336 <= regions_min_3_0_3_fu_940;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_3_1_0_fu_516 <= regions_min_read_107;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_3_1_0_fu_516 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_3_1_3_fu_936 <= regions_min_3_1_0_fu_516;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_3_1_3_fu_936 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_3_1_7_reg_2361 <= regions_min_read_107;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_3_1_7_reg_2361 <= regions_min_3_1_0_fu_516;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_3_1_7_reg_2361 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_3_1_7_reg_2361 <= regions_min_3_1_3_fu_936;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_3_2_0_fu_512 <= regions_min_read_108;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_3_2_0_fu_512 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_3_2_3_fu_932 <= regions_min_3_2_0_fu_512;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_3_2_3_fu_932 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_3_2_7_reg_2386 <= regions_min_read_108;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_3_2_7_reg_2386 <= regions_min_3_2_0_fu_512;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_3_2_7_reg_2386 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_3_2_7_reg_2386 <= regions_min_3_2_3_fu_932;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_3_3_0_fu_508 <= regions_min_read_109;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd3) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_3_3_0_fu_508 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_3_3_3_fu_928 <= regions_min_3_3_0_fu_508;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd3) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_3_3_3_fu_928 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_3_3_7_reg_2411 <= regions_min_read_109;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_3_3_7_reg_2411 <= regions_min_3_3_0_fu_508;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_3_3_7_reg_2411 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_3_3_7_reg_2411 <= regions_min_3_3_3_fu_928;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_4_0_0_fu_504 <= regions_min_read_110;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_4_0_0_fu_504 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_4_0_3_fu_924 <= regions_min_4_0_0_fu_504;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_4_0_3_fu_924 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_4_0_7_reg_2436 <= regions_min_read_110;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_4_0_7_reg_2436 <= regions_min_4_0_0_fu_504;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_4_0_7_reg_2436 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_4_0_7_reg_2436 <= regions_min_4_0_3_fu_924;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_4_1_0_fu_500 <= regions_min_read_111;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_4_1_0_fu_500 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_4_1_3_fu_920 <= regions_min_4_1_0_fu_500;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_4_1_3_fu_920 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_4_1_7_reg_2461 <= regions_min_read_111;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_4_1_7_reg_2461 <= regions_min_4_1_0_fu_500;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_4_1_7_reg_2461 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_4_1_7_reg_2461 <= regions_min_4_1_3_fu_920;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_4_2_0_fu_496 <= regions_min_read_112;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_4_2_0_fu_496 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_4_2_3_fu_916 <= regions_min_4_2_0_fu_496;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_4_2_3_fu_916 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_4_2_7_reg_2486 <= regions_min_read_112;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_4_2_7_reg_2486 <= regions_min_4_2_0_fu_496;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_4_2_7_reg_2486 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_4_2_7_reg_2486 <= regions_min_4_2_3_fu_916;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_4_3_0_fu_492 <= regions_min_read_113;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd4) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_4_3_0_fu_492 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_4_3_3_fu_912 <= regions_min_4_3_0_fu_492;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd4) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_4_3_3_fu_912 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_4_3_7_reg_2511 <= regions_min_read_113;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_4_3_7_reg_2511 <= regions_min_4_3_0_fu_492;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_4_3_7_reg_2511 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_4_3_7_reg_2511 <= regions_min_4_3_3_fu_912;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_5_0_0_fu_488 <= regions_min_read_114;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_5_0_0_fu_488 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_5_0_3_fu_908 <= regions_min_5_0_0_fu_488;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_5_0_3_fu_908 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_5_0_7_reg_2536 <= regions_min_read_114;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_5_0_7_reg_2536 <= regions_min_5_0_0_fu_488;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_5_0_7_reg_2536 <= mux_case_0181_fu_712;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_5_0_7_reg_2536 <= regions_min_5_0_3_fu_908;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_5_1_0_fu_484 <= regions_min_read_115;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_5_1_0_fu_484 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_5_1_3_fu_904 <= regions_min_5_1_0_fu_484;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_5_1_3_fu_904 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_5_1_7_reg_2561 <= regions_min_read_115;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_5_1_7_reg_2561 <= regions_min_5_1_0_fu_484;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_5_1_7_reg_2561 <= mux_case_1182_fu_716;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_5_1_7_reg_2561 <= regions_min_5_1_3_fu_904;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_5_2_0_fu_480 <= regions_min_read_116;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_5_2_0_fu_480 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_5_2_3_fu_900 <= regions_min_5_2_0_fu_480;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_5_2_3_fu_900 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_5_2_7_reg_2586 <= regions_min_read_116;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_5_2_7_reg_2586 <= regions_min_5_2_0_fu_480;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_5_2_7_reg_2586 <= mux_case_2183_fu_720;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_5_2_7_reg_2586 <= regions_min_5_2_3_fu_900;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_5_3_0_fu_476 <= regions_min_read_117;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd5) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_5_3_0_fu_476 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_5_3_3_fu_896 <= regions_min_5_3_0_fu_476;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd5) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_5_3_3_fu_896 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_5_3_7_reg_2611 <= regions_min_read_117;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_5_3_7_reg_2611 <= regions_min_5_3_0_fu_476;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_5_3_7_reg_2611 <= mux_case_3184_fu_724;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_5_3_7_reg_2611 <= regions_min_5_3_3_fu_896;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_6_0_0_fu_472 <= regions_min_read_118;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_6_0_0_fu_472 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_6_0_3_fu_892 <= regions_min_6_0_0_fu_472;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_6_0_3_fu_892 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_6_0_7_reg_2636 <= regions_min_read_118;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_6_0_7_reg_2636 <= regions_min_6_0_0_fu_472;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_6_0_7_reg_2636 <= regions_min_6_0_3_fu_892;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_6_0_7_reg_2636 <= mux_case_0181_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_6_1_0_fu_468 <= regions_min_read_119;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_6_1_0_fu_468 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_6_1_3_fu_888 <= regions_min_6_1_0_fu_468;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_6_1_3_fu_888 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_6_1_7_reg_2661 <= regions_min_read_119;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_6_1_7_reg_2661 <= regions_min_6_1_0_fu_468;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_6_1_7_reg_2661 <= regions_min_6_1_3_fu_888;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_6_1_7_reg_2661 <= mux_case_1182_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_6_2_0_fu_464 <= regions_min_read_120;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_6_2_0_fu_464 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_6_2_3_fu_884 <= regions_min_6_2_0_fu_464;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_6_2_3_fu_884 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_6_2_7_reg_2686 <= regions_min_read_120;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_6_2_7_reg_2686 <= regions_min_6_2_0_fu_464;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_6_2_7_reg_2686 <= regions_min_6_2_3_fu_884;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_6_2_7_reg_2686 <= mux_case_2183_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_6_3_0_fu_460 <= regions_min_read_121;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd6) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_6_3_0_fu_460 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_6_3_3_fu_880 <= regions_min_6_3_0_fu_460;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd6) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_6_3_3_fu_880 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_6_3_7_reg_2711 <= regions_min_read_121;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_6_3_7_reg_2711 <= regions_min_6_3_0_fu_460;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_6_3_7_reg_2711 <= regions_min_6_3_3_fu_880;
    end else if (((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        regions_min_6_3_7_reg_2711 <= mux_case_3184_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_7_0_0_fu_456 <= regions_min_read_122;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd0))) begin
        regions_min_7_0_0_fu_456 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_7_0_3_fu_708 <= regions_min_7_0_0_fu_456;
    end else if (((trunc_ln157_reg_13395 == 2'd0) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_7_0_3_fu_708 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_7_0_6_reg_2736 <= regions_min_read_122;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_7_0_6_reg_2736 <= regions_min_7_0_0_fu_456;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_7_0_6_reg_2736 <= regions_min_7_0_3_fu_708;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_7_1_0_fu_452 <= regions_min_read_123;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd1))) begin
        regions_min_7_1_0_fu_452 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_7_1_3_fu_704 <= regions_min_7_1_0_fu_452;
    end else if (((trunc_ln157_reg_13395 == 2'd1) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_7_1_3_fu_704 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_7_1_6_reg_2761 <= regions_min_read_123;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_7_1_6_reg_2761 <= regions_min_7_1_0_fu_452;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_7_1_6_reg_2761 <= regions_min_7_1_3_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_7_2_0_fu_448 <= regions_min_read_124;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd2))) begin
        regions_min_7_2_0_fu_448 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_7_2_3_fu_700 <= regions_min_7_2_0_fu_448;
    end else if (((trunc_ln157_reg_13395 == 2'd2) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_7_2_3_fu_700 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_7_2_6_reg_2786 <= regions_min_read_124;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_7_2_6_reg_2786 <= regions_min_7_2_0_fu_448;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_7_2_6_reg_2786 <= regions_min_7_2_3_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        regions_min_7_3_0_fu_444 <= regions_min_read_125;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd0) & (empty_reg_10397 == 3'd7) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln57_fu_5525_p1 == 2'd3))) begin
        regions_min_7_3_0_fu_444 <= tmp_fu_5529_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
        regions_min_7_3_3_fu_696 <= regions_min_7_3_0_fu_444;
    end else if (((trunc_ln157_reg_13395 == 2'd3) & (merge_1_loc_load_reg_12183 == 3'd7) & (1'd1 == and_ln157_1_fu_7522_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        regions_min_7_3_3_fu_696 <= tmp_33_reg_13414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
        regions_min_7_3_6_reg_2811 <= regions_min_read_125;
    end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
        regions_min_7_3_6_reg_2811 <= regions_min_7_3_0_fu_444;
    end else if ((((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd7) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd2) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd3) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd4) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd5) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln156_fu_7192_p2 == 1'd1) & (merge_2_loc_load_reg_12179 == 3'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_7_3_6_reg_2811 <= regions_min_7_3_3_fu_696;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln156_reg_13390 <= add_ln156_fu_7198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln41_reg_9705 <= add_ln41_fu_4662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln56_reg_11008 <= add_ln56_fu_5519_p2;
        regions_center_0_0_0_load_reg_10999 <= regions_center_0_0_0_fu_672;
        regions_center_0_1_0_load_reg_10993 <= regions_center_0_1_0_fu_668;
        regions_center_0_2_0_load_reg_10987 <= regions_center_0_2_0_fu_664;
        regions_center_0_3_0_load_reg_10981 <= regions_center_0_3_0_fu_660;
        regions_center_1_0_0_load_reg_10975 <= regions_center_1_0_0_fu_656;
        regions_center_1_1_0_load_reg_10969 <= regions_center_1_1_0_fu_652;
        regions_center_1_2_0_load_reg_10963 <= regions_center_1_2_0_fu_648;
        regions_center_1_3_0_load_reg_10957 <= regions_center_1_3_0_fu_644;
        regions_center_2_0_0_load_reg_10951 <= regions_center_2_0_0_fu_640;
        regions_center_2_1_0_load_reg_10945 <= regions_center_2_1_0_fu_636;
        regions_center_2_2_0_load_reg_10939 <= regions_center_2_2_0_fu_632;
        regions_center_2_3_0_load_reg_10933 <= regions_center_2_3_0_fu_628;
        regions_center_3_0_0_load_reg_10927 <= regions_center_3_0_0_fu_624;
        regions_center_3_1_0_load_reg_10921 <= regions_center_3_1_0_fu_620;
        regions_center_3_2_0_load_reg_10915 <= regions_center_3_2_0_fu_616;
        regions_center_3_3_0_load_reg_10909 <= regions_center_3_3_0_fu_612;
        regions_center_4_0_0_load_reg_10903 <= regions_center_4_0_0_fu_608;
        regions_center_4_1_0_load_reg_10897 <= regions_center_4_1_0_fu_604;
        regions_center_4_2_0_load_reg_10891 <= regions_center_4_2_0_fu_600;
        regions_center_4_3_0_load_reg_10885 <= regions_center_4_3_0_fu_596;
        regions_center_5_0_0_load_reg_10879 <= regions_center_5_0_0_fu_592;
        regions_center_5_1_0_load_reg_10873 <= regions_center_5_1_0_fu_588;
        regions_center_5_2_0_load_reg_10867 <= regions_center_5_2_0_fu_584;
        regions_center_5_3_0_load_reg_10861 <= regions_center_5_3_0_fu_580;
        regions_center_6_0_0_load_reg_10855 <= regions_center_6_0_0_fu_576;
        regions_center_6_1_0_load_reg_10849 <= regions_center_6_1_0_fu_572;
        regions_center_6_2_0_load_reg_10843 <= regions_center_6_2_0_fu_568;
        regions_center_6_3_0_load_reg_10837 <= regions_center_6_3_0_fu_564;
        regions_center_7_0_0_load_reg_10459 <= regions_center_7_0_0_fu_312;
        regions_center_7_1_0_load_reg_10453 <= regions_center_7_1_0_fu_308;
        regions_center_7_2_0_load_reg_10447 <= regions_center_7_2_0_fu_304;
        regions_center_7_3_0_load_reg_10441 <= regions_center_7_3_0_fu_300;
        regions_max_0_0_0_load_reg_10651 <= regions_max_0_0_0_fu_440;
        regions_max_0_1_0_load_reg_10645 <= regions_max_0_1_0_fu_436;
        regions_max_0_2_0_load_reg_10639 <= regions_max_0_2_0_fu_432;
        regions_max_0_3_0_load_reg_10633 <= regions_max_0_3_0_fu_428;
        regions_max_1_0_0_load_reg_10627 <= regions_max_1_0_0_fu_424;
        regions_max_1_1_0_load_reg_10621 <= regions_max_1_1_0_fu_420;
        regions_max_1_2_0_load_reg_10615 <= regions_max_1_2_0_fu_416;
        regions_max_1_3_0_load_reg_10609 <= regions_max_1_3_0_fu_412;
        regions_max_2_0_0_load_reg_10603 <= regions_max_2_0_0_fu_408;
        regions_max_2_1_0_load_reg_10597 <= regions_max_2_1_0_fu_404;
        regions_max_2_2_0_load_reg_10591 <= regions_max_2_2_0_fu_400;
        regions_max_2_3_0_load_reg_10585 <= regions_max_2_3_0_fu_396;
        regions_max_3_0_0_load_reg_10579 <= regions_max_3_0_0_fu_392;
        regions_max_3_1_0_load_reg_10573 <= regions_max_3_1_0_fu_388;
        regions_max_3_2_0_load_reg_10567 <= regions_max_3_2_0_fu_384;
        regions_max_3_3_0_load_reg_10561 <= regions_max_3_3_0_fu_380;
        regions_max_4_0_0_load_reg_10555 <= regions_max_4_0_0_fu_376;
        regions_max_4_1_0_load_reg_10549 <= regions_max_4_1_0_fu_372;
        regions_max_4_2_0_load_reg_10543 <= regions_max_4_2_0_fu_368;
        regions_max_4_3_0_load_reg_10537 <= regions_max_4_3_0_fu_364;
        regions_max_5_0_0_load_reg_10531 <= regions_max_5_0_0_fu_360;
        regions_max_5_1_0_load_reg_10525 <= regions_max_5_1_0_fu_356;
        regions_max_5_2_0_load_reg_10519 <= regions_max_5_2_0_fu_352;
        regions_max_5_3_0_load_reg_10513 <= regions_max_5_3_0_fu_348;
        regions_max_6_0_0_load_reg_10507 <= regions_max_6_0_0_fu_344;
        regions_max_6_1_0_load_reg_10501 <= regions_max_6_1_0_fu_340;
        regions_max_6_2_0_load_reg_10495 <= regions_max_6_2_0_fu_336;
        regions_max_6_3_0_load_reg_10489 <= regions_max_6_3_0_fu_332;
        regions_max_7_0_0_load_reg_10483 <= regions_max_7_0_0_fu_328;
        regions_max_7_1_0_load_reg_10477 <= regions_max_7_1_0_fu_324;
        regions_max_7_2_0_load_reg_10471 <= regions_max_7_2_0_fu_320;
        regions_max_7_3_0_load_reg_10465 <= regions_max_7_3_0_fu_316;
        regions_min_0_0_0_load_reg_10429 <= regions_min_0_0_0_fu_292;
        regions_min_0_1_0_load_reg_10435 <= regions_min_0_1_0_fu_296;
        regions_min_0_2_0_load_reg_10831 <= regions_min_0_2_0_fu_560;
        regions_min_0_3_0_load_reg_10825 <= regions_min_0_3_0_fu_556;
        regions_min_1_0_0_load_reg_10819 <= regions_min_1_0_0_fu_552;
        regions_min_1_1_0_load_reg_10813 <= regions_min_1_1_0_fu_548;
        regions_min_1_2_0_load_reg_10807 <= regions_min_1_2_0_fu_544;
        regions_min_1_3_0_load_reg_10801 <= regions_min_1_3_0_fu_540;
        regions_min_2_0_0_load_reg_10795 <= regions_min_2_0_0_fu_536;
        regions_min_2_1_0_load_reg_10789 <= regions_min_2_1_0_fu_532;
        regions_min_2_2_0_load_reg_10783 <= regions_min_2_2_0_fu_528;
        regions_min_2_3_0_load_reg_10777 <= regions_min_2_3_0_fu_524;
        regions_min_3_0_0_load_reg_10771 <= regions_min_3_0_0_fu_520;
        regions_min_3_1_0_load_reg_10765 <= regions_min_3_1_0_fu_516;
        regions_min_3_2_0_load_reg_10759 <= regions_min_3_2_0_fu_512;
        regions_min_3_3_0_load_reg_10753 <= regions_min_3_3_0_fu_508;
        regions_min_4_0_0_load_reg_10747 <= regions_min_4_0_0_fu_504;
        regions_min_4_1_0_load_reg_10741 <= regions_min_4_1_0_fu_500;
        regions_min_4_2_0_load_reg_10735 <= regions_min_4_2_0_fu_496;
        regions_min_4_3_0_load_reg_10729 <= regions_min_4_3_0_fu_492;
        regions_min_5_0_0_load_reg_10723 <= regions_min_5_0_0_fu_488;
        regions_min_5_1_0_load_reg_10717 <= regions_min_5_1_0_fu_484;
        regions_min_5_2_0_load_reg_10711 <= regions_min_5_2_0_fu_480;
        regions_min_5_3_0_load_reg_10705 <= regions_min_5_3_0_fu_476;
        regions_min_6_0_0_load_reg_10699 <= regions_min_6_0_0_fu_472;
        regions_min_6_1_0_load_reg_10693 <= regions_min_6_1_0_fu_468;
        regions_min_6_2_0_load_reg_10687 <= regions_min_6_2_0_fu_464;
        regions_min_6_3_0_load_reg_10681 <= regions_min_6_3_0_fu_460;
        regions_min_7_0_0_load_reg_10675 <= regions_min_7_0_0_fu_456;
        regions_min_7_1_0_load_reg_10669 <= regions_min_7_1_0_fu_452;
        regions_min_7_2_0_load_reg_10663 <= regions_min_7_2_0_fu_448;
        regions_min_7_3_0_load_reg_10657 <= regions_min_7_3_0_fu_444;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_reg_13641 <= grp_fu_4622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cmp_i_i1_reg_10411 <= grp_fu_2482_p_dout0;
        tmp_45_reg_10416 <= grp_fu_2487_p_dout0;
        tmp_46_reg_10421 <= grp_fu_2492_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_reg_13646 <= grp_fu_4628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_10397 <= empty_fu_4682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln44_1_reg_10406 <= icmp_ln44_1_fu_5097_p2;
        icmp_ln44_reg_10401 <= icmp_ln44_fu_5091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out_ap_vld == 1'b1))) begin
        merge_1_loc_fu_280 <= grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        merge_1_loc_load_reg_12183 <= merge_1_loc_fu_280;
        merge_2_loc_load_reg_12179 <= merge_2_loc_fu_284;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out_ap_vld == 1'b1))) begin
        merge_2_loc_fu_284 <= grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_merge_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_4656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_x_assign_reg_9710 <= p_x_assign_fu_4672_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln156_fu_7192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_32_reg_13407 <= tmp_32_fu_7404_p10;
        tmp_33_reg_13414 <= tmp_33_fu_7425_p10;
        trunc_ln157_reg_13395 <= trunc_ln157_fu_7288_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_42_reg_13524 <= tmp_42_fu_7967_p10;
        tmp_43_reg_13531 <= tmp_43_fu_7988_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_53_reg_13516 <= grp_fu_2482_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_56_reg_13633 <= grp_fu_2482_p_dout0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_0 = regions_min_0_0_7_reg_4495;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_1 = regions_min_0_1_7_reg_4436;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_10 = regions_min_2_2_7_reg_2286;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_11 = regions_min_2_3_7_reg_2311;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_12 = regions_min_3_0_7_reg_2336;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_13 = regions_min_3_1_7_reg_2361;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_14 = regions_min_3_2_7_reg_2386;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_15 = regions_min_3_3_7_reg_2411;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_16 = regions_min_4_0_7_reg_2436;
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_17 = regions_min_4_1_7_reg_2461;
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_18 = regions_min_4_2_7_reg_2486;
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_19 = regions_min_4_3_7_reg_2511;
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_2 = regions_min_0_2_7_reg_2086;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_20 = regions_min_5_0_7_reg_2536;
    end else begin
        ap_return_20 = ap_return_20_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_21 = regions_min_5_1_7_reg_2561;
    end else begin
        ap_return_21 = ap_return_21_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_22 = regions_min_5_2_7_reg_2586;
    end else begin
        ap_return_22 = ap_return_22_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_23 = regions_min_5_3_7_reg_2611;
    end else begin
        ap_return_23 = ap_return_23_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_24 = regions_min_6_0_7_reg_2636;
    end else begin
        ap_return_24 = ap_return_24_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_25 = regions_min_6_1_7_reg_2661;
    end else begin
        ap_return_25 = ap_return_25_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_26 = regions_min_6_2_7_reg_2686;
    end else begin
        ap_return_26 = ap_return_26_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_27 = regions_min_6_3_7_reg_2711;
    end else begin
        ap_return_27 = ap_return_27_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_28 = regions_min_7_0_6_reg_2736;
    end else begin
        ap_return_28 = ap_return_28_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_29 = regions_min_7_1_6_reg_2761;
    end else begin
        ap_return_29 = ap_return_29_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_3 = regions_min_0_3_7_reg_2111;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_30 = regions_min_7_2_6_reg_2786;
    end else begin
        ap_return_30 = ap_return_30_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_31 = regions_min_7_3_6_reg_2811;
    end else begin
        ap_return_31 = ap_return_31_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_32 = regions_max_0_0_7_reg_2836;
    end else begin
        ap_return_32 = ap_return_32_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_33 = regions_max_0_1_7_reg_2861;
    end else begin
        ap_return_33 = ap_return_33_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_34 = regions_max_0_2_7_reg_2886;
    end else begin
        ap_return_34 = ap_return_34_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_35 = regions_max_0_3_7_reg_2911;
    end else begin
        ap_return_35 = ap_return_35_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_36 = regions_max_1_0_7_reg_2936;
    end else begin
        ap_return_36 = ap_return_36_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_37 = regions_max_1_1_7_reg_2961;
    end else begin
        ap_return_37 = ap_return_37_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_38 = regions_max_1_2_7_reg_2986;
    end else begin
        ap_return_38 = ap_return_38_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_39 = regions_max_1_3_7_reg_3011;
    end else begin
        ap_return_39 = ap_return_39_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_4 = regions_min_1_0_7_reg_2136;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_40 = regions_max_2_0_7_reg_3036;
    end else begin
        ap_return_40 = ap_return_40_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_41 = regions_max_2_1_7_reg_3061;
    end else begin
        ap_return_41 = ap_return_41_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_42 = regions_max_2_2_7_reg_3086;
    end else begin
        ap_return_42 = ap_return_42_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_43 = regions_max_2_3_7_reg_3111;
    end else begin
        ap_return_43 = ap_return_43_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_44 = regions_max_3_0_7_reg_3136;
    end else begin
        ap_return_44 = ap_return_44_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_45 = regions_max_3_1_7_reg_3161;
    end else begin
        ap_return_45 = ap_return_45_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_46 = regions_max_3_2_7_reg_3186;
    end else begin
        ap_return_46 = ap_return_46_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_47 = regions_max_3_3_7_reg_3211;
    end else begin
        ap_return_47 = ap_return_47_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_48 = regions_max_4_0_7_reg_3236;
    end else begin
        ap_return_48 = ap_return_48_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_49 = regions_max_4_1_7_reg_3261;
    end else begin
        ap_return_49 = ap_return_49_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_5 = regions_min_1_1_7_reg_2161;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_50 = regions_max_4_2_7_reg_3286;
    end else begin
        ap_return_50 = ap_return_50_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_51 = regions_max_4_3_7_reg_3311;
    end else begin
        ap_return_51 = ap_return_51_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_52 = regions_max_5_0_7_reg_3336;
    end else begin
        ap_return_52 = ap_return_52_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_53 = regions_max_5_1_7_reg_3361;
    end else begin
        ap_return_53 = ap_return_53_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_54 = regions_max_5_2_7_reg_3386;
    end else begin
        ap_return_54 = ap_return_54_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_55 = regions_max_5_3_7_reg_3411;
    end else begin
        ap_return_55 = ap_return_55_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_56 = regions_max_6_0_7_reg_3436;
    end else begin
        ap_return_56 = ap_return_56_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_57 = regions_max_6_1_7_reg_3461;
    end else begin
        ap_return_57 = ap_return_57_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_58 = regions_max_6_2_7_reg_3486;
    end else begin
        ap_return_58 = ap_return_58_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_59 = regions_max_6_3_7_reg_3511;
    end else begin
        ap_return_59 = ap_return_59_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_6 = regions_min_1_2_7_reg_2186;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_60 = regions_max_7_0_6_reg_3536;
    end else begin
        ap_return_60 = ap_return_60_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_61 = regions_max_7_1_6_reg_3561;
    end else begin
        ap_return_61 = ap_return_61_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_62 = regions_max_7_2_6_reg_3586;
    end else begin
        ap_return_62 = ap_return_62_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_63 = regions_max_7_3_6_reg_3611;
    end else begin
        ap_return_63 = ap_return_63_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_64 = regions_center_0_0_8_reg_3636;
    end else begin
        ap_return_64 = ap_return_64_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_65 = regions_center_0_1_8_reg_3661;
    end else begin
        ap_return_65 = ap_return_65_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_66 = regions_center_0_2_8_reg_3686;
    end else begin
        ap_return_66 = ap_return_66_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_67 = regions_center_0_3_8_reg_3711;
    end else begin
        ap_return_67 = ap_return_67_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_68 = regions_center_1_0_8_reg_3736;
    end else begin
        ap_return_68 = ap_return_68_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_69 = regions_center_1_1_8_reg_3761;
    end else begin
        ap_return_69 = ap_return_69_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_7 = regions_min_1_3_7_reg_2211;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_70 = regions_center_1_2_8_reg_3786;
    end else begin
        ap_return_70 = ap_return_70_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_71 = regions_center_1_3_8_reg_3811;
    end else begin
        ap_return_71 = ap_return_71_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_72 = regions_center_2_0_8_reg_3836;
    end else begin
        ap_return_72 = ap_return_72_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_73 = regions_center_2_1_8_reg_3861;
    end else begin
        ap_return_73 = ap_return_73_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_74 = regions_center_2_2_8_reg_3886;
    end else begin
        ap_return_74 = ap_return_74_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_75 = regions_center_2_3_8_reg_3911;
    end else begin
        ap_return_75 = ap_return_75_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_76 = regions_center_3_0_8_reg_3936;
    end else begin
        ap_return_76 = ap_return_76_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_77 = regions_center_3_1_8_reg_3961;
    end else begin
        ap_return_77 = ap_return_77_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_78 = regions_center_3_2_8_reg_3986;
    end else begin
        ap_return_78 = ap_return_78_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_79 = regions_center_3_3_8_reg_4011;
    end else begin
        ap_return_79 = ap_return_79_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_8 = regions_min_2_0_7_reg_2236;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_80 = regions_center_4_0_8_reg_4036;
    end else begin
        ap_return_80 = ap_return_80_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_81 = regions_center_4_1_8_reg_4061;
    end else begin
        ap_return_81 = ap_return_81_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_82 = regions_center_4_2_8_reg_4086;
    end else begin
        ap_return_82 = ap_return_82_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_83 = regions_center_4_3_8_reg_4111;
    end else begin
        ap_return_83 = ap_return_83_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_84 = regions_center_5_0_8_reg_4136;
    end else begin
        ap_return_84 = ap_return_84_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_85 = regions_center_5_1_8_reg_4161;
    end else begin
        ap_return_85 = ap_return_85_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_86 = regions_center_5_2_8_reg_4186;
    end else begin
        ap_return_86 = ap_return_86_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_87 = regions_center_5_3_8_reg_4211;
    end else begin
        ap_return_87 = ap_return_87_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_88 = regions_center_6_0_8_reg_4236;
    end else begin
        ap_return_88 = ap_return_88_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_89 = regions_center_6_1_8_reg_4261;
    end else begin
        ap_return_89 = ap_return_89_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_9 = regions_min_2_1_7_reg_2261;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_90 = regions_center_6_2_8_reg_4286;
    end else begin
        ap_return_90 = ap_return_90_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_91 = regions_center_6_3_8_reg_4311;
    end else begin
        ap_return_91 = ap_return_91_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_92 = regions_center_7_0_6_reg_4336;
    end else begin
        ap_return_92 = ap_return_92_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_93 = regions_center_7_1_6_reg_4361;
    end else begin
        ap_return_93 = ap_return_93_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_94 = regions_center_7_2_6_reg_4386;
    end else begin
        ap_return_94 = ap_return_94_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_95 = regions_center_7_3_6_reg_4411;
    end else begin
        ap_return_95 = ap_return_95_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_96 = phi_ln180_reg_4461;
    end else begin
        ap_return_96 = ap_return_96_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4622_ce = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_ce;
    end else begin
        grp_fu_4622_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4622_opcode = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_4622_opcode = 2'd0;
    end else begin
        grp_fu_4622_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4622_p0 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_4622_p0 = empty_56_reg_2014;
    end else begin
        grp_fu_4622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4622_p1 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4622_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_4622_p1 = empty_55_reg_1942;
    end else begin
        grp_fu_4622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4628_ce = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_ce;
    end else begin
        grp_fu_4628_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4628_p0 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_4628_p0 = add_reg_13641;
    end else begin
        grp_fu_4628_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4628_p1 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4628_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_4628_p1 = 32'd1056964608;
    end else begin
        grp_fu_4628_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4633_ce = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_ce;
    end else begin
        grp_fu_4633_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4633_opcode = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_4633_opcode = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_4633_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4633_opcode = 5'd8;
    end else begin
        grp_fu_4633_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4633_p0 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_4633_p0 = tmp_42_reg_13524;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_4633_p0 = tmp_32_reg_13407;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4633_p0 = p_x_assign_reg_9710;
    end else begin
        grp_fu_4633_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4633_p1 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4633_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_4633_p1 = tmp_43_reg_13531;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_4633_p1 = tmp_33_reg_13414;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4633_p1 = 32'd0;
    end else begin
        grp_fu_4633_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4638_ce = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_ce;
    end else begin
        grp_fu_4638_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4638_opcode = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4638_opcode = 5'd1;
    end else begin
        grp_fu_4638_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4638_p0 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4638_p0 = p_x_assign_reg_9710;
    end else begin
        grp_fu_4638_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_4638_p1 = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_grp_fu_4638_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_4638_p1 = 32'd2139095040;
    end else begin
        grp_fu_4638_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln41_fu_4656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (or_ln44_1_fu_5117_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((icmp_ln56_fu_5513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1019_fu_6024_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln156_fu_7192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln156_fu_7198_p2 = (i_2_fu_676 + 3'd1);

assign add_ln41_fu_4662_p2 = (i_fu_276 + 3'd1);

assign add_ln56_fu_5519_p2 = (i_1_fu_288 + 3'd1);

assign add_ln840_fu_6019_p2 = (n_regions_V_read + 8'd1);

assign and_ln157_1_fu_7522_p2 = (tmp_53_reg_13516 & and_ln157_fu_7516_p2);

assign and_ln157_fu_7516_p2 = (or_ln157_fu_7492_p2 & or_ln157_1_fu_7510_p2);

assign and_ln160_1_fu_8085_p2 = (tmp_56_reg_13633 & and_ln160_fu_8079_p2);

assign and_ln160_fu_8079_p2 = (or_ln160_fu_8055_p2 & or_ln160_1_fu_8073_p2);

assign and_ln44_fu_5111_p2 = (or_ln44_fu_5103_p2 & or_ln44_2_fu_5107_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln157_1_fu_7463_p1 = tmp_33_reg_13414;

assign bitcast_ln157_fu_7446_p1 = tmp_32_reg_13407;

assign bitcast_ln160_1_fu_8026_p1 = tmp_43_reg_13531;

assign bitcast_ln160_fu_8009_p1 = tmp_42_reg_13524;

assign bitcast_ln44_fu_5074_p1 = p_x_assign_reg_9710;

assign empty_fu_4682_p1 = n_regions_V_read[2:0];

assign grp_fu_2482_p_ce = grp_fu_4633_ce;

assign grp_fu_2482_p_din0 = grp_fu_4633_p0;

assign grp_fu_2482_p_din1 = grp_fu_4633_p1;

assign grp_fu_2482_p_opcode = grp_fu_4633_opcode;

assign grp_fu_2487_p_ce = grp_fu_4638_ce;

assign grp_fu_2487_p_din0 = grp_fu_4638_p0;

assign grp_fu_2487_p_din1 = grp_fu_4638_p1;

assign grp_fu_2487_p_opcode = grp_fu_4638_opcode;

assign grp_fu_2492_p_ce = 1'b1;

assign grp_fu_2492_p_din0 = p_x_assign_reg_9710;

assign grp_fu_2492_p_din1 = 32'd4286578688;

assign grp_fu_2492_p_opcode = 5'd1;

assign grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start = grp_insert_point_Pipeline_VITIS_LOOP_76_1_fu_4520_ap_start_reg;

assign icmp_ln1019_fu_6024_p2 = ((add_ln840_fu_6019_p2 == 8'd8) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_7192_p2 = ((i_2_fu_676 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln157_1_fu_7486_p2 = ((trunc_ln157_1_fu_7459_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln157_2_fu_7498_p2 = ((tmp_52_fu_7466_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln157_3_fu_7504_p2 = ((trunc_ln157_2_fu_7476_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_7480_p2 = ((tmp_s_fu_7449_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln160_1_fu_8049_p2 = ((trunc_ln160_fu_8022_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln160_2_fu_8061_p2 = ((tmp_55_fu_8029_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln160_3_fu_8067_p2 = ((trunc_ln160_1_fu_8039_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_8043_p2 = ((tmp_54_fu_8012_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_4656_p2 = ((i_fu_276 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln44_1_fu_5097_p2 = ((trunc_ln44_1_fu_5087_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_5091_p2 = ((tmp_44_fu_5077_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_5513_p2 = ((i_1_fu_288 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln157_1_fu_7510_p2 = (icmp_ln157_3_fu_7504_p2 | icmp_ln157_2_fu_7498_p2);

assign or_ln157_fu_7492_p2 = (icmp_ln157_fu_7480_p2 | icmp_ln157_1_fu_7486_p2);

assign or_ln160_1_fu_8073_p2 = (icmp_ln160_3_fu_8067_p2 | icmp_ln160_2_fu_8061_p2);

assign or_ln160_fu_8055_p2 = (icmp_ln160_fu_8043_p2 | icmp_ln160_1_fu_8049_p2);

assign or_ln44_1_fu_5117_p2 = (cmp_i_i1_reg_10411 | and_ln44_fu_5111_p2);

assign or_ln44_2_fu_5107_p2 = (tmp_46_reg_10421 | tmp_45_reg_10416);

assign or_ln44_fu_5103_p2 = (icmp_ln44_reg_10401 | icmp_ln44_1_reg_10406);

assign p_x_assign_fu_4672_p5 = i_fu_276[1:0];

assign tmp_44_fu_5077_p4 = {{bitcast_ln44_fu_5074_p1[30:23]}};

assign tmp_52_fu_7466_p4 = {{bitcast_ln157_1_fu_7463_p1[30:23]}};

assign tmp_54_fu_8012_p4 = {{bitcast_ln160_fu_8009_p1[30:23]}};

assign tmp_55_fu_8029_p4 = {{bitcast_ln160_1_fu_8026_p1[30:23]}};

assign tmp_fu_5529_p5 = i_1_fu_288[1:0];

assign tmp_s_fu_7449_p4 = {{bitcast_ln157_fu_7446_p1[30:23]}};

assign trunc_ln157_1_fu_7459_p1 = bitcast_ln157_fu_7446_p1[22:0];

assign trunc_ln157_2_fu_7476_p1 = bitcast_ln157_1_fu_7463_p1[22:0];

assign trunc_ln157_fu_7288_p1 = i_2_fu_676[1:0];

assign trunc_ln160_1_fu_8039_p1 = bitcast_ln160_1_fu_8026_p1[22:0];

assign trunc_ln160_fu_8022_p1 = bitcast_ln160_fu_8009_p1[22:0];

assign trunc_ln44_1_fu_5087_p1 = bitcast_ln44_fu_5074_p1[22:0];

assign trunc_ln57_fu_5525_p1 = i_1_fu_288[1:0];

endmodule //FaultDetector_insert_point
