{
  "totalCount" : 5507,
  "totalCountFiltered" : 5507,
  "duration" : 728,
  "indexDuration" : 214,
  "requestDuration" : 516,
  "searchUid" : "36c16809-d928-442b-b87d-012391cf32df",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-3-w32lvn2hmdesipqga2brijsaum",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTMtdzMybHZuMmhtZGVzaXBxZ2EyYnJpanNhdW0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0596 ... ID121321 ... DDI 0596",
    "firstSentences" : "Arm A64 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID121321) ii Arm A64 Instruction ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2676,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A64 Instruction Set Architecture ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "fbðWTlbppL6JpUvg",
        "urihash" : "fbðWTlbppL6JpUvg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c572183326f21771978",
        "transactionid" : 864241,
        "title" : "Arm A64 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905505235377,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723475,
        "syssize" : 164,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905505235377,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
    },
    "childResults" : [ {
      "title" : "Arm A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A64 Instruction Set Architecture ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "fbðWTlbppL6JpUvg",
        "urihash" : "fbðWTlbppL6JpUvg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c572183326f21771978",
        "transactionid" : 864241,
        "title" : "Arm A64 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905505235377,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723475,
        "syssize" : 164,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905505235377,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
    }, {
      "title" : "ADD (shifted register): Add (shifted register).",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "excerpt" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally- ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf ... Armv8-A",
      "firstSentences" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register. 31 30 29 28 27 26 25 24 23 22 21 20 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A64 Instruction Set Architecture ",
          "document_number" : "ddi0596",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5124249",
          "sysurihash" : "fbðWTlbppL6JpUvg",
          "urihash" : "fbðWTlbppL6JpUvg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1638374880000,
          "topparentid" : 5124249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992407000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649147905000,
          "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04c572183326f21771978",
          "transactionid" : 864241,
          "title" : "Arm A64 Instruction Set Architecture ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147905000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0596:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147905505235377,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147723475,
          "syssize" : 164,
          "sysdate" : 1649147905000,
          "haslayout" : "1",
          "topparent" : "5124249",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5124249,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147905000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0596/2021-12/?lang=en",
          "modified" : 1645016147000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147905505235377,
          "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADD (shifted register): Add (shifted register). ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "n35K59HO47oUxG2N",
        "urihash" : "n35K59HO47oUxG2N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "sysconcepts" : "registers ; general-purpose source ; datasize ; imm6 ; flags ; instruction ; operand2 ; asynchronous exceptions ; Operational information ; Assembler Symbols ; AddWithCarry",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5124249,
        "parentitem" : "61c04c572183326f21771978",
        "concepts" : "registers ; general-purpose source ; datasize ; imm6 ; flags ; instruction ; operand2 ; asynchronous exceptions ; Operational information ; Assembler Symbols ; AddWithCarry",
        "documenttype" : "html",
        "isattachment" : "5124249",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "ee2c46e0de61168301817fdeaa880ad1a4a32b4c713bdaeffc0e14d04916",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c592183326f2177197f",
        "transactionid" : 864241,
        "title" : "ADD (shifted register): Add (shifted register). ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905464017553,
        "sysisattachment" : "5124249",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5124249,
        "size" : 2337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723443,
        "syssize" : 2337,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905464017553,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
        "syscollection" : "default"
      },
      "Title" : "ADD (shifted register): Add (shifted register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "Excerpt" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally- ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf ... Armv8-A",
      "FirstSentences" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register. 31 30 29 28 27 26 25 24 23 22 21 20 ..."
    }, {
      "title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM.",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "excerpt" : "<Xn> Is the 64-bit name of the general-purpose source register, encoded in the \\\"Rn\\\" field. ... ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. Armv8-A",
      "firstSentences" : "ASR (immediate) Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A64 Instruction Set Architecture ",
          "document_number" : "ddi0596",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5124249",
          "sysurihash" : "fbðWTlbppL6JpUvg",
          "urihash" : "fbðWTlbppL6JpUvg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1638374880000,
          "topparentid" : 5124249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992407000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649147905000,
          "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04c572183326f21771978",
          "transactionid" : 864241,
          "title" : "Arm A64 Instruction Set Architecture ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147905000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0596:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147905505235377,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147723475,
          "syssize" : 164,
          "sysdate" : 1649147905000,
          "haslayout" : "1",
          "topparent" : "5124249",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5124249,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147905000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0596/2021-12/?lang=en",
          "modified" : 1645016147000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147905505235377,
          "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "bBIHAwhEðoQQNDpY",
        "urihash" : "bBIHAwhEðoQQNDpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "sysconcepts" : "shift ; operational pseudocode ; instruction ; registers ; immediate ; ASR ; encodings ; preferred disassembly ; asynchronous exceptions ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5124249,
        "parentitem" : "61c04c572183326f21771978",
        "concepts" : "shift ; operational pseudocode ; instruction ; registers ; immediate ; ASR ; encodings ; preferred disassembly ; asynchronous exceptions ; execution",
        "documenttype" : "html",
        "isattachment" : "5124249",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "91f7ddad73d5d70441396dd4fc089515ca10c3bb67d5f3cb8475caad6c06",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c592183326f2177198a",
        "transactionid" : 864241,
        "title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905425918213,
        "sysisattachment" : "5124249",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5124249,
        "size" : 2027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723428,
        "syssize" : 2027,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905425918213,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
        "syscollection" : "default"
      },
      "Title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM.",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "Excerpt" : "<Xn> Is the 64-bit name of the general-purpose source register, encoded in the \\\"Rn\\\" field. ... ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. Armv8-A",
      "FirstSentences" : "ASR (immediate) Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, ..."
    } ],
    "totalNumberOfChildResults" : 920,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A64 Instruction Set Architecture ",
      "document_number" : "ddi0596",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5124249",
      "sysurihash" : "yCSxfZzMUpZdsLwf",
      "urihash" : "yCSxfZzMUpZdsLwf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1638374880000,
      "topparentid" : 5124249,
      "numberofpages" : 3289,
      "sysconcepts" : "instructions ; stack pointer ; flags ; doublewords ; memory ; asynchronous exceptions ; Security state ; Build timestamp ; AdvSIMD v29 ; registers ; encodings ; general-purpose register ; architecture ; prologue variant ; Portable software ; optimization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5124249,
      "parentitem" : "61c04c572183326f21771978",
      "concepts" : "instructions ; stack pointer ; flags ; doublewords ; memory ; asynchronous exceptions ; Security state ; Build timestamp ; AdvSIMD v29 ; registers ; encodings ; general-purpose register ; architecture ; prologue variant ; Portable software ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "5124249",
      "sysindexeddate" : 1649147913000,
      "permanentid" : "c1e8a46e4eb48f86a87ae7e5e499e2693d159c63f64c8e07300dcd7e3aae",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04c7a2183326f21771ec6",
      "transactionid" : 864241,
      "title" : "Arm A64 Instruction Set Architecture ",
      "date" : 1649147911000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0596:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147911704788160,
      "sysisattachment" : "5124249",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5124249,
      "size" : 10247346,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147738862,
      "syssize" : 10247346,
      "sysdate" : 1649147911000,
      "topparent" : "5124249",
      "label_version" : "2021-12",
      "systopparentid" : 5124249,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
      "wordcount" : 10569,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147913000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147911704788160,
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0596 ... ID121321 ... DDI 0596",
    "FirstSentences" : "Arm A64 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID121321) ii Arm A64 Instruction ..."
  }, {
    "title" : "Arm Armv8-A Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "firstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2676,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "tYGfGIUQQbIQIOsG",
        "urihash" : "tYGfGIUQQbIQIOsG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146213000,
        "permanentid" : "91e6c3c126b1abaadae030a85d56463b867634e336ddfe1aa398e686b876",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bc4b691546d37bd22c4",
        "transactionid" : 864209,
        "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146213000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146213564594986,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 1931,
        "sysdate" : 1649146213000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146213000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146213564594986,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "Excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ..."
    }, {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    }, {
      "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "firstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2676,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "shbySu35hHCXn2dr",
        "urihash" : "shbySu35hHCXn2dr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "ef8fa32346d1ff83872db52d528674f9b54fdd3e9eb8afd2fc237def767e",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb9b691546d37bd2077",
        "transactionid" : 864209,
        "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211070628787,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 6346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921719,
        "syssize" : 6346,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211070628787,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "syscollection" : "default"
      },
      "Title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "Excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "FirstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ..."
    } ],
    "totalNumberOfChildResults" : 875,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Armv8-A Architecture Registers ",
      "document_number" : "ddi0595",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047767",
      "sysurihash" : "pQIyekVvJIgtlsrð",
      "urihash" : "pQIyekVvJIgtlsrð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1638374880000,
      "topparentid" : 5047767,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047767,
      "parentitem" : "61c04bb6b691546d37bd203a",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "documenttype" : "pdf",
      "isattachment" : "5047767",
      "sysindexeddate" : 1649146238000,
      "permanentid" : "8ebce85e76467f6b887e2dcdb72c8b762dba90ae2a9ff3c7c9c3cdc1c0da",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04bceb691546d37bd2517",
      "transactionid" : 864210,
      "title" : "Arm Armv8-A Architecture Registers ",
      "date" : 1649146236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0595:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146236905100855,
      "sysisattachment" : "5047767",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047767,
      "size" : 9242921,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145937559,
      "syssize" : 9242921,
      "sysdate" : 1649146236000,
      "topparent" : "5047767",
      "label_version" : "2021-12",
      "systopparentid" : 5047767,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
      "wordcount" : 9122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146238000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146236905100855,
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "FirstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers"
  }, {
    "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
    "excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2672,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "excerpt" : "A.k ... Changes ... PROTO_REL 03 ... PROTO_REL 02 external release ... PROTO_REL 01 external release ... PROTO_REL 00 external release ... CHERI reference updated to version 8 ... PROTO_REL 00",
      "firstSentences" : "Document number Document version Document conﬁdentiality DDI0606 A.k Non-conﬁdential Arm® Architecture Reference Manual Supplement Morello for A-proﬁle Architecture Copyright © 2019-2022 Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2672,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
        "excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
          "document_number" : "ddi0606",
          "document_version" : "ak",
          "content_type" : "archDoc",
          "systopparent" : "4949216",
          "sysurihash" : "AWS3tiFsfyp1fFZQ",
          "urihash" : "AWS3tiFsfyp1fFZQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
          "systransactionid" : 863720,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642377660000,
          "topparentid" : 4949216,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642428384000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649082722000,
          "permanentid" : "9724f5777e766bb7b2d231223d2e311a2e91435cb78f76f2e7c9728252bc",
          "syslanguage" : [ "English" ],
          "itemid" : "61e577e0b691546d37bd389e",
          "transactionid" : 863720,
          "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
          "products" : [ "Morello" ],
          "date" : 1649082722000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0606:ak:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082722989300887,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 389,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082551631,
          "syssize" : 389,
          "sysdate" : 1649082722000,
          "haslayout" : "1",
          "topparent" : "4949216",
          "label_version" : "A.k",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4949216,
          "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
          "wordcount" : 37,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082722000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0606/ak/?lang=en",
          "modified" : 1645019410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082722989300887,
          "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
        "Excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
        "document_number" : "ddi0606",
        "document_version" : "ak",
        "content_type" : "archDoc",
        "systopparent" : "4949216",
        "sysurihash" : "O6lr6PsKR7WñibjA",
        "urihash" : "O6lr6PsKR7WñibjA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
        "systransactionid" : 863720,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1642377660000,
        "topparentid" : 4949216,
        "numberofpages" : 1294,
        "sysconcepts" : "instructions ; stack pointer ; architecturally UNKNOWN ; Exception levels ; base register ; registers ; Security state ; doublewords ; memory ; memory location ; exceptions ; configuration ; base address ; EL2 ; general-purpose registers ; halfword",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "attachmentparentid" : 4949216,
        "parentitem" : "61e577e0b691546d37bd389e",
        "concepts" : "instructions ; stack pointer ; architecturally UNKNOWN ; Exception levels ; base register ; registers ; Security state ; doublewords ; memory ; memory location ; exceptions ; configuration ; base address ; EL2 ; general-purpose registers ; halfword",
        "documenttype" : "pdf",
        "isattachment" : "4949216",
        "sysindexeddate" : 1649082722000,
        "permanentid" : "56d692165ee61e416f7791ea1d9c9129d37ae75972880e4be7d941c6a16f",
        "syslanguage" : [ "English" ],
        "itemid" : "61e577e1b691546d37bd38a0",
        "transactionid" : 863720,
        "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
        "date" : 1649082721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0606:ak:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082721653613994,
        "sysisattachment" : "4949216",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4949216,
        "size" : 9149670,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082554101,
        "syssize" : 9149670,
        "sysdate" : 1649082721000,
        "topparent" : "4949216",
        "label_version" : "A.k",
        "systopparentid" : 4949216,
        "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
        "wordcount" : 7461,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082722000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082721653613994,
        "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "Excerpt" : "A.k ... Changes ... PROTO_REL 03 ... PROTO_REL 02 external release ... PROTO_REL 01 external release ... PROTO_REL 00 external release ... CHERI reference updated to version 8 ... PROTO_REL 00",
      "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0606 A.k Non-conﬁdential Arm® Architecture Reference Manual Supplement Morello for A-proﬁle Architecture Copyright © 2019-2022 Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
      "document_number" : "ddi0606",
      "document_version" : "ak",
      "content_type" : "archDoc",
      "systopparent" : "4949216",
      "sysurihash" : "AWS3tiFsfyp1fFZQ",
      "urihash" : "AWS3tiFsfyp1fFZQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
      "systransactionid" : 863720,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1642377660000,
      "topparentid" : 4949216,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1642428384000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649082722000,
      "permanentid" : "9724f5777e766bb7b2d231223d2e311a2e91435cb78f76f2e7c9728252bc",
      "syslanguage" : [ "English" ],
      "itemid" : "61e577e0b691546d37bd389e",
      "transactionid" : 863720,
      "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
      "products" : [ "Morello" ],
      "date" : 1649082722000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0606:ak:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082722989300887,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 389,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082551631,
      "syssize" : 389,
      "sysdate" : 1649082722000,
      "haslayout" : "1",
      "topparent" : "4949216",
      "label_version" : "A.k",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949216,
      "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
      "wordcount" : 37,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082722000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0606/ak/?lang=en",
      "modified" : 1645019410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082722989300887,
      "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
    "Excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ..."
  }, {
    "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "excerpt" : "ii ... (LES-PRE-20349 version 21.0) ... Product Status This release covers multiple versions of the architecture. ... All rights reserved. Non-Confidential DDI 0597 ... ID121621 ... iv",
    "firstSentences" : "Arm A32/T32 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0597 (ID121621) ii Arm A32/T32 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2672,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047446",
        "sysurihash" : "ZjqQ4uIRZugFP0fF",
        "urihash" : "ZjqQ4uIRZugFP0fF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
        "systransactionid" : 909541,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047446,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992167000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318480000,
        "permanentid" : "841b4153f3a47e1c2cd31740224f22d669a0e283589b73aa0f6fc27181ba",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04b672183326f21770b04",
        "transactionid" : 909541,
        "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1656318480000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0597:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318480474345903,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 199,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318461868,
        "syssize" : 199,
        "sysdate" : 1656318480000,
        "haslayout" : "1",
        "topparent" : "5047446",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047446,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A32 and T32 Instruction Set Architecture.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318480000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2021-12/?lang=en",
        "modified" : 1645016873000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656318480474345903,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture Armv8-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
      "document_number" : "ddi0597",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047446",
      "sysurihash" : "8AtXwkHx6t0ðBKmð",
      "urihash" : "8AtXwkHx6t0ðBKmð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
      "systransactionid" : 857166,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1638374880000,
      "topparentid" : 5047446,
      "numberofpages" : 1933,
      "sysconcepts" : "instructions ; asynchronous exceptions ; registers ; Security state ; execution check ; Hyp mode ; Build timestamp ; condition flags ; encoding A1 ; unsigned immediate ; interworking branch ; pseudocode v2021 ; base register ; destination register ; code check ; encoding T1",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047446,
      "parentitem" : "61c04b672183326f21770b04",
      "concepts" : "instructions ; asynchronous exceptions ; registers ; Security state ; execution check ; Hyp mode ; Build timestamp ; condition flags ; encoding A1 ; unsigned immediate ; interworking branch ; pseudocode v2021 ; base register ; destination register ; code check ; encoding T1",
      "documenttype" : "pdf",
      "isattachment" : "5047446",
      "sysindexeddate" : 1648145425000,
      "permanentid" : "f9aa1fdb1b9ab59f1bf418b2300e57528ed24a750699bb0be49eb7f8c9d1",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04ba12183326f217711e0",
      "transactionid" : 857166,
      "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
      "date" : 1648145424000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0597:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648145424607693514,
      "sysisattachment" : "5047446",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047446,
      "size" : 5690808,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648145401051,
      "syssize" : 5690808,
      "sysdate" : 1648145424000,
      "topparent" : "5047446",
      "label_version" : "2021-12",
      "systopparentid" : 5047446,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A A32 and T32 Instruction Set Architecture.",
      "wordcount" : 7845,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648145425000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648145424607693514,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "Excerpt" : "ii ... (LES-PRE-20349 version 21.0) ... Product Status This release covers multiple versions of the architecture. ... All rights reserved. Non-Confidential DDI 0597 ... ID121621 ... iv",
    "FirstSentences" : "Arm A32/T32 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0597 (ID121621) ii Arm A32/T32 ..."
  }, {
    "title" : "Next steps",
    "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Next-steps?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady IR certification and perform tasks ... This certification is for devices in the IoT edge sector that are built around SoCs ...",
    "firstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady IR certification and perform tasks needed for the compliance program. This certification is for devices in the IoT edge sector ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2666,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
        "document_number" : "DUI1101",
        "document_version" : "1-1",
        "content_type" : "guide",
        "systopparent" : "5229661",
        "sysurihash" : "OMRZðEm3czc07nLg",
        "urihash" : "OMRZðEm3czc07nLg",
        "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "systransactionid" : 910844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5229661,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656600095000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656600130000,
        "permanentid" : "7eb34154e68733b351178df370f89045b7c68f2e5b2ea15b45e545644458",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb61fb334256d9ea8d627",
        "transactionid" : 910844,
        "title" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
        "products" : [ "SystemReady IR" ],
        "date" : 1656600130000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1101:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656600130482235663,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4655,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656600126291,
        "syssize" : 4655,
        "sysdate" : 1656600130000,
        "haslayout" : "1",
        "topparent" : "5229661",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229661,
        "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656600130000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1101/1-1/?lang=en",
        "modified" : 1656600095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656600130482235663,
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ..."
    },
    "childResults" : [ {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "excerpt" : "<and> Encloses replaceable terms for assembler syntax where they appear in code or code ... An important piece of information that needs your attention. ... Conventions be9c1d7SystemReady IR",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "document_number" : "DUI1101",
          "document_version" : "1-1",
          "content_type" : "guide",
          "systopparent" : "5229661",
          "sysurihash" : "OMRZðEm3czc07nLg",
          "urihash" : "OMRZðEm3czc07nLg",
          "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "systransactionid" : 910844,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5229661,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656600095000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656600130000,
          "permanentid" : "7eb34154e68733b351178df370f89045b7c68f2e5b2ea15b45e545644458",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb61fb334256d9ea8d627",
          "transactionid" : 910844,
          "title" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "products" : [ "SystemReady IR" ],
          "date" : 1656600130000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1101:1-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656600130482235663,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4655,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656600126291,
          "syssize" : 4655,
          "sysdate" : 1656600130000,
          "haslayout" : "1",
          "topparent" : "5229661",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229661,
          "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656600130000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1101/1-1/?lang=en",
          "modified" : 1656600095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656600130482235663,
          "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "DUI1101",
        "document_version" : "1-1",
        "content_type" : "guide",
        "systopparent" : "5229661",
        "sysurihash" : "yfd1pJPSJsOS5ð5v",
        "urihash" : "yfd1pJPSJsOS5ð5v",
        "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
        "systransactionid" : 910844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5229661,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656600095000,
        "sysconcepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5229661,
        "parentitem" : "62bdb61fb334256d9ea8d627",
        "concepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
        "documenttype" : "html",
        "isattachment" : "5229661",
        "sysindexeddate" : 1656600131000,
        "permanentid" : "4aee435c07642ffd82224f5048b188fada8af5a8963eecf9a77f55e10e7e",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb61fb334256d9ea8d62a",
        "transactionid" : 910844,
        "title" : "Conventions ",
        "products" : [ "SystemReady IR" ],
        "date" : 1656600131000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1101:1-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656600131312346253,
        "sysisattachment" : "5229661",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5229661,
        "size" : 1868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656600126291,
        "syssize" : 1868,
        "sysdate" : 1656600131000,
        "haslayout" : "1",
        "topparent" : "5229661",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229661,
        "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656600131000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1101/1-1/Introduction/Conventions?lang=en",
        "modified" : 1656600095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656600131312346253,
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Conventions",
      "Excerpt" : "<and> Encloses replaceable terms for assembler syntax where they appear in code or code ... An important piece of information that needs your attention. ... Conventions be9c1d7SystemReady IR",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms."
    }, {
      "title" : "Other information",
      "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Other-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "excerpt" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary.",
      "firstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information be9c1d7SystemReady IR",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "document_number" : "DUI1101",
          "document_version" : "1-1",
          "content_type" : "guide",
          "systopparent" : "5229661",
          "sysurihash" : "OMRZðEm3czc07nLg",
          "urihash" : "OMRZðEm3czc07nLg",
          "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "systransactionid" : 910844,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5229661,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656600095000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656600130000,
          "permanentid" : "7eb34154e68733b351178df370f89045b7c68f2e5b2ea15b45e545644458",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb61fb334256d9ea8d627",
          "transactionid" : 910844,
          "title" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "products" : [ "SystemReady IR" ],
          "date" : 1656600130000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1101:1-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656600130482235663,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4655,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656600126291,
          "syssize" : 4655,
          "sysdate" : 1656600130000,
          "haslayout" : "1",
          "topparent" : "5229661",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229661,
          "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656600130000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1101/1-1/?lang=en",
          "modified" : 1656600095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656600130482235663,
          "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other information ",
        "document_number" : "DUI1101",
        "document_version" : "1-1",
        "content_type" : "guide",
        "systopparent" : "5229661",
        "sysurihash" : "hBYAj5UkfINqw0Za",
        "urihash" : "hBYAj5UkfINqw0Za",
        "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
        "systransactionid" : 910844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1656374400000,
        "topparentid" : 5229661,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656600095000,
        "sysconcepts" : "Arm ; u00AE Documentation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5229661,
        "parentitem" : "62bdb61fb334256d9ea8d627",
        "concepts" : "Arm ; u00AE Documentation",
        "documenttype" : "html",
        "isattachment" : "5229661",
        "sysindexeddate" : 1656600131000,
        "permanentid" : "22a9d63f67efdd4784b8b264353c75023ec62b02fc7084171eec7445ac5c",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb61fb334256d9ea8d62b",
        "transactionid" : 910844,
        "title" : "Other information ",
        "products" : [ "SystemReady IR" ],
        "date" : 1656600131000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1101:1-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656600131280357173,
        "sysisattachment" : "5229661",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5229661,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Other-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656600126291,
        "syssize" : 194,
        "sysdate" : 1656600131000,
        "haslayout" : "1",
        "topparent" : "5229661",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229661,
        "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656600131000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Other-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1101/1-1/Introduction/Other-information?lang=en",
        "modified" : 1656600095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656600131280357173,
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
        "syscollection" : "default"
      },
      "Title" : "Other information",
      "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Introduction/Other-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Introduction/Other-information",
      "Excerpt" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary.",
      "FirstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information be9c1d7SystemReady IR"
    }, {
      "title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62bdb620b334256d9ea8d645",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... SystemReady IR IoT Integration, Test, and Certiﬁcation ... Guide ... Document ID: DUI1101_1.1_02_en",
      "firstSentences" : "SystemReady IR IoT Integration, Test, and Certiﬁcation Guide Version 1.1 Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 DUI1101_1.1_02_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "document_number" : "DUI1101",
          "document_version" : "1-1",
          "content_type" : "guide",
          "systopparent" : "5229661",
          "sysurihash" : "OMRZðEm3czc07nLg",
          "urihash" : "OMRZðEm3czc07nLg",
          "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "systransactionid" : 910844,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5229661,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656600095000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656600130000,
          "permanentid" : "7eb34154e68733b351178df370f89045b7c68f2e5b2ea15b45e545644458",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb61fb334256d9ea8d627",
          "transactionid" : 910844,
          "title" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
          "products" : [ "SystemReady IR" ],
          "date" : 1656600130000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1101:1-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656600130482235663,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4655,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656600126291,
          "syssize" : 4655,
          "sysdate" : 1656600130000,
          "haslayout" : "1",
          "topparent" : "5229661",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229661,
          "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656600130000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1101/1-1/?lang=en",
          "modified" : 1656600095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656600130482235663,
          "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady IR IoT Integration, Test, and Certification Guide Version 1.1 Release information Issue Date Confidentiality Change 0100 17 August 2021 Non-Confidential First release version 1.0 0101 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
        "document_number" : "DUI1101",
        "document_version" : "1-1",
        "content_type" : "guide",
        "systopparent" : "5229661",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "EñA9qtkW4uy2sSGT",
        "urihash" : "EñA9qtkW4uy2sSGT",
        "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
        "keywords" : "be9c1d7, SystemReady IR",
        "systransactionid" : 910844,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5229661,
        "numberofpages" : 37,
        "sysconcepts" : "SystemReady IR ; certification ; firmware ; Arm Limited ; arm ; documentation ; configuration options ; operating systems ; BSA compliance ; Linux distribution ; EBBR specification ; party patents ; set of hardware ; implementations ; supplements ; conventions",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5229661,
        "parentitem" : "62bdb61fb334256d9ea8d627",
        "concepts" : "SystemReady IR ; certification ; firmware ; Arm Limited ; arm ; documentation ; configuration options ; operating systems ; BSA compliance ; Linux distribution ; EBBR specification ; party patents ; set of hardware ; implementations ; supplements ; conventions",
        "documenttype" : "pdf",
        "isattachment" : "5229661",
        "sysindexeddate" : 1656600131000,
        "permanentid" : "58fe19d36f59a52d985105252ff69f1738bd6ce4fe6278f5bf68336f6057",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb620b334256d9ea8d645",
        "transactionid" : 910844,
        "title" : "SystemReady IR IoT Integration, Test, and Certification Guide ",
        "subject" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "date" : 1656600131000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1101:1-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656600131087444672,
        "sysisattachment" : "5229661",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5229661,
        "size" : 457430,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62bdb620b334256d9ea8d645",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656600128423,
        "syssubject" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "syssize" : 457430,
        "sysdate" : 1656600131000,
        "topparent" : "5229661",
        "author" : "Arm Ltd.",
        "label_version" : "1.1",
        "systopparentid" : 5229661,
        "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
        "wordcount" : 1521,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656600131000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62bdb620b334256d9ea8d645",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656600131087444672,
        "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "SystemReady IR IoT Integration, Test, and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62bdb620b334256d9ea8d645",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/pdf/systemready_ir_iot_integration_test_and_certification_guide_DUI1101_1.1_02_en.pdf",
      "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... SystemReady IR IoT Integration, Test, and Certiﬁcation ... Guide ... Document ID: DUI1101_1.1_02_en",
      "FirstSentences" : "SystemReady IR IoT Integration, Test, and Certiﬁcation Guide Version 1.1 Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 DUI1101_1.1_02_en"
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Next steps ",
      "document_number" : "DUI1101",
      "document_version" : "1-1",
      "content_type" : "guide",
      "systopparent" : "5229661",
      "sysurihash" : "sZWgALgVkqMMqFvñ",
      "urihash" : "sZWgALgVkqMMqFvñ",
      "sysuri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
      "systransactionid" : 910844,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5229661,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656600095000,
      "sysconcepts" : "certification ; arm ; SystemReady ; operating systems ; edge sector ; compliance program ; ACS ; interoperability ; architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
      "attachmentparentid" : 5229661,
      "parentitem" : "62bdb61fb334256d9ea8d627",
      "concepts" : "certification ; arm ; SystemReady ; operating systems ; edge sector ; compliance program ; ACS ; interoperability ; architecture",
      "documenttype" : "html",
      "isattachment" : "5229661",
      "sysindexeddate" : 1656600131000,
      "permanentid" : "4e3e0fbd99c7b3ecfe9a5bfed083923adfea8823d5e0096ce9c9ba4093f9",
      "syslanguage" : [ "English" ],
      "itemid" : "62bdb61fb334256d9ea8d632",
      "transactionid" : 910844,
      "title" : "Next steps ",
      "products" : [ "SystemReady IR" ],
      "date" : 1656600131000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "DUI1101:1-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656600131430131084,
      "sysisattachment" : "5229661",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5229661,
      "size" : 598,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Next-steps?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656600126291,
      "syssize" : 598,
      "sysdate" : 1656600131000,
      "haslayout" : "1",
      "topparent" : "5229661",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5229661,
      "content_description" : "This guide tells you how to prepare for SystemReady IR IoT system certification in the Arm SystemReady Certification Program.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "document_revision" : "0101-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656600131000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/DUI1101/1-1/Next-steps?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/DUI1101/1-1/Next-steps?lang=en",
      "modified" : 1656600095000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656600131430131084,
      "uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
      "syscollection" : "default"
    },
    "Title" : "Next steps",
    "Uri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "PrintableUri" : "https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "ClickUri" : "https://developer.arm.com/documentation/DUI1101/1-1/Next-steps?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1101/1-1/en/Next-steps",
    "Excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady IR certification and perform tasks ... This certification is for devices in the IoT edge sector that are built around SoCs ...",
    "FirstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady IR certification and perform tasks needed for the compliance program. This certification is for devices in the IoT edge sector ..."
  }, {
    "title" : "Learn the architecture - Providing protection for complex software",
    "uri" : "https://developer.arm.com/documentation/102433/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102433/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
    "excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2666,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102433/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "excerpt" : "Next steps This guide introduced features available in the Arm architecture which can provide robust defenses ... We have looked at the pointer authentication and branch target identification ...",
      "firstSentences" : "Next steps This guide introduced features available in the Arm architecture which can provide robust defenses for complex software stacks. We have looked at the pointer authentication and branch ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Providing protection for complex software",
        "uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Providing protection for complex software ",
          "document_number" : "102433",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4505897",
          "sysurihash" : "d87Lc7p9d8zYamlk",
          "urihash" : "d87Lc7p9d8zYamlk",
          "sysuri" : "https://developer.arm.com/documentation/102433/0100/en",
          "systransactionid" : 910838,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656547200000,
          "topparentid" : 4505897,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656598991000,
          "sysconcepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656599043000,
          "permanentid" : "98a84bbfc4305cc4679651f4379e573e8940c565ffbedf8d503ff653af61",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb1cf31ea212bb66257ba",
          "transactionid" : 910838,
          "title" : "Learn the architecture - Providing protection for complex software ",
          "products" : [ "Learn the architecture" ],
          "date" : 1656599043000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102433:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656599043761898182,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4485,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656599033710,
          "syssize" : 4485,
          "sysdate" : 1656599043000,
          "haslayout" : "1",
          "topparent" : "4505897",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4505897,
          "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656599043000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102433/0100/?lang=en",
          "modified" : 1656598991000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656599043761898182,
          "uri" : "https://developer.arm.com/documentation/102433/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Providing protection for complex software",
        "Uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102433",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505897",
        "sysurihash" : "n3UObWBocJ7Pð52n",
        "urihash" : "n3UObWBocJ7Pð52n",
        "sysuri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
        "systransactionid" : 910838,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656547200000,
        "topparentid" : 4505897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656598991000,
        "sysconcepts" : "Arm architecture ; technologies ; features ; TrustZone ; potential vulnerabilities ; memory tagging ; JOP attacks ; identification extensions ; pointer authentication ; software stacks ; robust defenses",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4505897,
        "parentitem" : "62bdb1cf31ea212bb66257ba",
        "concepts" : "Arm architecture ; technologies ; features ; TrustZone ; potential vulnerabilities ; memory tagging ; JOP attacks ; identification extensions ; pointer authentication ; software stacks ; robust defenses",
        "documenttype" : "html",
        "isattachment" : "4505897",
        "sysindexeddate" : 1656599043000,
        "permanentid" : "13ddb828c760f0bb4a0f082edaaa6fe5dac4459253360ed9d679b11edb49",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb1d031ea212bb66257c4",
        "transactionid" : 910838,
        "title" : "Next steps ",
        "products" : [ "Learn the architecture" ],
        "date" : 1656599043000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102433:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656599043740168229,
        "sysisattachment" : "4505897",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4505897,
        "size" : 805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102433/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656599033699,
        "syssize" : 805,
        "sysdate" : 1656599043000,
        "haslayout" : "1",
        "topparent" : "4505897",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505897,
        "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656599043000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102433/0100/Next-steps?lang=en",
        "modified" : 1656598991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656599043740168229,
        "uri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102433/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide introduced features available in the Arm architecture which can provide robust defenses ... We have looked at the pointer authentication and branch target identification ...",
      "FirstSentences" : "Next steps This guide introduced features available in the Arm architecture which can provide robust defenses for complex software stacks. We have looked at the pointer authentication and branch ..."
    }, {
      "title" : "Applying these techniques to real code",
      "uri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "printableUri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "clickUri" : "https://developer.arm.com/documentation/102433/0100/Applying-these-techniques-to-real-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "excerpt" : "A-key instructions. ... For example: -march=armv8.2-a -mbranch-protection=standard -march=armv8.3-a -mbranch-protection ... Applying these techniques to real code 0d3e15aLearn the architecture",
      "firstSentences" : "Applying these techniques to real code In Return-oriented programming (ROP) and Jump-oriented programming (JOP), we explored features that Arm introduced to the Arm architecture to mitigate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Providing protection for complex software",
        "uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Providing protection for complex software ",
          "document_number" : "102433",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4505897",
          "sysurihash" : "d87Lc7p9d8zYamlk",
          "urihash" : "d87Lc7p9d8zYamlk",
          "sysuri" : "https://developer.arm.com/documentation/102433/0100/en",
          "systransactionid" : 910838,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656547200000,
          "topparentid" : 4505897,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656598991000,
          "sysconcepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656599043000,
          "permanentid" : "98a84bbfc4305cc4679651f4379e573e8940c565ffbedf8d503ff653af61",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb1cf31ea212bb66257ba",
          "transactionid" : 910838,
          "title" : "Learn the architecture - Providing protection for complex software ",
          "products" : [ "Learn the architecture" ],
          "date" : 1656599043000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102433:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656599043761898182,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4485,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656599033710,
          "syssize" : 4485,
          "sysdate" : 1656599043000,
          "haslayout" : "1",
          "topparent" : "4505897",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4505897,
          "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656599043000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102433/0100/?lang=en",
          "modified" : 1656598991000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656599043761898182,
          "uri" : "https://developer.arm.com/documentation/102433/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Providing protection for complex software",
        "Uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Applying these techniques to real code ",
        "document_number" : "102433",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505897",
        "sysurihash" : "bwgðKytJ6ZG4xLKf",
        "urihash" : "bwgðKytJ6ZG4xLKf",
        "sysuri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
        "systransactionid" : 910838,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656547200000,
        "topparentid" : 4505897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656598991000,
        "sysconcepts" : "compiler ; gadgets ; attackers ; protections ; features ; increase ; cost ; graph ; instructions ; mitigations ; authentication ; supervising software ; configuring keys ; mbranch-protection flag ; Precise figures ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4505897,
        "parentitem" : "62bdb1cf31ea212bb66257ba",
        "concepts" : "compiler ; gadgets ; attackers ; protections ; features ; increase ; cost ; graph ; instructions ; mitigations ; authentication ; supervising software ; configuring keys ; mbranch-protection flag ; Precise figures ; applications",
        "documenttype" : "html",
        "isattachment" : "4505897",
        "sysindexeddate" : 1656599043000,
        "permanentid" : "badb3f757a3cbbcf9949ee48065dcff01622188965aaaedc8ba77c20106e",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb1d031ea212bb66257c0",
        "transactionid" : 910838,
        "title" : "Applying these techniques to real code ",
        "products" : [ "Learn the architecture" ],
        "date" : 1656599043000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102433:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656599043718988877,
        "sysisattachment" : "4505897",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4505897,
        "size" : 3695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102433/0100/Applying-these-techniques-to-real-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656599033710,
        "syssize" : 3695,
        "sysdate" : 1656599043000,
        "haslayout" : "1",
        "topparent" : "4505897",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505897,
        "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656599043000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/Applying-these-techniques-to-real-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102433/0100/Applying-these-techniques-to-real-code?lang=en",
        "modified" : 1656598991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656599043718988877,
        "uri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
        "syscollection" : "default"
      },
      "Title" : "Applying these techniques to real code",
      "Uri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "ClickUri" : "https://developer.arm.com/documentation/102433/0100/Applying-these-techniques-to-real-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Applying-these-techniques-to-real-code",
      "Excerpt" : "A-key instructions. ... For example: -march=armv8.2-a -mbranch-protection=standard -march=armv8.3-a -mbranch-protection ... Applying these techniques to real code 0d3e15aLearn the architecture",
      "FirstSentences" : "Applying these techniques to real code In Return-oriented programming (ROP) and Jump-oriented programming (JOP), we explored features that Arm introduced to the Arm architecture to mitigate ..."
    }, {
      "title" : "Return-oriented programming",
      "uri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "printableUri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "clickUri" : "https://developer.arm.com/documentation/102433/0100/Return-oriented-programming?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "excerpt" : "The architecture provides five 128-bit keys. ... Key and modifier authentication The architecture allows different implementations, ... However, the keys are typically of limited life span.",
      "firstSentences" : "Return-oriented programming Features like the execution permission that we described have made it increasingly difficult to execute arbitrary code. This means that attackers use other approaches ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2666,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Providing protection for complex software",
        "uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Providing protection for complex software ",
          "document_number" : "102433",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4505897",
          "sysurihash" : "d87Lc7p9d8zYamlk",
          "urihash" : "d87Lc7p9d8zYamlk",
          "sysuri" : "https://developer.arm.com/documentation/102433/0100/en",
          "systransactionid" : 910838,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656547200000,
          "topparentid" : 4505897,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656598991000,
          "sysconcepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656599043000,
          "permanentid" : "98a84bbfc4305cc4679651f4379e573e8940c565ffbedf8d503ff653af61",
          "syslanguage" : [ "English" ],
          "itemid" : "62bdb1cf31ea212bb66257ba",
          "transactionid" : 910838,
          "title" : "Learn the architecture - Providing protection for complex software ",
          "products" : [ "Learn the architecture" ],
          "date" : 1656599043000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102433:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656599043761898182,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4485,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656599033710,
          "syssize" : 4485,
          "sysdate" : 1656599043000,
          "haslayout" : "1",
          "topparent" : "4505897",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4505897,
          "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656599043000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102433/0100/?lang=en",
          "modified" : 1656598991000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656599043761898182,
          "uri" : "https://developer.arm.com/documentation/102433/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Providing protection for complex software",
        "Uri" : "https://developer.arm.com/documentation/102433/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Return-oriented programming ",
        "document_number" : "102433",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505897",
        "sysurihash" : "noKTyOCgUbQSdjb0",
        "urihash" : "noKTyOCgUbQSdjb0",
        "sysuri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
        "systransactionid" : 910838,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656547200000,
        "topparentid" : 4505897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656598991000,
        "sysconcepts" : "gadgets ; execution permissions ; attacker ; ROP ; takes advantage ; programming ; pointer authentication ; address space ; instructions ; algorithms ; protections ; compatibility ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4505897,
        "parentitem" : "62bdb1cf31ea212bb66257ba",
        "concepts" : "gadgets ; execution permissions ; attacker ; ROP ; takes advantage ; programming ; pointer authentication ; address space ; instructions ; algorithms ; protections ; compatibility ; architecture",
        "documenttype" : "html",
        "isattachment" : "4505897",
        "sysindexeddate" : 1656599043000,
        "permanentid" : "06c9437d567e0d7db9fb25c253259b8ded993dde5fc780d1b37bdbe0f9db",
        "syslanguage" : [ "English" ],
        "itemid" : "62bdb1d031ea212bb66257be",
        "transactionid" : 910838,
        "title" : "Return-oriented programming ",
        "products" : [ "Learn the architecture" ],
        "date" : 1656599043000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102433:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656599043653918724,
        "sysisattachment" : "4505897",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4505897,
        "size" : 8654,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102433/0100/Return-oriented-programming?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656599033699,
        "syssize" : 8654,
        "sysdate" : 1656599043000,
        "haslayout" : "1",
        "topparent" : "4505897",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505897,
        "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
        "wordcount" : 424,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656599043000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/Return-oriented-programming?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102433/0100/Return-oriented-programming?lang=en",
        "modified" : 1656598991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656599043653918724,
        "uri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
        "syscollection" : "default"
      },
      "Title" : "Return-oriented programming",
      "Uri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "ClickUri" : "https://developer.arm.com/documentation/102433/0100/Return-oriented-programming?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en/Return-oriented-programming",
      "Excerpt" : "The architecture provides five 128-bit keys. ... Key and modifier authentication The architecture allows different implementations, ... However, the keys are typically of limited life span.",
      "FirstSentences" : "Return-oriented programming Features like the execution permission that we described have made it increasingly difficult to execute arbitrary code. This means that attackers use other approaches ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Providing protection for complex software ",
      "document_number" : "102433",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4505897",
      "sysurihash" : "d87Lc7p9d8zYamlk",
      "urihash" : "d87Lc7p9d8zYamlk",
      "sysuri" : "https://developer.arm.com/documentation/102433/0100/en",
      "systransactionid" : 910838,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656547200000,
      "topparentid" : 4505897,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656598991000,
      "sysconcepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "concepts" : "documentation ; express ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1656599043000,
      "permanentid" : "98a84bbfc4305cc4679651f4379e573e8940c565ffbedf8d503ff653af61",
      "syslanguage" : [ "English" ],
      "itemid" : "62bdb1cf31ea212bb66257ba",
      "transactionid" : 910838,
      "title" : "Learn the architecture - Providing protection for complex software ",
      "products" : [ "Learn the architecture" ],
      "date" : 1656599043000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102433:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Application Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656599043761898182,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4485,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656599033710,
      "syssize" : 4485,
      "sysdate" : 1656599043000,
      "haslayout" : "1",
      "topparent" : "4505897",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4505897,
      "content_description" : "This guide introduces some common forms of attacks that are used against complex software stacks. The guide also examines the features, including pointer authentication, branch target identification and memory tagging, that are provided in Armv8-A to help mitigate against such attacks.",
      "wordcount" : 306,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0100-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656599043000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102433/0100/?lang=en",
      "modified" : 1656598991000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656599043761898182,
      "uri" : "https://developer.arm.com/documentation/102433/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Providing protection for complex software",
    "Uri" : "https://developer.arm.com/documentation/102433/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102433/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102433/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102433/0100/en",
    "Excerpt" : "Copyright \\u00A9 2020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Learn the architecture - Providing protection for complex software Version 1.0 Release information Issue Date Confidentiality Change 0100-01 8 January 2020 Non-Confidential Initial release 0100-02 ..."
  }, {
    "title" : "Introduction to Helium",
    "uri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/620259d9965f7d118e3f5f7f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "excerpt" : "CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved.",
    "firstSentences" : "Helium Programmer's Guide: Introduction to Helium Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.3 102102 Helium Programmer's Guide: Introduction ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2658,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introduction to Helium",
      "uri" : "https://developer.arm.com/documentation/102102/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/102102/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
      "excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
      "firstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction to Helium ",
        "document_number" : "102102",
        "document_version" : "0103",
        "content_type" : "Guide",
        "systopparent" : "5049378",
        "sysurihash" : "LqBPRðTmlTP33ðUI",
        "urihash" : "LqBPRðTmlTP33ðUI",
        "sysuri" : "https://developer.arm.com/documentation/102102/0103/en",
        "systransactionid" : 898999,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644278460000,
        "topparentid" : 5049378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644321241000,
        "sysconcepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589390000,
        "permanentid" : "c6e1f46739fcf8c4914a061c6b805770521d20a5eaf936acde764cfb17bf",
        "syslanguage" : [ "English" ],
        "itemid" : "620259d9965f7d118e3f5f70",
        "transactionid" : 898999,
        "title" : "Introduction to Helium ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589390000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102102:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589390056176866,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 950,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589372486,
        "syssize" : 950,
        "sysdate" : 1654589390000,
        "haslayout" : "1",
        "topparent" : "5049378",
        "label_version" : "1.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049378,
        "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589390000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102102/0103/?lang=en",
        "modified" : 1654589349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589390056176866,
        "uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Introduction to Helium",
      "Uri" : "https://developer.arm.com/documentation/102102/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
      "Excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
      "FirstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ..."
    },
    "childResults" : [ {
      "title" : "Introduction to Helium",
      "uri" : "https://developer.arm.com/documentation/102102/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/102102/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
      "excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
      "firstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction to Helium ",
        "document_number" : "102102",
        "document_version" : "0103",
        "content_type" : "Guide",
        "systopparent" : "5049378",
        "sysurihash" : "LqBPRðTmlTP33ðUI",
        "urihash" : "LqBPRðTmlTP33ðUI",
        "sysuri" : "https://developer.arm.com/documentation/102102/0103/en",
        "systransactionid" : 898999,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644278460000,
        "topparentid" : 5049378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644321241000,
        "sysconcepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589390000,
        "permanentid" : "c6e1f46739fcf8c4914a061c6b805770521d20a5eaf936acde764cfb17bf",
        "syslanguage" : [ "English" ],
        "itemid" : "620259d9965f7d118e3f5f70",
        "transactionid" : 898999,
        "title" : "Introduction to Helium ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589390000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102102:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589390056176866,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 950,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589372486,
        "syssize" : 950,
        "sysdate" : 1654589390000,
        "haslayout" : "1",
        "topparent" : "5049378",
        "label_version" : "1.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049378,
        "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589390000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102102/0103/?lang=en",
        "modified" : 1654589349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589390056176866,
        "uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Introduction to Helium",
      "Uri" : "https://developer.arm.com/documentation/102102/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
      "Excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
      "FirstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102102/0103/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge Which predication type fills false predicated lanes with the corresponding element from the inactive ... Merging In the instruction VMLA.S32, what does the S32 indicate?",
      "firstSentences" : "Check your knowledge Which predication type fills false predicated lanes with the corresponding element from the inactive vector? Merging In the instruction VMLA.S32, what does the S32 indicate?",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction to Helium",
        "uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/102102/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
        "excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
        "firstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction to Helium ",
          "document_number" : "102102",
          "document_version" : "0103",
          "content_type" : "Guide",
          "systopparent" : "5049378",
          "sysurihash" : "LqBPRðTmlTP33ðUI",
          "urihash" : "LqBPRðTmlTP33ðUI",
          "sysuri" : "https://developer.arm.com/documentation/102102/0103/en",
          "systransactionid" : 898999,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1644278460000,
          "topparentid" : 5049378,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644321241000,
          "sysconcepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654589390000,
          "permanentid" : "c6e1f46739fcf8c4914a061c6b805770521d20a5eaf936acde764cfb17bf",
          "syslanguage" : [ "English" ],
          "itemid" : "620259d9965f7d118e3f5f70",
          "transactionid" : 898999,
          "title" : "Introduction to Helium ",
          "products" : [ "MVE Intrinsics", "Learn the architecture" ],
          "date" : 1654589390000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Intrinsics" ],
          "document_id" : "102102:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654589390056176866,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654589372486,
          "syssize" : 950,
          "sysdate" : 1654589390000,
          "haslayout" : "1",
          "topparent" : "5049378",
          "label_version" : "1.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049378,
          "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
          "wordcount" : 89,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654589390000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102102/0103/?lang=en",
          "modified" : 1654589349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654589390056176866,
          "uri" : "https://developer.arm.com/documentation/102102/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction to Helium",
        "Uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
        "Excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
        "FirstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102102",
        "document_version" : "0103",
        "content_type" : "Guide",
        "systopparent" : "5049378",
        "sysurihash" : "qYtNjkUDDPOy5BYY",
        "urihash" : "qYtNjkUDDPOy5BYY",
        "sysuri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
        "systransactionid" : 898999,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644278460000,
        "topparentid" : 5049378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644321241000,
        "sysconcepts" : "store ; load ; lanes ; predication ; signed integer ; VMLA instruction ; type fills ; Helium",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5049378,
        "parentitem" : "620259d9965f7d118e3f5f70",
        "concepts" : "store ; load ; lanes ; predication ; signed integer ; VMLA instruction ; type fills ; Helium",
        "documenttype" : "html",
        "isattachment" : "5049378",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589390000,
        "permanentid" : "3d07b476a87afce7d299aa55ae1e6ceb13e9f9449cbe9d247ea42734932f",
        "syslanguage" : [ "English" ],
        "itemid" : "620259d9965f7d118e3f5f78",
        "transactionid" : 898999,
        "title" : "Check your knowledge ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589390000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102102:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589390022499007,
        "sysisattachment" : "5049378",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5049378,
        "size" : 591,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102102/0103/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589372486,
        "syssize" : 591,
        "sysdate" : 1654589390000,
        "haslayout" : "1",
        "topparent" : "5049378",
        "label_version" : "1.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049378,
        "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589390000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102102/0103/Check-your-knowledge?lang=en",
        "modified" : 1654589349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589390022499007,
        "uri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102102/0103/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge Which predication type fills false predicated lanes with the corresponding element from the inactive ... Merging In the instruction VMLA.S32, what does the S32 indicate?",
      "FirstSentences" : "Check your knowledge Which predication type fills false predicated lanes with the corresponding element from the inactive vector? Merging In the instruction VMLA.S32, what does the S32 indicate?"
    }, {
      "title" : "Vector instruction example:VMLADAVA",
      "uri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "printableUri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "clickUri" : "https://developer.arm.com/documentation/102102/0103/Vector-instruction-example-VMLADAVA?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "excerpt" : "R2, #0 \\r\\nMOV ... R3, #1000 \\r\\nVIDUP.U16 Q0, R2, #1 \\/\\/ Generates incrementing sequence, starting at 0 with ... \\/\\/ R0 output = 168000000 Vector instruction example:VMLADAVA MVE Intrinsics",
      "firstSentences" : "Vector instruction example:VMLADAVA The next example is the Vector Multiply Accumulate Add Accumulate Across Vector (VMLADAVA) instruction. This example introduces both the VMLADAVA instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction to Helium",
        "uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/102102/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
        "excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
        "firstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction to Helium ",
          "document_number" : "102102",
          "document_version" : "0103",
          "content_type" : "Guide",
          "systopparent" : "5049378",
          "sysurihash" : "LqBPRðTmlTP33ðUI",
          "urihash" : "LqBPRðTmlTP33ðUI",
          "sysuri" : "https://developer.arm.com/documentation/102102/0103/en",
          "systransactionid" : 898999,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1644278460000,
          "topparentid" : 5049378,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644321241000,
          "sysconcepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "multiple data ; Neon Helium ; architecture ; technology ; Arm Cortex ; familiarity ; registers Predication ; Single Instruction ; embedded devices ; Signal Processing ; Machine Learning ; extension of the Armv8",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654589390000,
          "permanentid" : "c6e1f46739fcf8c4914a061c6b805770521d20a5eaf936acde764cfb17bf",
          "syslanguage" : [ "English" ],
          "itemid" : "620259d9965f7d118e3f5f70",
          "transactionid" : 898999,
          "title" : "Introduction to Helium ",
          "products" : [ "MVE Intrinsics", "Learn the architecture" ],
          "date" : 1654589390000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Intrinsics" ],
          "document_id" : "102102:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654589390056176866,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654589372486,
          "syssize" : 950,
          "sysdate" : 1654589390000,
          "haslayout" : "1",
          "topparent" : "5049378",
          "label_version" : "1.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049378,
          "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
          "wordcount" : 89,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654589390000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102102/0103/?lang=en",
          "modified" : 1654589349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654589390056176866,
          "uri" : "https://developer.arm.com/documentation/102102/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction to Helium",
        "Uri" : "https://developer.arm.com/documentation/102102/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/102102/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en",
        "Excerpt" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for ... The Arm Cortex-M55 processor is the first Arm processor to support this technology.",
        "FirstSentences" : "Overview This guide introduces Arm Helium technology, which is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. The Arm Cortex-M55 processor is the first Arm processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Vector instruction example:VMLADAVA ",
        "document_number" : "102102",
        "document_version" : "0103",
        "content_type" : "Guide",
        "systopparent" : "5049378",
        "sysurihash" : "7ð22bxcaqh8KKQ3o",
        "urihash" : "7ð22bxcaqh8KKQ3o",
        "sysuri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
        "systransactionid" : 898999,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644278460000,
        "topparentid" : 5049378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644321241000,
        "sysconcepts" : "input vectors ; VMLADAV instruction ; scalar ; diagram ; lanes ; const int ; int32 ; arrays ; VectorTwo ; fragment shows ; non-accumulating variant",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5049378,
        "parentitem" : "620259d9965f7d118e3f5f70",
        "concepts" : "input vectors ; VMLADAV instruction ; scalar ; diagram ; lanes ; const int ; int32 ; arrays ; VectorTwo ; fragment shows ; non-accumulating variant",
        "documenttype" : "html",
        "isattachment" : "5049378",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589389000,
        "permanentid" : "2476011c02dd51562ca1b453eb4a975fc47ac517cc6ff82bbde7eeee1582",
        "syslanguage" : [ "English" ],
        "itemid" : "620259d9965f7d118e3f5f77",
        "transactionid" : 898999,
        "title" : "Vector instruction example:VMLADAVA ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589389000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102102:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589389905819941,
        "sysisattachment" : "5049378",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5049378,
        "size" : 3414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102102/0103/Vector-instruction-example-VMLADAVA?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589372470,
        "syssize" : 3414,
        "sysdate" : 1654589389000,
        "haslayout" : "1",
        "topparent" : "5049378",
        "label_version" : "1.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049378,
        "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589389000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102102/0103/Vector-instruction-example-VMLADAVA?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102102/0103/Vector-instruction-example-VMLADAVA?lang=en",
        "modified" : 1654589349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589389905819941,
        "uri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
        "syscollection" : "default"
      },
      "Title" : "Vector instruction example:VMLADAVA",
      "Uri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "ClickUri" : "https://developer.arm.com/documentation/102102/0103/Vector-instruction-example-VMLADAVA?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/Vector-instruction-example-VMLADAVA",
      "Excerpt" : "R2, #0 \\r\\nMOV ... R3, #1000 \\r\\nVIDUP.U16 Q0, R2, #1 \\/\\/ Generates incrementing sequence, starting at 0 with ... \\/\\/ R0 output = 168000000 Vector instruction example:VMLADAVA MVE Intrinsics",
      "FirstSentences" : "Vector instruction example:VMLADAVA The next example is the Vector Multiply Accumulate Add Accumulate Across Vector (VMLADAVA) instruction. This example introduces both the VMLADAVA instruction ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction to Helium ",
      "document_number" : "102102",
      "document_version" : "0103",
      "content_type" : "Guide",
      "systopparent" : "5049378",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "ohuSoIEWvo1QRkm6",
      "urihash" : "ohuSoIEWvo1QRkm6",
      "sysuri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
      "systransactionid" : 898999,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278460000,
      "topparentid" : 5049378,
      "numberofpages" : 34,
      "sysconcepts" : "lanes ; predication ; stores ; instructions ; multiple data ; single instruction ; registers ; Arm Helium ; signal processing ; written agreement ; SIMD ; calculations ; provisions ; throughput ; conflicting ; predication mask",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 5049378,
      "parentitem" : "620259d9965f7d118e3f5f70",
      "concepts" : "lanes ; predication ; stores ; instructions ; multiple data ; single instruction ; registers ; Arm Helium ; signal processing ; written agreement ; SIMD ; calculations ; provisions ; throughput ; conflicting ; predication mask",
      "documenttype" : "pdf",
      "isattachment" : "5049378",
      "sysindexeddate" : 1654589390000,
      "permanentid" : "434a3981efb84bba2f559a180391a578e567883e220f9e9c295eb0eb3a95",
      "syslanguage" : [ "English" ],
      "itemid" : "620259d9965f7d118e3f5f7f",
      "transactionid" : 898999,
      "title" : "Introduction to Helium ",
      "date" : 1654589390000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102102:0103:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654589390605752702,
      "sysisattachment" : "5049378",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5049378,
      "size" : 480142,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/620259d9965f7d118e3f5f7f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654589374137,
      "syssize" : 480142,
      "sysdate" : 1654589390000,
      "topparent" : "5049378",
      "author" : "Arm Limited",
      "label_version" : "1.3",
      "systopparentid" : 5049378,
      "content_description" : "This guide introduces Helium, Helium registers, Helium instructions and how these instructions can be used in vector examples.",
      "wordcount" : 1223,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654589390000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/620259d9965f7d118e3f5f7f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654589390605752702,
      "uri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
      "syscollection" : "default"
    },
    "Title" : "Introduction to Helium",
    "Uri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/620259d9965f7d118e3f5f7f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102102/0103/en/pdf/Helium-Programmers-Guide-Introduction-to-Helium.pdf",
    "Excerpt" : "CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved.",
    "FirstSentences" : "Helium Programmer's Guide: Introduction to Helium Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.3 102102 Helium Programmer's Guide: Introduction ..."
  }, {
    "title" : "Auto-vectorization and Helium",
    "uri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "printableUri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "clickUri" : "https://developer.arm.com/documentation/102095/0100/Auto-vectorization-and-Helium?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "excerpt" : "At optimization level -O1, auto-vectorization is disabled by default. ... -S arm_clip_f32.c In this example, using the -S option means that the compiler outputs the disassembly of the compiled ...",
    "firstSentences" : "Auto-vectorization and Helium There are many different ways to write code that takes advantage of Helium technology. Writing hand-optimized assembly kernels, or C code containing Helium intrinsics ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2658,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Helium Programmer's Guide: Coding for Helium",
      "uri" : "https://developer.arm.com/documentation/102095/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102095/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
      "excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
      "firstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Helium Programmer's Guide: Coding for Helium ",
        "document_number" : "102095",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043170",
        "sysurihash" : "hgOVa6pDhQvM0ðls",
        "urihash" : "hgOVa6pDhQvM0ðls",
        "sysuri" : "https://developer.arm.com/documentation/102095/0100/en",
        "systransactionid" : 898997,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644192060000,
        "topparentid" : 5043170,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644236592000,
        "sysconcepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589172000,
        "permanentid" : "94e1141ea4ff697469975589477d1526242bb91cd1322830d4587f73397d",
        "syslanguage" : [ "English" ],
        "itemid" : "62010f30965f7d118e3f5f1f",
        "transactionid" : 898997,
        "title" : "Helium Programmer's Guide: Coding for Helium ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589172000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "102095:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589172316910263,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 743,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589156044,
        "syssize" : 743,
        "sysdate" : 1654589172000,
        "haslayout" : "1",
        "topparent" : "5043170",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043170,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589172000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102095/0100/?lang=en",
        "modified" : 1654589138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589172316910263,
        "uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Helium Programmer's Guide: Coding for Helium",
      "Uri" : "https://developer.arm.com/documentation/102095/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
      "Excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
      "FirstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ..."
    },
    "childResults" : [ {
      "title" : "Before you begin",
      "uri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "printableUri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "clickUri" : "https://developer.arm.com/documentation/102095/0100/Before-you-begin?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "excerpt" : "Before you begin This guide forms part of the Helium Programmer's Guide. If you are not familiar with Helium, you should start by reading the Introduction to Helium guide.",
      "firstSentences" : "Before you begin This guide forms part of the Helium Programmer's Guide. If you are not familiar with Helium, you should start by reading the Introduction to Helium guide. The sections of this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Coding for Helium",
        "uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102095/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
        "excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
        "firstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Coding for Helium ",
          "document_number" : "102095",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043170",
          "sysurihash" : "hgOVa6pDhQvM0ðls",
          "urihash" : "hgOVa6pDhQvM0ðls",
          "sysuri" : "https://developer.arm.com/documentation/102095/0100/en",
          "systransactionid" : 898997,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1644192060000,
          "topparentid" : 5043170,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644236592000,
          "sysconcepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654589172000,
          "permanentid" : "94e1141ea4ff697469975589477d1526242bb91cd1322830d4587f73397d",
          "syslanguage" : [ "English" ],
          "itemid" : "62010f30965f7d118e3f5f1f",
          "transactionid" : 898997,
          "title" : "Helium Programmer's Guide: Coding for Helium ",
          "products" : [ "MVE Intrinsics", "Learn the architecture" ],
          "date" : 1654589172000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "102095:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654589172316910263,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 743,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654589156044,
          "syssize" : 743,
          "sysdate" : 1654589172000,
          "haslayout" : "1",
          "topparent" : "5043170",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043170,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
          "wordcount" : 74,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654589172000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102095/0100/?lang=en",
          "modified" : 1654589138000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654589172316910263,
          "uri" : "https://developer.arm.com/documentation/102095/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Coding for Helium",
        "Uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
        "Excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
        "FirstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Before you begin ",
        "document_number" : "102095",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043170",
        "sysurihash" : "4KlxCJUPUFQ0fHPv",
        "urihash" : "4KlxCJUPUFQ0fHPv",
        "sysuri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
        "systransactionid" : 898997,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644192060000,
        "topparentid" : 5043170,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644236592000,
        "sysconcepts" : "Helium Programmer ; Arm Compiler ; free trial ; bare-metal devices ; toolchain",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5043170,
        "parentitem" : "62010f30965f7d118e3f5f1f",
        "concepts" : "Helium Programmer ; Arm Compiler ; free trial ; bare-metal devices ; toolchain",
        "documenttype" : "html",
        "isattachment" : "5043170",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589172000,
        "permanentid" : "c8afdd0ed7459080f06dede15940de0415b38f9d44d5f9a67a530fd90ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "62010f30965f7d118e3f5f21",
        "transactionid" : 898997,
        "title" : "Before you begin ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589172000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "102095:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589172684366931,
        "sysisattachment" : "5043170",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043170,
        "size" : 629,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102095/0100/Before-you-begin?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589156044,
        "syssize" : 629,
        "sysdate" : 1654589172000,
        "haslayout" : "1",
        "topparent" : "5043170",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043170,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589172000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/Before-you-begin?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102095/0100/Before-you-begin?lang=en",
        "modified" : 1654589138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589172684366931,
        "uri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
        "syscollection" : "default"
      },
      "Title" : "Before you begin",
      "Uri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "ClickUri" : "https://developer.arm.com/documentation/102095/0100/Before-you-begin?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/Before-you-begin",
      "Excerpt" : "Before you begin This guide forms part of the Helium Programmer's Guide. If you are not familiar with Helium, you should start by reading the Introduction to Helium guide.",
      "FirstSentences" : "Before you begin This guide forms part of the Helium Programmer's Guide. If you are not familiar with Helium, you should start by reading the Introduction to Helium guide. The sections of this ..."
    }, {
      "title" : "Helium Programmer's Guide: Coding for Helium",
      "uri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62010f30965f7d118e3f5f2b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "excerpt" : "All rights reserved. ... Copyright © 2020 Arm Limited (or its affiliates). ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "firstSentences" : "Helium Programmer’s Guide: Coding for Helium Version 1.1 Helium Programmer’s Guide: Coding for Helium Helium Programmers Guide: Coding for Helium Copyright © 2020 Arm Limited (or its affiliates).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Coding for Helium",
        "uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102095/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
        "excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
        "firstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Coding for Helium ",
          "document_number" : "102095",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043170",
          "sysurihash" : "hgOVa6pDhQvM0ðls",
          "urihash" : "hgOVa6pDhQvM0ðls",
          "sysuri" : "https://developer.arm.com/documentation/102095/0100/en",
          "systransactionid" : 898997,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1644192060000,
          "topparentid" : 5043170,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644236592000,
          "sysconcepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654589172000,
          "permanentid" : "94e1141ea4ff697469975589477d1526242bb91cd1322830d4587f73397d",
          "syslanguage" : [ "English" ],
          "itemid" : "62010f30965f7d118e3f5f1f",
          "transactionid" : 898997,
          "title" : "Helium Programmer's Guide: Coding for Helium ",
          "products" : [ "MVE Intrinsics", "Learn the architecture" ],
          "date" : 1654589172000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "102095:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654589172316910263,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 743,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654589156044,
          "syssize" : 743,
          "sysdate" : 1654589172000,
          "haslayout" : "1",
          "topparent" : "5043170",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043170,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
          "wordcount" : 74,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654589172000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102095/0100/?lang=en",
          "modified" : 1654589138000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654589172316910263,
          "uri" : "https://developer.arm.com/documentation/102095/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Coding for Helium",
        "Uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
        "Excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
        "FirstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Helium Programmer's Guide: Coding for Helium ",
        "document_number" : "102095",
        "document_version" : "0100",
        "manager" : "David Brooke",
        "content_type" : "Guide",
        "systopparent" : "5043170",
        "sysauthor" : "Martin Weidmann",
        "sysurihash" : "OMgñ94bUivuH3ðwA",
        "urihash" : "OMgñ94bUivuH3ðwA",
        "sysuri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
        "keywords" : "GIC, GICv3, GICv4, GICv3.1, GICv4.1, SPI, SGI, PPI, LPI, ITS, INTID",
        "systransactionid" : 898997,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1644192060000,
        "topparentid" : 5043170,
        "numberofpages" : 37,
        "sysconcepts" : "assembly code ; programmers ; Helium instructions ; variant using ; signal processing ; auto-vectorization ; targeting ; header files ; instructions ; vectorization opportunities ; control registers ; neural networks ; writing standard ; Cortex-M processor ; written agreement ; optimizations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "syscompany" : "Arm LTD",
        "attachmentparentid" : 5043170,
        "parentitem" : "62010f30965f7d118e3f5f1f",
        "concepts" : "assembly code ; programmers ; Helium instructions ; variant using ; signal processing ; auto-vectorization ; targeting ; header files ; instructions ; vectorization opportunities ; control registers ; neural networks ; writing standard ; Cortex-M processor ; written agreement ; optimizations",
        "documenttype" : "pdf",
        "isattachment" : "5043170",
        "sysindexeddate" : 1654589172000,
        "permanentid" : "a6121ba08142e41a77ac5fe9c1a7f13145282b6efd31800b99d8efbf50a2",
        "syslanguage" : [ "English" ],
        "itemid" : "62010f30965f7d118e3f5f2b",
        "transactionid" : 898997,
        "title" : "Helium Programmer's Guide: Coding for Helium ",
        "subject" : "Introduces the GICv3 and GICv4 archiecture",
        "sysmanager" : "David Brooke",
        "date" : 1654589172000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102095:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589172531279921,
        "sysisattachment" : "5043170",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm LTD",
        "sysattachmentparentid" : 5043170,
        "size" : 617277,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62010f30965f7d118e3f5f2b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589159167,
        "syssubject" : "Introduces the GICv3 and GICv4 archiecture",
        "syssize" : 617277,
        "sysdate" : 1654589172000,
        "topparent" : "5043170",
        "author" : "Martin Weidmann",
        "label_version" : "1.1",
        "systopparentid" : 5043170,
        "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
        "wordcount" : 1407,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589172000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62010f30965f7d118e3f5f2b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589172531279921,
        "uri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
        "syscollection" : "default"
      },
      "Title" : "Helium Programmer's Guide: Coding for Helium",
      "Uri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62010f30965f7d118e3f5f2b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/pdf/102095_0100_01_Coding_for_Helium.pdf",
      "Excerpt" : "All rights reserved. ... Copyright © 2020 Arm Limited (or its affiliates). ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "FirstSentences" : "Helium Programmer’s Guide: Coding for Helium Version 1.1 Helium Programmer’s Guide: Coding for Helium Helium Programmers Guide: Coding for Helium Copyright © 2020 Arm Limited (or its affiliates)."
    }, {
      "title" : "Helium Programmer's Guide: Coding for Helium",
      "uri" : "https://developer.arm.com/documentation/102095/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102095/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
      "excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
      "firstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Helium Programmer's Guide: Coding for Helium ",
        "document_number" : "102095",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043170",
        "sysurihash" : "hgOVa6pDhQvM0ðls",
        "urihash" : "hgOVa6pDhQvM0ðls",
        "sysuri" : "https://developer.arm.com/documentation/102095/0100/en",
        "systransactionid" : 898997,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644192060000,
        "topparentid" : 5043170,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644236592000,
        "sysconcepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Helium technology ; extension ; signal processing ; machine learning ; processor series ; real-world code ; software programmers ; applications",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654589172000,
        "permanentid" : "94e1141ea4ff697469975589477d1526242bb91cd1322830d4587f73397d",
        "syslanguage" : [ "English" ],
        "itemid" : "62010f30965f7d118e3f5f1f",
        "transactionid" : 898997,
        "title" : "Helium Programmer's Guide: Coding for Helium ",
        "products" : [ "MVE Intrinsics", "Learn the architecture" ],
        "date" : 1654589172000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "102095:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654589172316910263,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 743,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654589156044,
        "syssize" : 743,
        "sysdate" : 1654589172000,
        "haslayout" : "1",
        "topparent" : "5043170",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043170,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654589172000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102095/0100/?lang=en",
        "modified" : 1654589138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654589172316910263,
        "uri" : "https://developer.arm.com/documentation/102095/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Helium Programmer's Guide: Coding for Helium",
      "Uri" : "https://developer.arm.com/documentation/102095/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102095/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en",
      "Excerpt" : "Overview This guide provides information and examples for software programmers who want to use Arm ... We will discuss the benefits and drawbacks of the different approaches available, and ...",
      "FirstSentences" : "Overview This guide provides information and examples for software programmers who want to use Arm Helium technology. We will discuss the benefits and drawbacks of the different approaches ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Auto-vectorization and Helium ",
      "document_number" : "102095",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5043170",
      "sysurihash" : "NFINM8Zñh1yP9ri8",
      "urihash" : "NFINM8Zñh1yP9ri8",
      "sysuri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
      "systransactionid" : 898997,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1644192060000,
      "topparentid" : 5043170,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1644236592000,
      "sysconcepts" : "F32 Helium ; compilation ; auto-vectorization ; portability ; intrinsics ; complexity ; input data ; feature modifiers ; high-level languages ; loop vectorization ; pragma clang ; break condition ; floating-point operations ; architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 5043170,
      "parentitem" : "62010f30965f7d118e3f5f1f",
      "concepts" : "F32 Helium ; compilation ; auto-vectorization ; portability ; intrinsics ; complexity ; input data ; feature modifiers ; high-level languages ; loop vectorization ; pragma clang ; break condition ; floating-point operations ; architecture",
      "documenttype" : "html",
      "isattachment" : "5043170",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654589172000,
      "permanentid" : "3d8e43795ea2c834937064d429927842133db5c1aecd90903df3bc4f056a",
      "syslanguage" : [ "English" ],
      "itemid" : "62010f30965f7d118e3f5f25",
      "transactionid" : 898997,
      "title" : "Auto-vectorization and Helium ",
      "products" : [ "MVE Intrinsics", "Learn the architecture" ],
      "date" : 1654589172000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "102095:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654589172725172829,
      "sysisattachment" : "5043170",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5043170,
      "size" : 9064,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102095/0100/Auto-vectorization-and-Helium?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654589156044,
      "syssize" : 9064,
      "sysdate" : 1654589172000,
      "haslayout" : "1",
      "topparent" : "5043170",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043170,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "This guide provides information and examples for software programmers who want to use Arm Helium technology.",
      "wordcount" : 440,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Architectures|Learn the architecture" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654589172000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102095/0100/Auto-vectorization-and-Helium?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102095/0100/Auto-vectorization-and-Helium?lang=en",
      "modified" : 1654589138000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654589172725172829,
      "uri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
      "syscollection" : "default"
    },
    "Title" : "Auto-vectorization and Helium",
    "Uri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "PrintableUri" : "https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "ClickUri" : "https://developer.arm.com/documentation/102095/0100/Auto-vectorization-and-Helium?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102095/0100/en/Auto-vectorization-and-Helium",
    "Excerpt" : "At optimization level -O1, auto-vectorization is disabled by default. ... -S arm_clip_f32.c In this example, using the -S option means that the compiler outputs the disassembly of the compiled ...",
    "FirstSentences" : "Auto-vectorization and Helium There are many different ways to write code that takes advantage of Helium technology. Writing hand-optimized assembly kernels, or C code containing Helium intrinsics ..."
  }, {
    "title" : "Example use cases",
    "uri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "clickUri" : "https://developer.arm.com/documentation/102418/0101/Example-use-cases?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "excerpt" : "Instead we generate a new random filesystem key. ... Only authentic images can be installed. ... The downloaded image is placed in memory and a request is issued to Secure state to install it.",
    "firstSentences" : "Example use cases In TrustZone in the processor and System Architecture, we introduced the TrustZone features in hardware and discussed the typical software stack that uses those features. In this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2658,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - TrustZone for AArch64",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - TrustZone for AArch64 ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "T3OTk5Ax66YnEPy4",
        "urihash" : "T3OTk5Ax66YnEPy4",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
        "systransactionid" : 899649,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654691034000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1654691078000,
        "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
        "syslanguage" : [ "English" ],
        "itemid" : "62a094da31ea212bb6622ea1",
        "transactionid" : 899649,
        "title" : "Learn the architecture - TrustZone for AArch64 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1654691078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654691078339777622,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654691049705,
        "syssize" : 4481,
        "sysdate" : 1654691078000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654691078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/?lang=en",
        "modified" : 1654691034000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654691078339777622,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - TrustZone for AArch64",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
    },
    "childResults" : [ {
      "title" : "Learn the architecture - TrustZone for AArch64",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62a094db31ea212bb6622eac",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "excerpt" : "Non-Conﬁdential Page 2 of 48 ... Document ID: 102418_0101_01_en Version 1.1 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102418_0101_01_en Learn the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - TrustZone for AArch64",
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - TrustZone for AArch64 ",
          "document_number" : "102418",
          "document_version" : "0101",
          "content_type" : "Guide",
          "systopparent" : "4915511",
          "sysurihash" : "T3OTk5Ax66YnEPy4",
          "urihash" : "T3OTk5Ax66YnEPy4",
          "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
          "systransactionid" : 899649,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1640044800000,
          "topparentid" : 4915511,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654691034000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1654691078000,
          "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
          "syslanguage" : [ "English" ],
          "itemid" : "62a094da31ea212bb6622ea1",
          "transactionid" : 899649,
          "title" : "Learn the architecture - TrustZone for AArch64 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1654691078000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102418:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654691078339777622,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4481,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654691049705,
          "syssize" : 4481,
          "sysdate" : 1654691078000,
          "haslayout" : "1",
          "topparent" : "4915511",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4915511,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654691078000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102418/0101/?lang=en",
          "modified" : 1654691034000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654691078339777622,
          "uri" : "https://developer.arm.com/documentation/102418/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - TrustZone for AArch64",
        "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - TrustZone for AArch64 ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "BSeRj05UbC9ñfKVn",
        "urihash" : "BSeRj05UbC9ñfKVn",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
        "keywords" : "b9c0e66, Learn the architecture",
        "systransactionid" : 899650,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "numberofpages" : 48,
        "sysconcepts" : "security state ; TrustZone ; address spaces ; execution environments ; vulnerability ; memories ; means ; controlling ; hypervisors ; virtualization ; protection ; device unique ; translation regimes ; software stacks ; arm ; System registers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4915511,
        "parentitem" : "62a094da31ea212bb6622ea1",
        "concepts" : "security state ; TrustZone ; address spaces ; execution environments ; vulnerability ; memories ; means ; controlling ; hypervisors ; virtualization ; protection ; device unique ; translation regimes ; software stacks ; arm ; System registers",
        "documenttype" : "pdf",
        "isattachment" : "4915511",
        "sysindexeddate" : 1654691079000,
        "permanentid" : "0e60479546d7f8bf77ab501096327cc2fce159e0a8a68ddc055e5b9e71fa",
        "syslanguage" : [ "English" ],
        "itemid" : "62a094db31ea212bb6622eac",
        "transactionid" : 899650,
        "title" : "Learn the architecture - TrustZone for AArch64 ",
        "subject" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "date" : 1654691079000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102418:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654691079822793552,
        "sysisattachment" : "4915511",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4915511,
        "size" : 1383313,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62a094db31ea212bb6622eac",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654691051668,
        "syssubject" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "syssize" : 1383313,
        "sysdate" : 1654691079000,
        "topparent" : "4915511",
        "author" : "Arm Ltd.",
        "label_version" : "1.1",
        "systopparentid" : 4915511,
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 1455,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654691079000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62a094db31ea212bb6622eac",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654691079822793552,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - TrustZone for AArch64",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62a094db31ea212bb6622eac",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/pdf/learn_the_architecture_-_trustzone_for_aarch64_102418_0101_01_en.pdf",
      "Excerpt" : "Non-Conﬁdential Page 2 of 48 ... Document ID: 102418_0101_01_en Version 1.1 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102418_0101_01_en Learn the ..."
    }, {
      "title" : "Learn the architecture - TrustZone for AArch64",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - TrustZone for AArch64 ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "T3OTk5Ax66YnEPy4",
        "urihash" : "T3OTk5Ax66YnEPy4",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
        "systransactionid" : 899649,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654691034000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1654691078000,
        "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
        "syslanguage" : [ "English" ],
        "itemid" : "62a094da31ea212bb6622ea1",
        "transactionid" : 899649,
        "title" : "Learn the architecture - TrustZone for AArch64 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1654691078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654691078339777622,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654691049705,
        "syssize" : 4481,
        "sysdate" : 1654691078000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654691078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/?lang=en",
        "modified" : 1654691034000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654691078339777622,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - TrustZone for AArch64",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "excerpt" : "EL3 is always in Secure state. ... No. ... A TZASC allows a memory to be partitioned into Secure and Non-secure regions. Check your knowledge b9c0e66Learn the architecture",
      "firstSentences" : "Check your knowledge The following questions help you test your knowledge. What are the Security states and physical address spaces in the Arm architecture? The Security states in the Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2658,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - TrustZone for AArch64",
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - TrustZone for AArch64 ",
          "document_number" : "102418",
          "document_version" : "0101",
          "content_type" : "Guide",
          "systopparent" : "4915511",
          "sysurihash" : "T3OTk5Ax66YnEPy4",
          "urihash" : "T3OTk5Ax66YnEPy4",
          "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
          "systransactionid" : 899649,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1640044800000,
          "topparentid" : 4915511,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654691034000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1654691078000,
          "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
          "syslanguage" : [ "English" ],
          "itemid" : "62a094da31ea212bb6622ea1",
          "transactionid" : 899649,
          "title" : "Learn the architecture - TrustZone for AArch64 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1654691078000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102418:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654691078339777622,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4481,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654691049705,
          "syssize" : 4481,
          "sysdate" : 1654691078000,
          "haslayout" : "1",
          "topparent" : "4915511",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4915511,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654691078000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102418/0101/?lang=en",
          "modified" : 1654691034000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654691078339777622,
          "uri" : "https://developer.arm.com/documentation/102418/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - TrustZone for AArch64",
        "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "qnvjf5i1Po3ouRgp",
        "urihash" : "qnvjf5i1Po3ouRgp",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
        "systransactionid" : 899649,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654691034000,
        "sysconcepts" : "physical address ; Non-secure state ; Arm architecture ; guidance ; cache ; hit ; Exception level ; memory ; determines",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4915511,
        "parentitem" : "62a094da31ea212bb6622ea1",
        "concepts" : "physical address ; Non-secure state ; Arm architecture ; guidance ; cache ; hit ; Exception level ; memory ; determines",
        "documenttype" : "html",
        "isattachment" : "4915511",
        "sysindexeddate" : 1654691078000,
        "permanentid" : "de6b3eaff5efbc76e83777601095144efd300cd89a4458ea395ad8b5acdd",
        "syslanguage" : [ "English" ],
        "itemid" : "62a094db31ea212bb6622ea9",
        "transactionid" : 899649,
        "title" : "Check your knowledge ",
        "products" : [ "Learn the architecture" ],
        "date" : 1654691078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654691078308058286,
        "sysisattachment" : "4915511",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4915511,
        "size" : 1260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654691049705,
        "syssize" : 1260,
        "sysdate" : 1654691078000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654691078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/Check-your-knowledge?lang=en",
        "modified" : 1654691034000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654691078308058286,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "Excerpt" : "EL3 is always in Secure state. ... No. ... A TZASC allows a memory to be partitioned into Secure and Non-secure regions. Check your knowledge b9c0e66Learn the architecture",
      "FirstSentences" : "Check your knowledge The following questions help you test your knowledge. What are the Security states and physical address spaces in the Arm architecture? The Security states in the Arm ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Example use cases ",
      "document_number" : "102418",
      "document_version" : "0101",
      "content_type" : "Guide",
      "systopparent" : "4915511",
      "sysurihash" : "oYG4AoPUm65S0jD8",
      "urihash" : "oYG4AoPUm65S0jD8",
      "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
      "systransactionid" : 899650,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1640044800000,
      "topparentid" : 4915511,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654691034000,
      "sysconcepts" : "filesystem ; encryption ; file system ; confidentiality ; TrustZone ; firmware images ; Secure state ; authentication ; off-chip flash ; on-chip memory ; controller ; checks pass",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4915511,
      "parentitem" : "62a094da31ea212bb6622ea1",
      "concepts" : "filesystem ; encryption ; file system ; confidentiality ; TrustZone ; firmware images ; Secure state ; authentication ; off-chip flash ; on-chip memory ; controller ; checks pass",
      "documenttype" : "html",
      "isattachment" : "4915511",
      "sysindexeddate" : 1654691080000,
      "permanentid" : "d63869478be6a085fa141b21f4bf3e1358e373d0cc91659cebd6af69d6d6",
      "syslanguage" : [ "English" ],
      "itemid" : "62a094db31ea212bb6622ea8",
      "transactionid" : 899650,
      "title" : "Example use cases ",
      "products" : [ "Learn the architecture" ],
      "date" : 1654691079000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "102418:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654691079988708246,
      "sysisattachment" : "4915511",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4915511,
      "size" : 4678,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Example-use-cases?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654691049705,
      "syssize" : 4678,
      "sysdate" : 1654691079000,
      "haslayout" : "1",
      "topparent" : "4915511",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4915511,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
      "wordcount" : 266,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0101-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654691080000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Example-use-cases?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102418/0101/Example-use-cases?lang=en",
      "modified" : 1654691034000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654691079988708246,
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
      "syscollection" : "default"
    },
    "Title" : "Example use cases",
    "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Example-use-cases?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Example-use-cases",
    "Excerpt" : "Instead we generate a new random filesystem key. ... Only authentic images can be installed. ... The downloaded image is placed in memory and a request is issued to Secure state to install it.",
    "FirstSentences" : "Example use cases In TrustZone in the processor and System Architecture, we introduced the TrustZone features in hardware and discussed the typical software stack that uses those features. In this ..."
  }, {
    "title" : "Check your knowledge",
    "uri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "printableUri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "clickUri" : "https://developer.arm.com/documentation/102467/0100/Check-your-knowledge?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "excerpt" : "Checking the definition shows this is indeed true. ... int8x8x3_t is a vector array type of three vectors of eight 8-bit signed integers. Check your knowledge 2adf7a0Neon",
    "firstSentences" : "Check your knowledge Read the following questions to check your knowledge. What is Neon? Neon is the implementation of the Advanced SIMD extension to the Arm architecture. All processors compliant ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2653,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
      "uri" : "https://developer.arm.com/documentation/102467/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102467/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
        "document_number" : "102467",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4528565",
        "sysurihash" : "iRz8z2q1jorO6eDJ",
        "urihash" : "iRz8z2q1jorO6eDJ",
        "sysuri" : "https://developer.arm.com/documentation/102467/0100/en",
        "systransactionid" : 971050,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646956800000,
        "topparentid" : 4528565,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663666580000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663666678000,
        "permanentid" : "fa62a81054e662d63621410086439919e47f732064a5112fd71ff540ba09",
        "syslanguage" : [ "English" ],
        "itemid" : "63298994defc2c309b712500",
        "transactionid" : 971050,
        "title" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
        "products" : [ "Learn the architectureNeon Intrinsics" ],
        "date" : 1663666677000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102467:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663666677927707426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663666588897,
        "syssize" : 4365,
        "sysdate" : 1663666677000,
        "haslayout" : "1",
        "topparent" : "4528565",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4528565,
        "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663666678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102467/0100/?lang=en",
        "modified" : 1663666580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663666677927707426,
        "uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
      "Uri" : "https://developer.arm.com/documentation/102467/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ..."
    },
    "childResults" : [ {
      "title" : "Example - RGB deinterleaving",
      "uri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "printableUri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "clickUri" : "https://developer.arm.com/documentation/102467/0100/Example---RGB-deinterleaving?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "excerpt" : "Why are we using it? uint8x16_t An array of 16 8-bit unsigned integers. ... It stores a full 128-bit register full of byte values. ... Example - RGB deinterleaving 2adf7a0Neon",
      "firstSentences" : "Example - RGB deinterleaving Consider a 24-bit RGB image where the image is an array of pixels, each with a red, blue, and green element. In memory, this could appear as shown in the diagram: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "document_number" : "102467",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4528565",
          "sysurihash" : "iRz8z2q1jorO6eDJ",
          "urihash" : "iRz8z2q1jorO6eDJ",
          "sysuri" : "https://developer.arm.com/documentation/102467/0100/en",
          "systransactionid" : 971050,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646956800000,
          "topparentid" : 4528565,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663666580000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663666678000,
          "permanentid" : "fa62a81054e662d63621410086439919e47f732064a5112fd71ff540ba09",
          "syslanguage" : [ "English" ],
          "itemid" : "63298994defc2c309b712500",
          "transactionid" : 971050,
          "title" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "products" : [ "Learn the architectureNeon Intrinsics" ],
          "date" : 1663666677000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Intrinsics" ],
          "document_id" : "102467:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663666677927707426,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663666588897,
          "syssize" : 4365,
          "sysdate" : 1663666677000,
          "haslayout" : "1",
          "topparent" : "4528565",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4528565,
          "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663666678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102467/0100/?lang=en",
          "modified" : 1663666580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663666677927707426,
          "uri" : "https://developer.arm.com/documentation/102467/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "Uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example - RGB deinterleaving ",
        "document_number" : "102467",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4528565",
        "sysurihash" : "ErEHOxpJGkavPdz0",
        "urihash" : "ErEHOxpJGkavPdz0",
        "sysuri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
        "systransactionid" : 971051,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646956800000,
        "topparentid" : 4528565,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663666580000,
        "sysconcepts" : "arrays ; deinterleaving ; memory ; pixels ; uint8 ; u8 ; registers ; alternating pattern ; uint8x16x3 ; intrinsics ; Arm Compiler ; instructions ; optimization ; Foundation Platform ; Community Edition",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4528565,
        "parentitem" : "63298994defc2c309b712500",
        "concepts" : "arrays ; deinterleaving ; memory ; pixels ; uint8 ; u8 ; registers ; alternating pattern ; uint8x16x3 ; intrinsics ; Arm Compiler ; instructions ; optimization ; Foundation Platform ; Community Edition",
        "documenttype" : "html",
        "isattachment" : "4528565",
        "sysindexeddate" : 1663666693000,
        "permanentid" : "0e7bb547c7ceb743334d8485957894837e9313e0e644f152687c20d84dab",
        "syslanguage" : [ "English" ],
        "itemid" : "63298994defc2c309b712505",
        "transactionid" : 971051,
        "title" : "Example - RGB deinterleaving ",
        "products" : [ "Learn the architectureNeon Intrinsics" ],
        "date" : 1663666693000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102467:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663666693057854519,
        "sysisattachment" : "4528565",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4528565,
        "size" : 3349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102467/0100/Example---RGB-deinterleaving?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663666588897,
        "syssize" : 3349,
        "sysdate" : 1663666693000,
        "haslayout" : "1",
        "topparent" : "4528565",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4528565,
        "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
        "wordcount" : 231,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663666693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/Example---RGB-deinterleaving?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102467/0100/Example---RGB-deinterleaving?lang=en",
        "modified" : 1663666580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663666693057854519,
        "uri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
        "syscollection" : "default"
      },
      "Title" : "Example - RGB deinterleaving",
      "Uri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "ClickUri" : "https://developer.arm.com/documentation/102467/0100/Example---RGB-deinterleaving?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Example---RGB-deinterleaving",
      "Excerpt" : "Why are we using it? uint8x16_t An array of 16 8-bit unsigned integers. ... It stores a full 128-bit register full of byte values. ... Example - RGB deinterleaving 2adf7a0Neon",
      "FirstSentences" : "Example - RGB deinterleaving Consider a 24-bit RGB image where the image is an array of pixels, each with a red, blue, and green element. In memory, this could appear as shown in the diagram: ..."
    }, {
      "title" : "Why Neon intrinsics",
      "uri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/102467/0100/Why-Neon-intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "excerpt" : "Why Neon intrinsics Intrinsics are functions whose precise implementation is known to a compiler. The Neon intrinsics are a set of C and C++ functions defined in arm_neon.h which are ...",
      "firstSentences" : "Why Neon intrinsics Intrinsics are functions whose precise implementation is known to a compiler. The Neon intrinsics are a set of C and C++ functions defined in arm_neon.h which are supported by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "document_number" : "102467",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4528565",
          "sysurihash" : "iRz8z2q1jorO6eDJ",
          "urihash" : "iRz8z2q1jorO6eDJ",
          "sysuri" : "https://developer.arm.com/documentation/102467/0100/en",
          "systransactionid" : 971050,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646956800000,
          "topparentid" : 4528565,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663666580000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663666678000,
          "permanentid" : "fa62a81054e662d63621410086439919e47f732064a5112fd71ff540ba09",
          "syslanguage" : [ "English" ],
          "itemid" : "63298994defc2c309b712500",
          "transactionid" : 971050,
          "title" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "products" : [ "Learn the architectureNeon Intrinsics" ],
          "date" : 1663666677000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Intrinsics" ],
          "document_id" : "102467:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663666677927707426,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663666588897,
          "syssize" : 4365,
          "sysdate" : 1663666677000,
          "haslayout" : "1",
          "topparent" : "4528565",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4528565,
          "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663666678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102467/0100/?lang=en",
          "modified" : 1663666580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663666677927707426,
          "uri" : "https://developer.arm.com/documentation/102467/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "Uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Why Neon intrinsics ",
        "document_number" : "102467",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4528565",
        "sysurihash" : "EmB1cHwjUeEqhRdl",
        "urihash" : "EmB1cHwjUeEqhRdl",
        "sysuri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
        "systransactionid" : 971051,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646956800000,
        "topparentid" : 4528565,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663666580000,
        "sysconcepts" : "Neon intrinsics ; assembly code ; compilers ; programmer ; arm ; complexity ; target ; performance improvement ; steeper learning ; execution state ; direct access ; Language Extensions ; pipeline optimization ; register allocation ; precise implementation ; reimplement",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4528565,
        "parentitem" : "63298994defc2c309b712500",
        "concepts" : "Neon intrinsics ; assembly code ; compilers ; programmer ; arm ; complexity ; target ; performance improvement ; steeper learning ; execution state ; direct access ; Language Extensions ; pipeline optimization ; register allocation ; precise implementation ; reimplement",
        "documenttype" : "html",
        "isattachment" : "4528565",
        "sysindexeddate" : 1663666692000,
        "permanentid" : "98a1ade843cfb31b29a8c6a5acb50d4f491b5faa64167e0a49aa2ac54238",
        "syslanguage" : [ "English" ],
        "itemid" : "63298994defc2c309b712504",
        "transactionid" : 971051,
        "title" : "Why Neon intrinsics ",
        "products" : [ "Learn the architectureNeon Intrinsics" ],
        "date" : 1663666692000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102467:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663666692627207575,
        "sysisattachment" : "4528565",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4528565,
        "size" : 1949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102467/0100/Why-Neon-intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663666588897,
        "syssize" : 1949,
        "sysdate" : 1663666692000,
        "haslayout" : "1",
        "topparent" : "4528565",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4528565,
        "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663666692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/Why-Neon-intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102467/0100/Why-Neon-intrinsics?lang=en",
        "modified" : 1663666580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663666692627207575,
        "uri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Why Neon intrinsics",
      "Uri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/102467/0100/Why-Neon-intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Why-Neon-intrinsics",
      "Excerpt" : "Why Neon intrinsics Intrinsics are functions whose precise implementation is known to a compiler. The Neon intrinsics are a set of C and C++ functions defined in arm_neon.h which are ...",
      "FirstSentences" : "Why Neon intrinsics Intrinsics are functions whose precise implementation is known to a compiler. The Neon intrinsics are a set of C and C++ functions defined in arm_neon.h which are supported by ..."
    }, {
      "title" : "What is Neon?",
      "uri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "printableUri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "clickUri" : "https://developer.arm.com/documentation/102467/0100/What-is-Neon-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "excerpt" : "What is Neon? Neon is the implementation of Arm\\u2019s Advanced SIMD architecture. The purpose of Neon is to accelerate data manipulation by providing: Thirty-two 128-bit vector ...",
      "firstSentences" : "What is Neon? Neon is the implementation of Arm\\u2019s Advanced SIMD architecture. The purpose of Neon is to accelerate data manipulation by providing: Thirty-two 128-bit vector registers, each ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "document_number" : "102467",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4528565",
          "sysurihash" : "iRz8z2q1jorO6eDJ",
          "urihash" : "iRz8z2q1jorO6eDJ",
          "sysuri" : "https://developer.arm.com/documentation/102467/0100/en",
          "systransactionid" : 971050,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646956800000,
          "topparentid" : 4528565,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663666580000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663666678000,
          "permanentid" : "fa62a81054e662d63621410086439919e47f732064a5112fd71ff540ba09",
          "syslanguage" : [ "English" ],
          "itemid" : "63298994defc2c309b712500",
          "transactionid" : 971050,
          "title" : "Learn the architecture - Optimizing C code with Neon intrinsics ",
          "products" : [ "Learn the architectureNeon Intrinsics" ],
          "date" : 1663666677000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Intrinsics" ],
          "document_id" : "102467:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663666677927707426,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663666588897,
          "syssize" : 4365,
          "sysdate" : 1663666677000,
          "haslayout" : "1",
          "topparent" : "4528565",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4528565,
          "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663666678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102467/0100/?lang=en",
          "modified" : 1663666580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663666677927707426,
          "uri" : "https://developer.arm.com/documentation/102467/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Optimizing C code with Neon intrinsics",
        "Uri" : "https://developer.arm.com/documentation/102467/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102467/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Optimizing C code with Neon intrinsics 1.0 Release information Issue Date Confidentiality Change 0100-01 11 March 2022 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is Neon? ",
        "document_number" : "102467",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4528565",
        "sysurihash" : "bVamEJQ9zEfWssA6",
        "urihash" : "bVamEJQ9zEfWssA6",
        "sysuri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
        "systransactionid" : 971051,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646956800000,
        "topparentid" : 4528565,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663666580000,
        "sysconcepts" : "AArch32 Neon see Introducing Neon ; image processing ; multiple lanes ; instructions ; programmers ; applications ; compiler ; libraries ; general discussion ; low-level access ; function calls ; automatically optimize ; vector registers ; Auto-vectorization",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4528565,
        "parentitem" : "63298994defc2c309b712500",
        "concepts" : "AArch32 Neon see Introducing Neon ; image processing ; multiple lanes ; instructions ; programmers ; applications ; compiler ; libraries ; general discussion ; low-level access ; function calls ; automatically optimize ; vector registers ; Auto-vectorization",
        "documenttype" : "html",
        "isattachment" : "4528565",
        "sysindexeddate" : 1663666692000,
        "permanentid" : "a189a5e7aa7731721c41ba4a1f8f6105d0921080afde15c966aa6fe8c865",
        "syslanguage" : [ "English" ],
        "itemid" : "63298994defc2c309b712503",
        "transactionid" : 971051,
        "title" : "What is Neon? ",
        "products" : [ "Learn the architectureNeon Intrinsics" ],
        "date" : 1663666692000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Intrinsics" ],
        "document_id" : "102467:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663666692584648448,
        "sysisattachment" : "4528565",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4528565,
        "size" : 1536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102467/0100/What-is-Neon-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663666588897,
        "syssize" : 1536,
        "sysdate" : 1663666692000,
        "haslayout" : "1",
        "topparent" : "4528565",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4528565,
        "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663666692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/What-is-Neon-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102467/0100/What-is-Neon-?lang=en",
        "modified" : 1663666580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663666692584648448,
        "uri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
        "syscollection" : "default"
      },
      "Title" : "What is Neon?",
      "Uri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "ClickUri" : "https://developer.arm.com/documentation/102467/0100/What-is-Neon-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/What-is-Neon-",
      "Excerpt" : "What is Neon? Neon is the implementation of Arm\\u2019s Advanced SIMD architecture. The purpose of Neon is to accelerate data manipulation by providing: Thirty-two 128-bit vector ...",
      "FirstSentences" : "What is Neon? Neon is the implementation of Arm\\u2019s Advanced SIMD architecture. The purpose of Neon is to accelerate data manipulation by providing: Thirty-two 128-bit vector registers, each ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Check your knowledge ",
      "document_number" : "102467",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4528565",
      "sysurihash" : "xmG4QjhuSbjj4ZdT",
      "urihash" : "xmG4QjhuSbjj4ZdT",
      "sysuri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
      "systransactionid" : 971051,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1646956800000,
      "topparentid" : 4528565,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663666580000,
      "sysconcepts" : "neon ; instructions ; arm ; arrays ; signed integers ; deinterleave ; mul ; int8x16 ; simplest option ; header file ; u2019s view ; SIMD extension ; remainder ; registers ; programmer",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4528565,
      "parentitem" : "63298994defc2c309b712500",
      "concepts" : "neon ; instructions ; arm ; arrays ; signed integers ; deinterleave ; mul ; int8x16 ; simplest option ; header file ; u2019s view ; SIMD extension ; remainder ; registers ; programmer",
      "documenttype" : "html",
      "isattachment" : "4528565",
      "sysindexeddate" : 1663666693000,
      "permanentid" : "b7b0b296e53eb49b4ebeb3a7b231c01d664a7334909cf2831f1afced08c4",
      "syslanguage" : [ "English" ],
      "itemid" : "63298994defc2c309b712508",
      "transactionid" : 971051,
      "title" : "Check your knowledge ",
      "products" : [ "Learn the architectureNeon Intrinsics" ],
      "date" : 1663666693000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Intrinsics" ],
      "document_id" : "102467:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663666693105067874,
      "sysisattachment" : "4528565",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4528565,
      "size" : 2060,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102467/0100/Check-your-knowledge?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663666588897,
      "syssize" : 2060,
      "sysdate" : 1663666693000,
      "haslayout" : "1",
      "topparent" : "4528565",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4528565,
      "content_description" : "This guide shows you how to use Neon intrinsics in your C, or C++, code to take advantage of the Advanced SIMD technology in the Armv8 architecture.",
      "wordcount" : 165,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663666693000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102467/0100/Check-your-knowledge?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102467/0100/Check-your-knowledge?lang=en",
      "modified" : 1663666580000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663666693105067874,
      "uri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
      "syscollection" : "default"
    },
    "Title" : "Check your knowledge",
    "Uri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "PrintableUri" : "https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "ClickUri" : "https://developer.arm.com/documentation/102467/0100/Check-your-knowledge?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102467/0100/en/Check-your-knowledge",
    "Excerpt" : "Checking the definition shows this is indeed true. ... int8x8x3_t is a vector array type of three vectors of eight 8-bit signed integers. Check your knowledge 2adf7a0Neon",
    "FirstSentences" : "Check your knowledge Read the following questions to check your knowledge. What is Neon? Neon is the implementation of the Advanced SIMD extension to the Arm architecture. All processors compliant ..."
  }, {
    "title" : "Learn the architecture - Understanding Armv9-A trace",
    "uri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632979d5defc2c309b7124cf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "firstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102856_0100_01_en Learn the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2653,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Understanding Armv9-A trace",
      "uri" : "https://developer.arm.com/documentation/102856/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102856/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Understanding Armv9-A trace ",
        "document_number" : "102856",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "5338121",
        "sysurihash" : "VcwD7hH7Wv02pq73",
        "urihash" : "VcwD7hH7Wv02pq73",
        "sysuri" : "https://developer.arm.com/documentation/102856/0100/en",
        "systransactionid" : 971017,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5338121,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663662549000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663662560000,
        "permanentid" : "7de128830868b195311ad2dc8bb64010771193dcb45698ab7250b0da8a8e",
        "syslanguage" : [ "English" ],
        "itemid" : "632979d5defc2c309b7124c6",
        "transactionid" : 971017,
        "title" : "Learn the architecture - Understanding Armv9-A trace ",
        "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
        "date" : 1663662560000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102856:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663662560657083668,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663662558253,
        "syssize" : 4362,
        "sysdate" : 1663662560000,
        "haslayout" : "1",
        "topparent" : "5338121",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5338121,
        "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663662560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102856/0100/?lang=en",
        "modified" : 1663662549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663662560657083668,
        "uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Understanding Armv9-A trace",
      "Uri" : "https://developer.arm.com/documentation/102856/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ..."
    },
    "childResults" : [ {
      "title" : "Example sytem",
      "uri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "printableUri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "clickUri" : "https://developer.arm.com/documentation/102856/0100/Example-sytem?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "excerpt" : "The trace data is sent off-chip through an ATB and CoreSight trace subsystem or an IMPLEMENTATION DEFINED ... If the TRBE is implemented and enabled, executing a TSB CSYNC instruction.",
      "firstSentences" : "Example sytem This section provides information about what an Armv9-A trace system looks like. To learn how the trace system of your target is implemented, read your target implementation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding Armv9-A trace",
        "uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102856/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding Armv9-A trace ",
          "document_number" : "102856",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "5338121",
          "sysurihash" : "VcwD7hH7Wv02pq73",
          "urihash" : "VcwD7hH7Wv02pq73",
          "sysuri" : "https://developer.arm.com/documentation/102856/0100/en",
          "systransactionid" : 971017,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646352000000,
          "topparentid" : 5338121,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663662549000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663662560000,
          "permanentid" : "7de128830868b195311ad2dc8bb64010771193dcb45698ab7250b0da8a8e",
          "syslanguage" : [ "English" ],
          "itemid" : "632979d5defc2c309b7124c6",
          "transactionid" : 971017,
          "title" : "Learn the architecture - Understanding Armv9-A trace ",
          "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
          "date" : 1663662560000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102856:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663662560657083668,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663662558253,
          "syssize" : 4362,
          "sysdate" : 1663662560000,
          "haslayout" : "1",
          "topparent" : "5338121",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5338121,
          "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663662560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102856/0100/?lang=en",
          "modified" : 1663662549000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663662560657083668,
          "uri" : "https://developer.arm.com/documentation/102856/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding Armv9-A trace",
        "Uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example sytem ",
        "document_number" : "102856",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "5338121",
        "sysurihash" : "np4KPI3R1ñjwWoLB",
        "urihash" : "np4KPI3R1ñjwWoLB",
        "sysuri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
        "systransactionid" : 971017,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5338121,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663662549000,
        "sysconcepts" : "trace unit ; TRBE ; targets ; implementations ; Armv9 ; FEAT ; looks ; PE ; interfaces ; CSYNC instruction ; external debugger ; translation ; close connection ; Controller ; Transitioning",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5338121,
        "parentitem" : "632979d5defc2c309b7124c6",
        "concepts" : "trace unit ; TRBE ; targets ; implementations ; Armv9 ; FEAT ; looks ; PE ; interfaces ; CSYNC instruction ; external debugger ; translation ; close connection ; Controller ; Transitioning",
        "documenttype" : "html",
        "isattachment" : "5338121",
        "sysindexeddate" : 1663662560000,
        "permanentid" : "d98002fc44b595e4cdd2107e933ee465c52a6fc95f227e93b2b448295c4d",
        "syslanguage" : [ "English" ],
        "itemid" : "632979d5defc2c309b7124cb",
        "transactionid" : 971017,
        "title" : "Example sytem ",
        "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
        "date" : 1663662560000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102856:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663662560749796519,
        "sysisattachment" : "5338121",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5338121,
        "size" : 3710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102856/0100/Example-sytem?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663662558253,
        "syssize" : 3710,
        "sysdate" : 1663662560000,
        "haslayout" : "1",
        "topparent" : "5338121",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5338121,
        "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663662560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/Example-sytem?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102856/0100/Example-sytem?lang=en",
        "modified" : 1663662549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663662560749796519,
        "uri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
        "syscollection" : "default"
      },
      "Title" : "Example sytem",
      "Uri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "ClickUri" : "https://developer.arm.com/documentation/102856/0100/Example-sytem?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/Example-sytem",
      "Excerpt" : "The trace data is sent off-chip through an ATB and CoreSight trace subsystem or an IMPLEMENTATION DEFINED ... If the TRBE is implemented and enabled, executing a TSB CSYNC instruction.",
      "FirstSentences" : "Example sytem This section provides information about what an Armv9-A trace system looks like. To learn how the trace system of your target is implemented, read your target implementation ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102856/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "excerpt" : "Next steps This guide desctibed ETE and TRBE and provided steps to capture and store trace data with ETE ... Through this guide you could learn what an Armv9-A trace system looks like and have ...",
      "firstSentences" : "Next steps This guide desctibed ETE and TRBE and provided steps to capture and store trace data with ETE and TRBE. Through this guide you could learn what an Armv9-A trace system looks like and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding Armv9-A trace",
        "uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102856/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding Armv9-A trace ",
          "document_number" : "102856",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "5338121",
          "sysurihash" : "VcwD7hH7Wv02pq73",
          "urihash" : "VcwD7hH7Wv02pq73",
          "sysuri" : "https://developer.arm.com/documentation/102856/0100/en",
          "systransactionid" : 971017,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646352000000,
          "topparentid" : 5338121,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663662549000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663662560000,
          "permanentid" : "7de128830868b195311ad2dc8bb64010771193dcb45698ab7250b0da8a8e",
          "syslanguage" : [ "English" ],
          "itemid" : "632979d5defc2c309b7124c6",
          "transactionid" : 971017,
          "title" : "Learn the architecture - Understanding Armv9-A trace ",
          "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
          "date" : 1663662560000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102856:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663662560657083668,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663662558253,
          "syssize" : 4362,
          "sysdate" : 1663662560000,
          "haslayout" : "1",
          "topparent" : "5338121",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5338121,
          "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663662560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102856/0100/?lang=en",
          "modified" : 1663662549000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663662560657083668,
          "uri" : "https://developer.arm.com/documentation/102856/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding Armv9-A trace",
        "Uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102856",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "5338121",
        "sysurihash" : "6OxHPNSLp78cyFNY",
        "urihash" : "6OxHPNSLp78cyFNY",
        "sysuri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
        "systransactionid" : 971017,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5338121,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663662549000,
        "sysconcepts" : "architecture ; TRBE ; ETE ; Manual Supplement Armv9 ; guides ; Arm ; trace ; Exploration tools ; system looks ; explanation",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5338121,
        "parentitem" : "632979d5defc2c309b7124c6",
        "concepts" : "architecture ; TRBE ; ETE ; Manual Supplement Armv9 ; guides ; Arm ; trace ; Exploration tools ; system looks ; explanation",
        "documenttype" : "html",
        "isattachment" : "5338121",
        "sysindexeddate" : 1663662560000,
        "permanentid" : "32acb290b4d541920399fa2e9de9d069c23873c2183d8797cc43552ca7a2",
        "syslanguage" : [ "English" ],
        "itemid" : "632979d5defc2c309b7124ce",
        "transactionid" : 971017,
        "title" : "Next steps ",
        "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
        "date" : 1663662560000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102856:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663662560717177058,
        "sysisattachment" : "5338121",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5338121,
        "size" : 638,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102856/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663662558253,
        "syssize" : 638,
        "sysdate" : 1663662560000,
        "haslayout" : "1",
        "topparent" : "5338121",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5338121,
        "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663662560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102856/0100/Next-steps?lang=en",
        "modified" : 1663662549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663662560717177058,
        "uri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102856/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide desctibed ETE and TRBE and provided steps to capture and store trace data with ETE ... Through this guide you could learn what an Armv9-A trace system looks like and have ...",
      "FirstSentences" : "Next steps This guide desctibed ETE and TRBE and provided steps to capture and store trace data with ETE and TRBE. Through this guide you could learn what an Armv9-A trace system looks like and ..."
    }, {
      "title" : "Learn the architecture - Understanding Armv9-A trace",
      "uri" : "https://developer.arm.com/documentation/102856/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102856/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2653,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Understanding Armv9-A trace ",
        "document_number" : "102856",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "5338121",
        "sysurihash" : "VcwD7hH7Wv02pq73",
        "urihash" : "VcwD7hH7Wv02pq73",
        "sysuri" : "https://developer.arm.com/documentation/102856/0100/en",
        "systransactionid" : 971017,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5338121,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663662549000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663662560000,
        "permanentid" : "7de128830868b195311ad2dc8bb64010771193dcb45698ab7250b0da8a8e",
        "syslanguage" : [ "English" ],
        "itemid" : "632979d5defc2c309b7124c6",
        "transactionid" : 971017,
        "title" : "Learn the architecture - Understanding Armv9-A trace ",
        "products" : [ "Learn the architectureArmv9-ACoreSight Architecture Specifications" ],
        "date" : 1663662560000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102856:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663662560657083668,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663662558253,
        "syssize" : 4362,
        "sysdate" : 1663662560000,
        "haslayout" : "1",
        "topparent" : "5338121",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5338121,
        "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663662560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102856/0100/?lang=en",
        "modified" : 1663662549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663662560657083668,
        "uri" : "https://developer.arm.com/documentation/102856/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Understanding Armv9-A trace",
      "Uri" : "https://developer.arm.com/documentation/102856/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102856/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 March 2022 Non-Confidential Initial release This document is ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Understanding Armv9-A trace ",
      "document_number" : "102856",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "5338121",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ñfOdS77e66v9xSBj",
      "urihash" : "ñfOdS77e66v9xSBj",
      "sysuri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
      "keywords" : "90e6e80, Armv9-A, CoreSight",
      "systransactionid" : 971017,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646352000000,
      "topparentid" : 5338121,
      "numberofpages" : 33,
      "sysconcepts" : "trace unit ; PE ; low-power state ; power domains ; instructions ; prohibited regions ; external debugger ; functionality ; Exception levels ; TRBE ; program flow ; translation ; authentication interfaces ; arm ; documentation ; ETE",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5338121,
      "parentitem" : "632979d5defc2c309b7124c6",
      "concepts" : "trace unit ; PE ; low-power state ; power domains ; instructions ; prohibited regions ; external debugger ; functionality ; Exception levels ; TRBE ; program flow ; translation ; authentication interfaces ; arm ; documentation ; ETE",
      "documenttype" : "pdf",
      "isattachment" : "5338121",
      "sysindexeddate" : 1663662561000,
      "permanentid" : "3b65b71282c70705d2f7c11b4801a34f160fa359251bf738db7d5c20903e",
      "syslanguage" : [ "English" ],
      "itemid" : "632979d5defc2c309b7124cf",
      "transactionid" : 971017,
      "title" : "Learn the architecture - Understanding Armv9-A trace ",
      "subject" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
      "date" : 1663662561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102856:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663662561421595161,
      "sysisattachment" : "5338121",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5338121,
      "size" : 401949,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632979d5defc2c309b7124cf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663662560246,
      "syssubject" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
      "syssize" : 401949,
      "sysdate" : 1663662561000,
      "topparent" : "5338121",
      "author" : "Arm Ltd.",
      "label_version" : "0100",
      "systopparentid" : 5338121,
      "content_description" : "This guide focuses on the Embedded Trace Extension (ETE) and the Trace Buffer Extension (TRBE).",
      "wordcount" : 1195,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663662561000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632979d5defc2c309b7124cf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663662561421595161,
      "uri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Understanding Armv9-A trace",
    "Uri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632979d5defc2c309b7124cf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102856/0100/en/pdf/learn_the_architecture_-_understanding_armv9-a_trace_102856_0100_01_en.pdf",
    "Excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "FirstSentences" : "Learn the architecture - Understanding Armv9-A trace Version 1.0 Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102856_0100_01_en Learn the ..."
  }, {
    "title" : "SystemReady Security Interface Extension certification",
    "uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "printableUri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "clickUri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "excerpt" : "SystemReady Security Interface Extension certification The SystemReady certification program ensures the ... To help you navigate the process, Arm provides the following support: This guide, ...",
    "firstSentences" : "SystemReady Security Interface Extension certification The SystemReady certification program ensures the highest possible standards for systems supporting off-the-shelf operating systems and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2651,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemReady Security Interface Extension User Guide",
      "uri" : "https://developer.arm.com/documentation/102872/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102872/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady Security Interface Extension User Guide ",
        "document_number" : "102872",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5268976",
        "sysurihash" : "GvñrwwqYfiDY8g9b",
        "urihash" : "GvñrwwqYfiDY8g9b",
        "sysuri" : "https://developer.arm.com/documentation/102872/0100/en",
        "systransactionid" : 893430,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653350400000,
        "topparentid" : 5268976,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653403542000,
        "sysconcepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653405026000,
        "permanentid" : "288d2949b1e610fec83e05f9fe16a12e2f3e74b8b2e5cf2986519b4e4808",
        "syslanguage" : [ "English" ],
        "itemid" : "628cef96dfaf015c2b76b8ef",
        "transactionid" : 893430,
        "title" : "SystemReady Security Interface Extension User Guide ",
        "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
        "date" : 1653405026000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102872:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653405026834534094,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653405023684,
        "syssize" : 4338,
        "sysdate" : 1653405026000,
        "haslayout" : "1",
        "topparent" : "5268976",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5268976,
        "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653405026000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102872/0100/?lang=en",
        "modified" : 1653405006000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653405026834534094,
        "uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady Security Interface Extension User Guide",
      "Uri" : "https://developer.arm.com/documentation/102872/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ..."
    },
    "childResults" : [ {
      "title" : "How the certification process works",
      "uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "printableUri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "clickUri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "excerpt" : "How the certification process works The Arm SystemReady Requirements Specification describes the ... The certification process includes the following steps: You make a certification request.",
      "firstSentences" : "How the certification process works The Arm SystemReady Requirements Specification describes the SystemReady certification process. The certification process includes the following steps: You make ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2651,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Security Interface Extension User Guide",
        "uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady Security Interface Extension User Guide ",
          "document_number" : "102872",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5268976",
          "sysurihash" : "GvñrwwqYfiDY8g9b",
          "urihash" : "GvñrwwqYfiDY8g9b",
          "sysuri" : "https://developer.arm.com/documentation/102872/0100/en",
          "systransactionid" : 893430,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653350400000,
          "topparentid" : 5268976,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653403542000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1653405026000,
          "permanentid" : "288d2949b1e610fec83e05f9fe16a12e2f3e74b8b2e5cf2986519b4e4808",
          "syslanguage" : [ "English" ],
          "itemid" : "628cef96dfaf015c2b76b8ef",
          "transactionid" : 893430,
          "title" : "SystemReady Security Interface Extension User Guide ",
          "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
          "date" : 1653405026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102872:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653405026834534094,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4338,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653405023684,
          "syssize" : 4338,
          "sysdate" : 1653405026000,
          "haslayout" : "1",
          "topparent" : "5268976",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5268976,
          "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653405026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102872/0100/?lang=en",
          "modified" : 1653405006000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653405026834534094,
          "uri" : "https://developer.arm.com/documentation/102872/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Security Interface Extension User Guide",
        "Uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "How the certification process works ",
        "document_number" : "102872",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5268976",
        "sysurihash" : "pGG7gkA6RDDQwAV3",
        "urihash" : "pGG7gkA6RDDQwAV3",
        "sysuri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
        "systransactionid" : 893430,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653350400000,
        "topparentid" : 5268976,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653403542000,
        "sysconcepts" : "Interface Extension ; certification process ; SystemReady ; Arm ; submission ; bands ; multiple times ; test logs ; Requirements Specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5268976,
        "parentitem" : "628cef96dfaf015c2b76b8ef",
        "concepts" : "Interface Extension ; certification process ; SystemReady ; Arm ; submission ; bands ; multiple times ; test logs ; Requirements Specification",
        "documenttype" : "html",
        "isattachment" : "5268976",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653405027000,
        "permanentid" : "bcbe29e64b97483128bdd6550e7f196580c3954a465678b5e406d2dbee53",
        "syslanguage" : [ "English" ],
        "itemid" : "628cef97dfaf015c2b76b8f4",
        "transactionid" : 893430,
        "title" : "How the certification process works ",
        "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
        "date" : 1653405027000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102872:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653405027463766824,
        "sysisattachment" : "5268976",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5268976,
        "size" : 915,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653405023684,
        "syssize" : 915,
        "sysdate" : 1653405027000,
        "haslayout" : "1",
        "topparent" : "5268976",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5268976,
        "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653405027000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102872/0100/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works?lang=en",
        "modified" : 1653405006000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653405027463766824,
        "uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
        "syscollection" : "default"
      },
      "Title" : "How the certification process works",
      "Uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "ClickUri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification/How-the-certification-process-works",
      "Excerpt" : "How the certification process works The Arm SystemReady Requirements Specification describes the ... The certification process includes the following steps: You make a certification request.",
      "FirstSentences" : "How the certification process works The Arm SystemReady Requirements Specification describes the SystemReady certification process. The certification process includes the following steps: You make ..."
    }, {
      "title" : "SystemReady Security Interface Extension User Guide",
      "uri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/628cef97dfaf015c2b76b90b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "excerpt" : "Document ID: 102872_0100_01_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "SystemReady Security Interface Extension Version 1.0 User Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102872_0100_01_en SystemReady Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2651,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Security Interface Extension User Guide",
        "uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady Security Interface Extension User Guide ",
          "document_number" : "102872",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5268976",
          "sysurihash" : "GvñrwwqYfiDY8g9b",
          "urihash" : "GvñrwwqYfiDY8g9b",
          "sysuri" : "https://developer.arm.com/documentation/102872/0100/en",
          "systransactionid" : 893430,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653350400000,
          "topparentid" : 5268976,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653403542000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1653405026000,
          "permanentid" : "288d2949b1e610fec83e05f9fe16a12e2f3e74b8b2e5cf2986519b4e4808",
          "syslanguage" : [ "English" ],
          "itemid" : "628cef96dfaf015c2b76b8ef",
          "transactionid" : 893430,
          "title" : "SystemReady Security Interface Extension User Guide ",
          "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
          "date" : 1653405026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102872:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653405026834534094,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4338,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653405023684,
          "syssize" : 4338,
          "sysdate" : 1653405026000,
          "haslayout" : "1",
          "topparent" : "5268976",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5268976,
          "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653405026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102872/0100/?lang=en",
          "modified" : 1653405006000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653405026834534094,
          "uri" : "https://developer.arm.com/documentation/102872/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Security Interface Extension User Guide",
        "Uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady Security Interface Extension User Guide ",
        "document_number" : "102872",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5268976",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "4BSNiUHuiVLdl0bl",
        "urihash" : "4BSNiUHuiVLdl0bl",
        "sysuri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
        "keywords" : "ca0ecb4, HPC",
        "systransactionid" : 893430,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1653350400000,
        "topparentid" : 5268976,
        "numberofpages" : 27,
        "sysconcepts" : "firmware ; storage devices ; certification ; platform-specific ; log files ; secure boot ; Interface Extension ; Arm SystemReady ; test keys ; ACS image ; host machine ; third party ; submission ; hypervisors ; authenticated variables ; TCG2 protocol",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5268976,
        "parentitem" : "628cef96dfaf015c2b76b8ef",
        "concepts" : "firmware ; storage devices ; certification ; platform-specific ; log files ; secure boot ; Interface Extension ; Arm SystemReady ; test keys ; ACS image ; host machine ; third party ; submission ; hypervisors ; authenticated variables ; TCG2 protocol",
        "documenttype" : "pdf",
        "isattachment" : "5268976",
        "sysindexeddate" : 1653405027000,
        "permanentid" : "b91e799aa5a614c2e61152c4c55ca7b513df276605fc301b40a25a6999e8",
        "syslanguage" : [ "English" ],
        "itemid" : "628cef97dfaf015c2b76b90b",
        "transactionid" : 893430,
        "title" : "SystemReady Security Interface Extension User Guide ",
        "subject" : "abstract",
        "date" : 1653405027000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102872:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653405027220106643,
        "sysisattachment" : "5268976",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5268976,
        "size" : 412721,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/628cef97dfaf015c2b76b90b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653405026022,
        "syssubject" : "abstract",
        "syssize" : 412721,
        "sysdate" : 1653405027000,
        "topparent" : "5268976",
        "author" : "Arm Ltd.",
        "label_version" : "1.0",
        "systopparentid" : 5268976,
        "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
        "wordcount" : 1002,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653405027000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/628cef97dfaf015c2b76b90b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653405027220106643,
        "uri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "SystemReady Security Interface Extension User Guide",
      "Uri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/628cef97dfaf015c2b76b90b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/pdf/systemready_security_interface_extension_user_guide_102872_0100_01_en.pdf",
      "Excerpt" : "Document ID: 102872_0100_01_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "SystemReady Security Interface Extension Version 1.0 User Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102872_0100_01_en SystemReady Security ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/102872/0100/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "excerpt" : "Introduction This guide provides an overview of the certification and test process for the Arm SystemReady ... Arm SystemReady is a set of standards and a compliance certification program that ...",
      "firstSentences" : "Introduction This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension. Arm SystemReady is a set of standards and a compliance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2651,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Security Interface Extension User Guide",
        "uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady Security Interface Extension User Guide ",
          "document_number" : "102872",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5268976",
          "sysurihash" : "GvñrwwqYfiDY8g9b",
          "urihash" : "GvñrwwqYfiDY8g9b",
          "sysuri" : "https://developer.arm.com/documentation/102872/0100/en",
          "systransactionid" : 893430,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653350400000,
          "topparentid" : 5268976,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653403542000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "documentation ; arm ; express ; implementations ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1653405026000,
          "permanentid" : "288d2949b1e610fec83e05f9fe16a12e2f3e74b8b2e5cf2986519b4e4808",
          "syslanguage" : [ "English" ],
          "itemid" : "628cef96dfaf015c2b76b8ef",
          "transactionid" : 893430,
          "title" : "SystemReady Security Interface Extension User Guide ",
          "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
          "date" : 1653405026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102872:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653405026834534094,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4338,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653405023684,
          "syssize" : 4338,
          "sysdate" : 1653405026000,
          "haslayout" : "1",
          "topparent" : "5268976",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5268976,
          "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653405026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102872/0100/?lang=en",
          "modified" : 1653405006000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653405026834534094,
          "uri" : "https://developer.arm.com/documentation/102872/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Security Interface Extension User Guide",
        "Uri" : "https://developer.arm.com/documentation/102872/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102872/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Security Interface Extension User Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 24 May 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "102872",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5268976",
        "sysurihash" : "HðAñtqJPZVx1N4vU",
        "urihash" : "HðAñtqJPZVx1N4vU",
        "sysuri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
        "systransactionid" : 893430,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653350400000,
        "topparentid" : 5268976,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653403542000,
        "sysconcepts" : "Arm SystemReady ; certification program ; security interfaces ; standards ; UEFI capsule ; authenticated variables ; stamp logo ; IoT edge ; off-the-shelf operating ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 5268976,
        "parentitem" : "628cef96dfaf015c2b76b8ef",
        "concepts" : "Arm SystemReady ; certification program ; security interfaces ; standards ; UEFI capsule ; authenticated variables ; stamp logo ; IoT edge ; off-the-shelf operating ; interoperability",
        "documenttype" : "html",
        "isattachment" : "5268976",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653405027000,
        "permanentid" : "c7ab0a33eec77bbcd4137bcb1584417817cb8560ff07ebb41c53a4555c78",
        "syslanguage" : [ "English" ],
        "itemid" : "628cef97dfaf015c2b76b8f1",
        "transactionid" : 893430,
        "title" : "Introduction ",
        "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
        "date" : 1653405027000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102872:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653405027241555732,
        "sysisattachment" : "5268976",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5268976,
        "size" : 1190,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102872/0100/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653405023684,
        "syssize" : 1190,
        "sysdate" : 1653405027000,
        "haslayout" : "1",
        "topparent" : "5268976",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5268976,
        "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653405027000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102872/0100/Introduction?lang=en",
        "modified" : 1653405006000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653405027241555732,
        "uri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/102872/0100/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/Introduction",
      "Excerpt" : "Introduction This guide provides an overview of the certification and test process for the Arm SystemReady ... Arm SystemReady is a set of standards and a compliance certification program that ...",
      "FirstSentences" : "Introduction This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension. Arm SystemReady is a set of standards and a compliance ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SystemReady Security Interface Extension certification ",
      "document_number" : "102872",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5268976",
      "sysurihash" : "YLluT8GkQkbðnSpw",
      "urihash" : "YLluT8GkQkbðnSpw",
      "sysuri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
      "systransactionid" : 893430,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1653350400000,
      "topparentid" : 5268976,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1653403542000,
      "sysconcepts" : "Arm SystemReady ; Security Interface Extension ; supporting ; mailing list ; Requirements Specification ; report templates ; forms ; checklists",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
      "attachmentparentid" : 5268976,
      "parentitem" : "628cef96dfaf015c2b76b8ef",
      "concepts" : "Arm SystemReady ; Security Interface Extension ; supporting ; mailing list ; Requirements Specification ; report templates ; forms ; checklists",
      "documenttype" : "html",
      "isattachment" : "5268976",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1653405027000,
      "permanentid" : "b293e369b366b0cf6e4788acfd5729e42d5677eaafccd64eab9cd2209451",
      "syslanguage" : [ "English" ],
      "itemid" : "628cef97dfaf015c2b76b8f3",
      "transactionid" : 893430,
      "title" : "SystemReady Security Interface Extension certification ",
      "products" : [ "SystemReady ES", "SystemReady SR", "SystemReady IR" ],
      "date" : 1653405027000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "102872:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653405027502176610,
      "sysisattachment" : "5268976",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5268976,
      "size" : 924,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653405023684,
      "syssize" : 924,
      "sysdate" : 1653405027000,
      "haslayout" : "1",
      "topparent" : "5268976",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5268976,
      "content_description" : "This guide provides an overview of the certification and test process for the Arm SystemReady Security Interface Extension.",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653405027000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102872/0100/SystemReady-Security-Interface-Extension-certification?lang=en",
      "modified" : 1653405006000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653405027502176610,
      "uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
      "syscollection" : "default"
    },
    "Title" : "SystemReady Security Interface Extension certification",
    "Uri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "PrintableUri" : "https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "ClickUri" : "https://developer.arm.com/documentation/102872/0100/SystemReady-Security-Interface-Extension-certification?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102872/0100/en/SystemReady-Security-Interface-Extension-certification",
    "Excerpt" : "SystemReady Security Interface Extension certification The SystemReady certification program ensures the ... To help you navigate the process, Arm provides the following support: This guide, ...",
    "FirstSentences" : "SystemReady Security Interface Extension certification The SystemReady certification program ensures the highest possible standards for systems supporting off-the-shelf operating systems and ..."
  }, {
    "title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2646,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "M1f4Ydk8KosWgSNu",
        "urihash" : "M1f4Ydk8KosWgSNu",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317543000,
        "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5283e60c5c768e2de9",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317543000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317543319660332,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 4796,
        "sysdate" : 1656317543000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317543000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317543319660332,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "Ik7xxMzjKcgP9dsT",
        "urihash" : "Ik7xxMzjKcgP9dsT",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "f133f91e8ff5a9edaf6dd96c7da38fa1392e19a31457e2391617f91446c1",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd6",
        "transactionid" : 909525,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545074517644,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 611,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545074517644,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "caAZuyApAIEEDKIa",
        "urihash" : "caAZuyApAIEEDKIa",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "75dffc470ca09c1dfe627c227d1dd604fe7ddb50ff556d354e9bfc5e7f31",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fda",
        "transactionid" : 909525,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545038937465,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 160,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Revisions?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545038937465,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C"
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "IW9jpxLSzYfKP1nW",
        "urihash" : "IW9jpxLSzYfKP1nW",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "3e4ad9c1ce3a8206a521f4df628f7612d1f040a34f77cb4d1335138dba85",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd7",
        "transactionid" : 909525,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545000796466,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 1525,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 1525,
        "sysdate" : 1656317544000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545000796466,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    } ],
    "totalNumberOfChildResults" : 379,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "document_number" : "101968",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4839682",
      "sysauthor" : "ARM",
      "sysurihash" : "y2jOH7DLEoJPwq0M",
      "urihash" : "y2jOH7DLEoJPwq0M",
      "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4839682,
      "numberofpages" : 704,
      "sysconcepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4839682,
      "parentitem" : "6193dd5283e60c5c768e2de9",
      "concepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "documenttype" : "pdf",
      "isattachment" : "4839682",
      "sysindexeddate" : 1656317547000,
      "permanentid" : "4410f0409efbc466f0643242f4c5515c7ec98115d4809e279897d04fc680",
      "syslanguage" : [ "English" ],
      "itemid" : "6193dd5883e60c5c768e3021",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1656317546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101968:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317546643220433,
      "sysisattachment" : "4839682",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4839682,
      "size" : 2848275,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317536230,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2848275,
      "sysdate" : 1656317546000,
      "topparent" : "4839682",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4839682,
      "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317547000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317546643220433,
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ..."
  }, {
    "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2646,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "1l4MAokYiOUqGvKJ",
        "urihash" : "1l4MAokYiOUqGvKJ",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "416959e4045eb64863ebefcbe66f959d3b23f8ab3d9f82dd5f0f815b2d7c",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801d",
        "transactionid" : 909525,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539300048609,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 335,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 335,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539300048609,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "gQlTwKMZAZscnNKl",
        "urihash" : "gQlTwKMZAZscnNKl",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "3eb2f35489a2e4de5f5874ed851164c729b64a5f8f6bde08acb17bf6fce0",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801f",
        "transactionid" : 909525,
        "title" : "Register summary ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539263368760,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 577,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Register-summary?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539263368760,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101970",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4840184",
      "sysauthor" : "ARM",
      "sysurihash" : "SWFzfpNUi36cR7Se",
      "urihash" : "SWFzfpNUi36cR7Se",
      "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4840184,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4840184,
      "parentitem" : "6193c80ef45f0b1fbf3a8014",
      "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "4840184",
      "sysindexeddate" : 1656317539000,
      "permanentid" : "bc002ccc1d7e7b14b6c85df13c05e0d65b0bd773e48920e6dcb57d8170dd",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c80ef45f0b1fbf3a8025",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1656317539000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101970:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317539584297524,
      "sysisattachment" : "4840184",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4840184,
      "size" : 384731,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317521743,
      "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 384731,
      "sysdate" : 1656317539000,
      "topparent" : "4840184",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4840184,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 728,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317539000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317539584297524,
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ..."
  }, {
    "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb3f4d31ea212bb66253b1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "excerpt" : "Change ... Issue: 19 ... First early access release for r1p1 ... First Non-Conﬁdental release for r1p2 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 19 101606_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2646,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101606/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101606/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101606",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5291298",
        "sysurihash" : "jTFVafhbmY0OEvvN",
        "urihash" : "jTFVafhbmY0OEvvN",
        "sysuri" : "https://developer.arm.com/documentation/101606/0102/en",
        "systransactionid" : 988494,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5291298,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438605000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1665584845000,
        "permanentid" : "9d0d643fb41046a35b59cae1e1de31b64982e5d470efe4c48d6ff7804d83",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3f4d31ea212bb662539c",
        "transactionid" : 988494,
        "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1665584845000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101606:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665584845404072274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665584837026,
        "syssize" : 4969,
        "sysdate" : 1665584845000,
        "haslayout" : "1",
        "topparent" : "5291298",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5291298,
        "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 332,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-19",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665584845000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101606/0102/?lang=en",
        "modified" : 1656438605000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665584845404072274,
        "uri" : "https://developer.arm.com/documentation/101606/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101606/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0",
      "uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "printableUri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "clickUri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "excerpt" : "0b0001 SVE2 RAX1 instruction is implemented. ... xxxx [3:0] SVEver Indicates support for SVE version 2. ... return ID_AA64ZFR0_EL1;\\nelsif PSTATE.EL == EL3 then\\n return ID_AA64ZFR0_EL1; ID_ ...",
      "firstSentences" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0 Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when the AArch64-ID_AA64PFR0_EL1.SVE field is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101606/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101606/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101606",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5291298",
          "sysurihash" : "jTFVafhbmY0OEvvN",
          "urihash" : "jTFVafhbmY0OEvvN",
          "sysuri" : "https://developer.arm.com/documentation/101606/0102/en",
          "systransactionid" : 988494,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5291298,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656438605000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665584845000,
          "permanentid" : "9d0d643fb41046a35b59cae1e1de31b64982e5d470efe4c48d6ff7804d83",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb3f4d31ea212bb662539c",
          "transactionid" : 988494,
          "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Arm Cortex-A510 Core" ],
          "date" : 1665584845000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101606:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665584845404072274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665584837026,
          "syssize" : 4969,
          "sysdate" : 1665584845000,
          "haslayout" : "1",
          "topparent" : "5291298",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5291298,
          "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 332,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-19",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665584845000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101606/0102/?lang=en",
          "modified" : 1656438605000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1665584845404072274,
          "uri" : "https://developer.arm.com/documentation/101606/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101606/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0 ",
        "document_number" : "101606",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5291298",
        "sysurihash" : "zIfs4UlaNu2dI0Yq",
        "urihash" : "zIfs4UlaNu2dI0Yq",
        "sysuri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
        "systransactionid" : 910250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5291298,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438605000,
        "sysconcepts" : "registers ; ID ; Note Prior ; architecture ; Cryptographic extensions ; instructions ; reset ; non-optional SVE2 ; Access type ; group Identification ; general information ; introduction of the features",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5291298,
        "parentitem" : "62bb3f4d31ea212bb662539c",
        "concepts" : "registers ; ID ; Note Prior ; architecture ; Cryptographic extensions ; instructions ; reset ; non-optional SVE2 ; Access type ; group Identification ; general information ; introduction of the features",
        "documenttype" : "html",
        "isattachment" : "5291298",
        "sysindexeddate" : 1656438651000,
        "permanentid" : "d8c832abe30bd308c71d943c2fc37652c5629105538908e865e144de5c15",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3f4d31ea212bb66253a8",
        "transactionid" : 910250,
        "title" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0 ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1656438651000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101606:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438651168934296,
        "sysisattachment" : "5291298",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5291298,
        "size" : 3488,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438618488,
        "syssize" : 3488,
        "sysdate" : 1656438651000,
        "haslayout" : "1",
        "topparent" : "5291298",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5291298,
        "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-19",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0?lang=en",
        "modified" : 1656438605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656438651168934296,
        "uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0",
      "Uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0",
      "Excerpt" : "0b0001 SVE2 RAX1 instruction is implemented. ... xxxx [3:0] SVEver Indicates support for SVE version 2. ... return ID_AA64ZFR0_EL1;\\nelsif PSTATE.EL == EL3 then\\n return ID_AA64ZFR0_EL1; ID_ ...",
      "FirstSentences" : "ID_AA64ZFR0_EL1, SVE Feature ID register 0 Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when the AArch64-ID_AA64PFR0_EL1.SVE field is ..."
    }, {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5",
      "uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "printableUri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "clickUri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA256H, SHA256H2, ... xxxx Figure 2. ... else\\n return ID_ISAR5_EL1;\\nelsif PSTATE.EL == EL2 then\\n return ID_ISAR5_EL1;\\ ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5 Provides information about the instruction sets implemented by the PE in AArch32 state. Must be interpreted with AArch64-ID_ISAR0_EL1, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101606/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101606/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101606",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5291298",
          "sysurihash" : "jTFVafhbmY0OEvvN",
          "urihash" : "jTFVafhbmY0OEvvN",
          "sysuri" : "https://developer.arm.com/documentation/101606/0102/en",
          "systransactionid" : 988494,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5291298,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656438605000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665584845000,
          "permanentid" : "9d0d643fb41046a35b59cae1e1de31b64982e5d470efe4c48d6ff7804d83",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb3f4d31ea212bb662539c",
          "transactionid" : 988494,
          "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Arm Cortex-A510 Core" ],
          "date" : 1665584845000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101606:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665584845404072274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665584837026,
          "syssize" : 4969,
          "sysdate" : 1665584845000,
          "haslayout" : "1",
          "topparent" : "5291298",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5291298,
          "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 332,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-19",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665584845000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101606/0102/?lang=en",
          "modified" : 1656438605000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1665584845404072274,
          "uri" : "https://developer.arm.com/documentation/101606/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101606/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101606/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5 ",
        "document_number" : "101606",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5291298",
        "sysurihash" : "RMF3mKZ257Z3mZN7",
        "urihash" : "RMF3mKZ257Z3mZN7",
        "sysuri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
        "systransactionid" : 910250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5291298,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438605000,
        "sysconcepts" : "id ; registers ; architecture ; Cryptographic extensions ; AArch32 state ; instructions ; HaveAnyAArch32 ; reset ; configurations ; group Identification ; Reference Manual Armv8 ; general information ; assignments",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5291298,
        "parentitem" : "62bb3f4d31ea212bb662539c",
        "concepts" : "id ; registers ; architecture ; Cryptographic extensions ; AArch32 state ; instructions ; HaveAnyAArch32 ; reset ; configurations ; group Identification ; Reference Manual Armv8 ; general information ; assignments",
        "documenttype" : "html",
        "isattachment" : "5291298",
        "sysindexeddate" : 1656438651000,
        "permanentid" : "75136c7b51a77dbfe8b0c76deaef87ef41a3564ce38c299d5e19ba319e15",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3f4d31ea212bb66253a9",
        "transactionid" : 910250,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5 ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1656438651000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101606:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438651124705903,
        "sysisattachment" : "5291298",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5291298,
        "size" : 3640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438618488,
        "syssize" : 3640,
        "sysdate" : 1656438651000,
        "haslayout" : "1",
        "topparent" : "5291298",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5291298,
        "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-19",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5?lang=en",
        "modified" : 1656438605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656438651124705903,
        "uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5",
      "Uri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "ClickUri" : "https://developer.arm.com/documentation/101606/0102/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/Cryptographic-extension-support-in-the-Cortex-A510--core--/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5",
      "Excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA256H, SHA256H2, ... xxxx Figure 2. ... else\\n return ID_ISAR5_EL1;\\nelsif PSTATE.EL == EL2 then\\n return ID_ISAR5_EL1;\\ ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5 Provides information about the instruction sets implemented by the PE in AArch32 state. Must be interpreted with AArch64-ID_ISAR0_EL1, ..."
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101606",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5291298",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "85DjtitvdVWESQ1B",
      "urihash" : "85DjtitvdVWESQ1B",
      "sysuri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
      "systransactionid" : 910250,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5291298,
      "numberofpages" : 22,
      "sysconcepts" : "documentation ; arm ; system failure ; cryptographic instructions ; export laws ; third party ; languages ; meanings ; confidentiality ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; instructions ; range maintenance",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5291298,
      "parentitem" : "62bb3f4d31ea212bb662539c",
      "concepts" : "documentation ; arm ; system failure ; cryptographic instructions ; export laws ; third party ; languages ; meanings ; confidentiality ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; instructions ; range maintenance",
      "documenttype" : "pdf",
      "isattachment" : "5291298",
      "sysindexeddate" : 1656438652000,
      "permanentid" : "2742b28f2c51e45418cfbbee4bd5e955692a10b3208d11d1c141f8d3e07c",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb3f4d31ea212bb66253b1",
      "transactionid" : 910250,
      "title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the\n\t\t\tKlein core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "date" : 1656438652000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101606:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
      "audience" : [ "softwareDevelopers", "socDesigners" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656438652918049784,
      "sysisattachment" : "5291298",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5291298,
      "size" : 355359,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb3f4d31ea212bb66253b1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656438620894,
      "syssubject" : "This document describes the optional cryptographic features of the\n\t\t\tKlein core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "syssize" : 355359,
      "sysdate" : 1656438652000,
      "topparent" : "5291298",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5291298,
      "content_description" : "This document describes the optional cryptographic features of the Klein core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 884,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656438652000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb3f4d31ea212bb66253b1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656438652918049784,
      "uri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb3f4d31ea212bb66253b1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0102/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0102_19_en.pdf",
    "Excerpt" : "Change ... Issue: 19 ... First early access release for r1p1 ... First Non-Conﬁdental release for r1p2 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 19 101606_ ..."
  }, {
    "title" : "Arm CortexA510 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb3e4bb334256d9ea8d26f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "excerpt" : "Date ... Change ... Issue: 21 ... First early access release for r0p1 ... First early access release for r0p2 ... First limited access release for r1p0 ... First early access release for r1p1",
    "firstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 21 101604_0102_21_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2646,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101604/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA510 Core Technical Reference Manual ",
        "document_number" : "101604",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293728",
        "sysurihash" : "RvñQNtN7CtZElR8L",
        "urihash" : "RvñQNtN7CtZElR8L",
        "sysuri" : "https://developer.arm.com/documentation/101604/0102/en",
        "systransactionid" : 988499,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293728,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438331000,
        "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1665584968000,
        "permanentid" : "feebf343102f186e493bf1160ad0a2e6cfe0087bab5433b84767f096568f",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3e3bb334256d9ea8cf59",
        "transactionid" : 988499,
        "title" : "Arm CortexA510 Core Technical Reference Manual ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1665584968000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101604:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665584968242657999,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4987,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665584954035,
        "syssize" : 4987,
        "sysdate" : 1665584968000,
        "haslayout" : "1",
        "topparent" : "5293728",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293728,
        "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-21",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665584968000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0102/?lang=en",
        "modified" : 1656438331000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665584968242657999,
        "uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101604/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1",
      "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "excerpt" : "Defined values are: 0b0000 Generic Authentication using an IMPLEMENTATION DEFINED ... xxxx [11:8] API Indicates whether an IMPLEMENTATION DEFINED algorithm is implemented in the PE for address ...",
      "firstSentences" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1 Provides information about the features and instructions implemented in AArch64 state. For general information about the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA510 Core Technical Reference Manual ",
          "document_number" : "101604",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5293728",
          "sysurihash" : "RvñQNtN7CtZElR8L",
          "urihash" : "RvñQNtN7CtZElR8L",
          "sysuri" : "https://developer.arm.com/documentation/101604/0102/en",
          "systransactionid" : 988499,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5293728,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656438331000,
          "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665584968000,
          "permanentid" : "feebf343102f186e493bf1160ad0a2e6cfe0087bab5433b84767f096568f",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb3e3bb334256d9ea8cf59",
          "transactionid" : 988499,
          "title" : "Arm CortexA510 Core Technical Reference Manual ",
          "products" : [ "Arm Cortex-A510 Core" ],
          "date" : 1665584968000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101604:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665584968242657999,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4987,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665584954035,
          "syssize" : 4987,
          "sysdate" : 1665584968000,
          "haslayout" : "1",
          "topparent" : "5293728",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5293728,
          "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-21",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665584968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0102/?lang=en",
          "modified" : 1656438331000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1665584968242657999,
          "uri" : "https://developer.arm.com/documentation/101604/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1 ",
        "document_number" : "101604",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293728",
        "sysurihash" : "iFW1EvNTQQsdSkD7",
        "urihash" : "iFW1EvNTQQsdSkD7",
        "sysuri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293728,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438331000,
        "sysconcepts" : "ID ; architecture ; registers ; instructions ; Pointer Authentication ; AArch64 state ; algorithm ; reset ; precision floating ; JavaScript conversion ; generic code ; group Identification ; general information",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5293728,
        "parentitem" : "62bb3e3bb334256d9ea8cf59",
        "concepts" : "ID ; architecture ; registers ; instructions ; Pointer Authentication ; AArch64 state ; algorithm ; reset ; precision floating ; JavaScript conversion ; generic code ; group Identification ; general information",
        "documenttype" : "html",
        "isattachment" : "5293728",
        "sysindexeddate" : 1656438435000,
        "permanentid" : "65f4f1b007f69a8b1190eadb287a57deaf4b3c8fe1827b59da19ec3ae03f",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3e44b334256d9ea8d022",
        "transactionid" : 910248,
        "title" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1 ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1656438434000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101604:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438434927117236,
        "sysisattachment" : "5293728",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5293728,
        "size" : 5356,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438408806,
        "syssize" : 5356,
        "sysdate" : 1656438434000,
        "haslayout" : "1",
        "topparent" : "5293728",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293728,
        "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 263,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-21",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0102/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1?lang=en",
        "modified" : 1656438331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656438434927117236,
        "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1",
      "Uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Identification-registers-summary/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1",
      "Excerpt" : "Defined values are: 0b0000 Generic Authentication using an IMPLEMENTATION DEFINED ... xxxx [11:8] API Indicates whether an IMPLEMENTATION DEFINED algorithm is implemented in the PE for address ...",
      "FirstSentences" : "ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1 Provides information about the features and instructions implemented in AArch64 state. For general information about the ..."
    }, {
      "title" : "TRCIDR9, ID Register 9",
      "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "printableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "clickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "excerpt" : "TRCIDR9, ID Register 9 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. ... AArch64_trcidr9 bit assignments Table 1.",
      "firstSentences" : "TRCIDR9, ID Register 9 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 64 Functional group Trace registers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA510 Core Technical Reference Manual ",
          "document_number" : "101604",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5293728",
          "sysurihash" : "RvñQNtN7CtZElR8L",
          "urihash" : "RvñQNtN7CtZElR8L",
          "sysuri" : "https://developer.arm.com/documentation/101604/0102/en",
          "systransactionid" : 988499,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5293728,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656438331000,
          "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665584968000,
          "permanentid" : "feebf343102f186e493bf1160ad0a2e6cfe0087bab5433b84767f096568f",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb3e3bb334256d9ea8cf59",
          "transactionid" : 988499,
          "title" : "Arm CortexA510 Core Technical Reference Manual ",
          "products" : [ "Arm Cortex-A510 Core" ],
          "date" : 1665584968000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101604:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665584968242657999,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4987,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665584954035,
          "syssize" : 4987,
          "sysdate" : 1665584968000,
          "haslayout" : "1",
          "topparent" : "5293728",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5293728,
          "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-21",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665584968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0102/?lang=en",
          "modified" : 1656438331000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1665584968242657999,
          "uri" : "https://developer.arm.com/documentation/101604/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCIDR9, ID Register 9 ",
        "document_number" : "101604",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293728",
        "sysurihash" : "XxxRtTEv9ulHwPGM",
        "urihash" : "XxxRtTEv9ulHwPGM",
        "sysuri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293728,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438331000,
        "sysconcepts" : "trcidr9 ; AArch64 ; reset ; Accessibility ; registers ; configurations ; tracing ; RES0 ; SystemAccessTrap ; elsif EL2Enabled ; assignments",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5293728,
        "parentitem" : "62bb3e3bb334256d9ea8cf59",
        "concepts" : "trcidr9 ; AArch64 ; reset ; Accessibility ; registers ; configurations ; tracing ; RES0 ; SystemAccessTrap ; elsif EL2Enabled ; assignments",
        "documenttype" : "html",
        "isattachment" : "5293728",
        "sysindexeddate" : 1656438435000,
        "permanentid" : "1fee39a70729da521b8bbd657c153447472272c3c84e85f4e84a708cbcb6",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3e46b334256d9ea8d063",
        "transactionid" : 910248,
        "title" : "TRCIDR9, ID Register 9 ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1656438434000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101604:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438434923380506,
        "sysisattachment" : "5293728",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5293728,
        "size" : 1734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438408542,
        "syssize" : 1734,
        "sysdate" : 1656438434000,
        "haslayout" : "1",
        "topparent" : "5293728",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293728,
        "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-21",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0102/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9?lang=en",
        "modified" : 1656438331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656438434923380506,
        "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR9, ID Register 9",
      "Uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Trace-registers-summary/TRCIDR9--ID-Register-9",
      "Excerpt" : "TRCIDR9, ID Register 9 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. ... AArch64_trcidr9 bit assignments Table 1.",
      "FirstSentences" : "TRCIDR9, ID Register 9 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 64 Functional group Trace registers ..."
    }, {
      "title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)",
      "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "printableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "clickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "excerpt" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides ... Configurations This register is available in all configurations. ... AArch64_amair_el1 bit assignments Table 1.",
      "firstSentences" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL1. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA510 Core Technical Reference Manual ",
          "document_number" : "101604",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5293728",
          "sysurihash" : "RvñQNtN7CtZElR8L",
          "urihash" : "RvñQNtN7CtZElR8L",
          "sysuri" : "https://developer.arm.com/documentation/101604/0102/en",
          "systransactionid" : 988499,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5293728,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656438331000,
          "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665584968000,
          "permanentid" : "feebf343102f186e493bf1160ad0a2e6cfe0087bab5433b84767f096568f",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb3e3bb334256d9ea8cf59",
          "transactionid" : 988499,
          "title" : "Arm CortexA510 Core Technical Reference Manual ",
          "products" : [ "Arm Cortex-A510 Core" ],
          "date" : 1665584968000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101604:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665584968242657999,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4987,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665584954035,
          "syssize" : 4987,
          "sysdate" : 1665584968000,
          "haslayout" : "1",
          "topparent" : "5293728",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5293728,
          "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-21",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665584968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0102/?lang=en",
          "modified" : 1656438331000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1665584968242657999,
          "uri" : "https://developer.arm.com/documentation/101604/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101604/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) ",
        "document_number" : "101604",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293728",
        "sysurihash" : "pBzcaF6rhx3OWKzñ",
        "urihash" : "pBzcaF6rhx3OWKzñ",
        "sysuri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293728,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656438331000,
        "sysconcepts" : "amair ; el1 ; accesses ; AArch64 ; reset ; configurations ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; EL2Enabled ; RES0 Reserved ; Generic System Control ; Functional group ; SystemAccessTrap ; assignments",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5293728,
        "parentitem" : "62bb3e3bb334256d9ea8cf59",
        "concepts" : "amair ; el1 ; accesses ; AArch64 ; reset ; configurations ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; EL2Enabled ; RES0 Reserved ; Generic System Control ; Functional group ; SystemAccessTrap ; assignments",
        "documenttype" : "html",
        "isattachment" : "5293728",
        "sysindexeddate" : 1656438435000,
        "permanentid" : "c07bc28f97c7d119b9ffc91b20ec4f074a5086fd1ce7911b9e91426a7e8d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb3e43b334256d9ea8cfd9",
        "transactionid" : 910248,
        "title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) ",
        "products" : [ "Arm Cortex-A510 Core" ],
        "date" : 1656438434000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101604:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438434890742145,
        "sysisattachment" : "5293728",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5293728,
        "size" : 2972,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438408916,
        "syssize" : 2972,
        "sysdate" : 1656438434000,
        "haslayout" : "1",
        "topparent" : "5293728",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293728,
        "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 112,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-21",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0102/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "modified" : 1656438331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656438434890742145,
        "uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
        "syscollection" : "default"
      },
      "Title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)",
      "Uri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0102/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "Excerpt" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides ... Configurations This register is available in all configurations. ... AArch64_amair_el1 bit assignments Table 1.",
      "FirstSentences" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL1. Configurations This ..."
    } ],
    "totalNumberOfChildResults" : 101,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA510 Core Technical Reference Manual ",
      "document_number" : "101604",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5293728",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zPZAh3hKMSMñxia9",
      "urihash" : "zPZAh3hKMSMñxia9",
      "sysuri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
      "systransactionid" : 910249,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5293728,
      "numberofpages" : 814,
      "sysconcepts" : "configurations ; registers ; instructions ; architectures ; Arm Limited ; listed reset ; power domains ; L2 cache ; interfacing ; translations ; Cortex ; activity monitors ; A510 complex ; trace unit ; individual field ; cores",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5293728,
      "parentitem" : "62bb3e3bb334256d9ea8cf59",
      "concepts" : "configurations ; registers ; instructions ; architectures ; Arm Limited ; listed reset ; power domains ; L2 cache ; interfacing ; translations ; Cortex ; activity monitors ; A510 complex ; trace unit ; individual field ; cores",
      "documenttype" : "pdf",
      "isattachment" : "5293728",
      "sysindexeddate" : 1656438467000,
      "permanentid" : "7021df66534e2f76a900bd9c422cab6e7378c8e1f894c43386a0aa46fd0e",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb3e4bb334256d9ea8d26f",
      "transactionid" : 910249,
      "title" : "Arm CortexA510 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1656438467000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
      "audience" : [ "softwareDevelopers", "socDesigners" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656438467047868163,
      "sysisattachment" : "5293728",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5293728,
      "size" : 6284652,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb3e4bb334256d9ea8d26f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656438416620,
      "syssubject" : "This manual is for the Cortex‑A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 6284652,
      "sysdate" : 1656438467000,
      "topparent" : "5293728",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5293728,
      "content_description" : "This manual is for the Cortex A510 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5864,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656438467000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb3e4bb334256d9ea8d26f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656438467047868163,
      "uri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb3e4bb334256d9ea8d26f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0102/en/pdf/arm_cortex_a510_core_trm_101604_0102_21_en.pdf",
    "Excerpt" : "Date ... Change ... Issue: 21 ... First early access release for r0p1 ... First early access release for r0p2 ... First limited access release for r1p0 ... First early access release for r1p1",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 21 101604_0102_21_en Arm® Cortex®‑ ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb28beb334256d9ea8cc32",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "excerpt" : "Date ... 28 June 2022 ... Proprietary Notice ... Conﬁdentiality ... Conﬁdential ... Non-Conﬁdential ... Change ... Document ID: 101381_0400_11_en ... Issue: 11 ... First alpha release for r0p0",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r4p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 11 101381_0400_11_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2646,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101381/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/101381/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
      "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
        "document_number" : "101381",
        "document_version" : "0400",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293074",
        "sysurihash" : "eik9fzOwrkUMYMH2",
        "urihash" : "eik9fzOwrkUMYMH2",
        "sysuri" : "https://developer.arm.com/documentation/101381/0400/en",
        "systransactionid" : 910196,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432814000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1656432906000,
        "permanentid" : "3673019f4e77bdc8738697e314a5ba1e77cbf9ed7a43e5467311a368a3df",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb28aeb334256d9ea8c862",
        "transactionid" : 910196,
        "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
        "products" : [ "DSU-110" ],
        "date" : 1656432906000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101381:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656432906095059835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656432895943,
        "syssize" : 5164,
        "sysdate" : 1656432906000,
        "haslayout" : "1",
        "topparent" : "5293074",
        "label_version" : "0400",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293074,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 341,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0400-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656432906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101381/0400/?lang=en",
        "modified" : 1656432814000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656432906095059835,
        "uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101381/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
      "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101381/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/101381/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
      "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
        "document_number" : "101381",
        "document_version" : "0400",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293074",
        "sysurihash" : "eik9fzOwrkUMYMH2",
        "urihash" : "eik9fzOwrkUMYMH2",
        "sysuri" : "https://developer.arm.com/documentation/101381/0400/en",
        "systransactionid" : 910196,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432814000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1656432906000,
        "permanentid" : "3673019f4e77bdc8738697e314a5ba1e77cbf9ed7a43e5467311a368a3df",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb28aeb334256d9ea8c862",
        "transactionid" : 910196,
        "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
        "products" : [ "DSU-110" ],
        "date" : 1656432906000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101381:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656432906095059835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656432895943,
        "syssize" : 5164,
        "sysdate" : 1656432906000,
        "haslayout" : "1",
        "topparent" : "5293074",
        "label_version" : "0400",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293074,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 341,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0400-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656432906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101381/0400/?lang=en",
        "modified" : 1656432814000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656432906095059835,
        "uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101381/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
      "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ..."
    }, {
      "title" : "AArch64 generic system control register summary",
      "uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "excerpt" : "AArch64 generic system control register summary The summary table provides an overview of all generic-system- ... Individual register descriptions provide detailed information. ... Table 1.",
      "firstSentences" : "AArch64 generic system control register summary The summary table provides an overview of all generic-system-control registers in the DynamIQ Shared Unit-110 (DSU-110). Individual register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "printableUri" : "https://developer.arm.com/documentation/101381/0400/en",
        "clickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
          "document_number" : "101381",
          "document_version" : "0400",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5293074",
          "sysurihash" : "eik9fzOwrkUMYMH2",
          "urihash" : "eik9fzOwrkUMYMH2",
          "sysuri" : "https://developer.arm.com/documentation/101381/0400/en",
          "systransactionid" : 910196,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5293074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432814000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1656432906000,
          "permanentid" : "3673019f4e77bdc8738697e314a5ba1e77cbf9ed7a43e5467311a368a3df",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb28aeb334256d9ea8c862",
          "transactionid" : 910196,
          "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
          "products" : [ "DSU-110" ],
          "date" : 1656432906000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101381:0400:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656432906095059835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656432895943,
          "syssize" : 5164,
          "sysdate" : 1656432906000,
          "haslayout" : "1",
          "topparent" : "5293074",
          "label_version" : "0400",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5293074,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 341,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0400-11",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656432906000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101381/0400/?lang=en",
          "modified" : 1656432814000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656432906095059835,
          "uri" : "https://developer.arm.com/documentation/101381/0400/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en",
        "ClickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 generic system control register summary ",
        "document_number" : "101381",
        "document_version" : "0400",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293074",
        "sysurihash" : "LðoñzðPðPQ5zcvj5",
        "urihash" : "LðoñzðPðPQ5zcvj5",
        "sysuri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
        "systransactionid" : 910196,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432814000,
        "sysconcepts" : "control registers ; generic system ; reset ; C15 C3 ; u2014 ; EL1 ; IMP ; Op0 Op1 ; detailed information ; Shared Unit ; generic-system-control",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5293074,
        "parentitem" : "62bb28aeb334256d9ea8c862",
        "concepts" : "control registers ; generic system ; reset ; C15 C3 ; u2014 ; EL1 ; IMP ; Op0 Op1 ; detailed information ; Shared Unit ; generic-system-control",
        "documenttype" : "html",
        "isattachment" : "5293074",
        "sysindexeddate" : 1656432906000,
        "permanentid" : "c38ea779c23ba18c87e1bc37d7c38b9f82618dfe0594d101da30f6bb5d84",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb28b4b334256d9ea8c914",
        "transactionid" : 910196,
        "title" : "AArch64 generic system control register summary ",
        "products" : [ "DSU-110" ],
        "date" : 1656432906000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101381:0400:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656432906097727415,
        "sysisattachment" : "5293074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5293074,
        "size" : 2423,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656432895849,
        "syssize" : 2423,
        "sysdate" : 1656432906000,
        "haslayout" : "1",
        "topparent" : "5293074",
        "label_version" : "0400",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293074,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0400-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656432906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary?lang=en",
        "modified" : 1656432814000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656432906097727415,
        "uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 generic system control register summary",
      "Uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary",
      "Excerpt" : "AArch64 generic system control register summary The summary table provides an overview of all generic-system- ... Individual register descriptions provide detailed information. ... Table 1.",
      "FirstSentences" : "AArch64 generic system control register summary The summary table provides an overview of all generic-system-control registers in the DynamIQ Shared Unit-110 (DSU-110). Individual register ..."
    }, {
      "title" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register",
      "uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "printableUri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "clickUri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "excerpt" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register This register controls powerdown requirements of ... Configurations This register is available in all configurations. ... UNDEFINED;\\n else\\n",
      "firstSentences" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register This register controls powerdown requirements of the cluster and is banked per-thread. Configurations This register is available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2646,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "printableUri" : "https://developer.arm.com/documentation/101381/0400/en",
        "clickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
          "document_number" : "101381",
          "document_version" : "0400",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5293074",
          "sysurihash" : "eik9fzOwrkUMYMH2",
          "urihash" : "eik9fzOwrkUMYMH2",
          "sysuri" : "https://developer.arm.com/documentation/101381/0400/en",
          "systransactionid" : 910196,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5293074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432814000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1656432906000,
          "permanentid" : "3673019f4e77bdc8738697e314a5ba1e77cbf9ed7a43e5467311a368a3df",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb28aeb334256d9ea8c862",
          "transactionid" : 910196,
          "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
          "products" : [ "DSU-110" ],
          "date" : 1656432906000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101381:0400:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
          "audience" : [ "softwareDevelopers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656432906095059835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656432895943,
          "syssize" : 5164,
          "sysdate" : 1656432906000,
          "haslayout" : "1",
          "topparent" : "5293074",
          "label_version" : "0400",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5293074,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 341,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0400-11",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656432906000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101381/0400/?lang=en",
          "modified" : 1656432814000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656432906095059835,
          "uri" : "https://developer.arm.com/documentation/101381/0400/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101381/0400/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en",
        "ClickUri" : "https://developer.arm.com/documentation/101381/0400/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r4p0 Release Information Issue Date Confidentiality Change 0000-01 29 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register ",
        "document_number" : "101381",
        "document_version" : "0400",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5293074",
        "sysurihash" : "C6RfkJ1fP1UmDeUD",
        "urihash" : "C6RfkJ1fP1UmDeUD",
        "sysuri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
        "systransactionid" : 910196,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5293074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432814000,
        "sysconcepts" : "imp ; cluster ; AArch64 ; Generic System Control Access ; RAZ ; Reset ; configurations ; nelsif PSTATE ; SystemAccessTrap ; EL2Enabled ; trap priority ; boolean IMPLEMENTATION ; elsif Halted ; memory retention ; assignments ; per-thread",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5293074,
        "parentitem" : "62bb28aeb334256d9ea8c862",
        "concepts" : "imp ; cluster ; AArch64 ; Generic System Control Access ; RAZ ; Reset ; configurations ; nelsif PSTATE ; SystemAccessTrap ; EL2Enabled ; trap priority ; boolean IMPLEMENTATION ; elsif Halted ; memory retention ; assignments ; per-thread",
        "documenttype" : "html",
        "isattachment" : "5293074",
        "sysindexeddate" : 1656432906000,
        "permanentid" : "2876c1efcc1c593aeb6d67ea06784bbaed8d0fd567543045fe016b5d3090",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb28b4b334256d9ea8c91b",
        "transactionid" : 910196,
        "title" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register ",
        "products" : [ "DSU-110" ],
        "date" : 1656432906000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101381:0400:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
        "audience" : [ "softwareDevelopers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656432906089604314,
        "sysisattachment" : "5293074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5293074,
        "size" : 2773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656432895818,
        "syssize" : 2773,
        "sysdate" : 1656432906000,
        "haslayout" : "1",
        "topparent" : "5293074",
        "label_version" : "0400",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5293074,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0400-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656432906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register?lang=en",
        "modified" : 1656432814000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656432906089604314,
        "uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register",
      "Uri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101381/0400/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/AArch64-registers/AArch64-generic-system-control-register-summary/IMP-CLUSTERPWRDN-EL1--Cluster-Power-Down-Register",
      "Excerpt" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register This register controls powerdown requirements of ... Configurations This register is available in all configurations. ... UNDEFINED;\\n else\\n",
      "FirstSentences" : "IMP_CLUSTERPWRDN_EL1, Cluster Power Down Register This register controls powerdown requirements of the cluster and is banked per-thread. Configurations This register is available in all ..."
    } ],
    "totalNumberOfChildResults" : 543,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
      "document_number" : "101381",
      "document_version" : "0400",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5293074",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "xBmYsaðco2TZ7MPn",
      "urihash" : "xBmYsaðco2TZ7MPn",
      "sysuri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, DSU-110",
      "systransactionid" : 910197,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5293074,
      "numberofpages" : 862,
      "sysconcepts" : "configurations ; registers ; cores ; clusters ; interfaces ; Arm Limited ; transactions ; DSU ; listed reset ; L3 caches ; peripheral ports ; utility bus ; DebugBlock ; Shared Unit ; PPUs ; individual field",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5293074,
      "parentitem" : "62bb28aeb334256d9ea8c862",
      "concepts" : "configurations ; registers ; cores ; clusters ; interfaces ; Arm Limited ; transactions ; DSU ; listed reset ; L3 caches ; peripheral ports ; utility bus ; DebugBlock ; Shared Unit ; PPUs ; individual field",
      "documenttype" : "pdf",
      "isattachment" : "5293074",
      "sysindexeddate" : 1656432939000,
      "permanentid" : "e19cd640b40aa99608fd00d0a526329db923c5feaffaadc8452046375d9c",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb28beb334256d9ea8cc32",
      "transactionid" : 910197,
      "title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual ",
      "subject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
      "date" : 1656432939000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101381:0400:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers" ],
      "audience" : [ "softwareDevelopers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656432939145022704,
      "sysisattachment" : "5293074",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5293074,
      "size" : 6724723,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb28beb334256d9ea8cc32",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656432902029,
      "syssubject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
      "syssize" : 6724723,
      "sysdate" : 1656432939000,
      "topparent" : "5293074",
      "author" : "Arm Ltd.",
      "label_version" : "0400",
      "systopparentid" : 5293074,
      "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
      "wordcount" : 5506,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656432939000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb28beb334256d9ea8cc32",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656432939145022704,
      "uri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-110 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb28beb334256d9ea8cc32",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101381/0400/en/pdf/arm_dsu_110_trm_101381_0400_11_en.pdf",
    "Excerpt" : "Date ... 28 June 2022 ... Proprietary Notice ... Conﬁdentiality ... Conﬁdential ... Non-Conﬁdential ... Change ... Document ID: 101381_0400_11_en ... Issue: 11 ... First alpha release for r0p0",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r4p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 11 101381_0400_11_en Arm® ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102753/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources related to material covered in this guide: Arm intrinsics Introducing Neon for Armv8-A Microsoft .NET API documentation: System.Runtime.Intrinsics. ...",
    "firstSentences" : "Related information Here are some resources related to material covered in this guide: Arm intrinsics Introducing Neon for Armv8-A Microsoft .NET API documentation: System.Runtime.Intrinsics.Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2632,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Neon C# intrinsics in .NET 5 and 6",
      "uri" : "https://developer.arm.com/documentation/102753/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102753/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
      "excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
      "firstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon C# intrinsics in .NET 5 and 6 ",
        "document_number" : "102753",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4916537",
        "sysurihash" : "H7ZP9hX0NFGoNkty",
        "urihash" : "H7ZP9hX0NFGoNkty",
        "sysuri" : "https://developer.arm.com/documentation/102753/0100/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638835260000,
        "topparentid" : 4916537,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1641377566000,
        "sysconcepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719619000,
        "permanentid" : "dbebaf7ebfc732c27111959d86c409813b960dec23461be2edf6b4b28e6b",
        "syslanguage" : [ "English" ],
        "itemid" : "61d56f1e2183326f21772144",
        "transactionid" : 861300,
        "title" : "Neon C# intrinsics in .NET 5 and 6 ",
        "products" : [ "Neon" ],
        "date" : 1648719619000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102753:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719619101511240,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 2124,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719610264,
        "syssize" : 2124,
        "sysdate" : 1648719619000,
        "haslayout" : "1",
        "topparent" : "4916537",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916537,
        "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719619000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102753/0100/?lang=en",
        "modified" : 1641377566000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719619101511240,
        "uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon C# intrinsics in .NET 5 and 6",
      "Uri" : "https://developer.arm.com/documentation/102753/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
      "Excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
      "FirstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ..."
    },
    "childResults" : [ {
      "title" : "Appendix",
      "uri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "printableUri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "clickUri" : "https://developer.arm.com/documentation/102753/0100/Appendix?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "excerpt" : "Appendix The final version of .NET Neon C# code for the 3 examples are the following: Example 1: ... \\r\\n[MethodImpl(MethodImplOptions.AggressiveInlining)] \\r\\npublic static unsafe float ...",
      "firstSentences" : "Appendix The final version of .NET Neon C# code for the 3 examples are the following: Example 1: Weighted mean Example 2: Matrix-Vector multiply Example 3: 1D convolution Example 1: Weighted mean ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2632,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon C# intrinsics in .NET 5 and 6",
        "uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102753/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
        "excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
        "firstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon C# intrinsics in .NET 5 and 6 ",
          "document_number" : "102753",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4916537",
          "sysurihash" : "H7ZP9hX0NFGoNkty",
          "urihash" : "H7ZP9hX0NFGoNkty",
          "sysuri" : "https://developer.arm.com/documentation/102753/0100/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638835260000,
          "topparentid" : 4916537,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1641377566000,
          "sysconcepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719619000,
          "permanentid" : "dbebaf7ebfc732c27111959d86c409813b960dec23461be2edf6b4b28e6b",
          "syslanguage" : [ "English" ],
          "itemid" : "61d56f1e2183326f21772144",
          "transactionid" : 861300,
          "title" : "Neon C# intrinsics in .NET 5 and 6 ",
          "products" : [ "Neon" ],
          "date" : 1648719619000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102753:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719619101511240,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2124,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719610264,
          "syssize" : 2124,
          "sysdate" : 1648719619000,
          "haslayout" : "1",
          "topparent" : "4916537",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4916537,
          "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719619000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102753/0100/?lang=en",
          "modified" : 1641377566000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719619101511240,
          "uri" : "https://developer.arm.com/documentation/102753/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon C# intrinsics in .NET 5 and 6",
        "Uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
        "Excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
        "FirstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Appendix ",
        "document_number" : "102753",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4916537",
        "sysurihash" : "Q19G4kXMk5fDJ0zK",
        "urihash" : "Q19G4kXMk5fDJ0zK",
        "sysuri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638835260000,
        "topparentid" : 4916537,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1641377566000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4916537,
        "parentitem" : "61d56f1e2183326f21772144",
        "documenttype" : "html",
        "isattachment" : "4916537",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719619000,
        "permanentid" : "dab52884084e2382e42fc9f11673b715ddc5546630cd24e359c08529c95c",
        "syslanguage" : [ "English" ],
        "itemid" : "61d56f1e2183326f2177214c",
        "transactionid" : 861300,
        "title" : "Appendix ",
        "products" : [ "Neon" ],
        "date" : 1648719619000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102753:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719619181413909,
        "sysisattachment" : "4916537",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4916537,
        "size" : 6608,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102753/0100/Appendix?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719610264,
        "syssize" : 6608,
        "sysdate" : 1648719619000,
        "haslayout" : "1",
        "topparent" : "4916537",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916537,
        "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719619000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/Appendix?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102753/0100/Appendix?lang=en",
        "modified" : 1641377566000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719619181413909,
        "uri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
        "syscollection" : "default"
      },
      "Title" : "Appendix",
      "Uri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "ClickUri" : "https://developer.arm.com/documentation/102753/0100/Appendix?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/Appendix",
      "Excerpt" : "Appendix The final version of .NET Neon C# code for the 3 examples are the following: Example 1: ... \\r\\n[MethodImpl(MethodImplOptions.AggressiveInlining)] \\r\\npublic static unsafe float ...",
      "FirstSentences" : "Appendix The final version of .NET Neon C# code for the 3 examples are the following: Example 1: Weighted mean Example 2: Matrix-Vector multiply Example 3: 1D convolution Example 1: Weighted mean ..."
    }, {
      "title" : "Neon C# intrinsics in .NET 5 and 6",
      "uri" : "https://developer.arm.com/documentation/102753/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102753/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
      "excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
      "firstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2632,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon C# intrinsics in .NET 5 and 6 ",
        "document_number" : "102753",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4916537",
        "sysurihash" : "H7ZP9hX0NFGoNkty",
        "urihash" : "H7ZP9hX0NFGoNkty",
        "sysuri" : "https://developer.arm.com/documentation/102753/0100/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638835260000,
        "topparentid" : 4916537,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1641377566000,
        "sysconcepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719619000,
        "permanentid" : "dbebaf7ebfc732c27111959d86c409813b960dec23461be2edf6b4b28e6b",
        "syslanguage" : [ "English" ],
        "itemid" : "61d56f1e2183326f21772144",
        "transactionid" : 861300,
        "title" : "Neon C# intrinsics in .NET 5 and 6 ",
        "products" : [ "Neon" ],
        "date" : 1648719619000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102753:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719619101511240,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 2124,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719610264,
        "syssize" : 2124,
        "sysdate" : 1648719619000,
        "haslayout" : "1",
        "topparent" : "4916537",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916537,
        "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719619000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102753/0100/?lang=en",
        "modified" : 1641377566000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719619101511240,
        "uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon C# intrinsics in .NET 5 and 6",
      "Uri" : "https://developer.arm.com/documentation/102753/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
      "Excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
      "FirstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ..."
    }, {
      "title" : "What are Neon Intrinsics?",
      "uri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "printableUri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "clickUri" : "https://developer.arm.com/documentation/102753/0100/What-are-Neon-Intrinsics-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "excerpt" : "There are many applications for Neon and SIMD calculations, including the following: Graphics Physics Machine ... What are Neon Intrinsics? MicroarchitectureSIMD and Vector Execution",
      "firstSentences" : "What are Neon Intrinsics? Neon intrinsics in .NET let you write commands in their C# code that map directly to specific Arm native instructions. The Neon intrinsics are a way to write assembly ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2632,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon C# intrinsics in .NET 5 and 6",
        "uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102753/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
        "excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
        "firstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon C# intrinsics in .NET 5 and 6 ",
          "document_number" : "102753",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4916537",
          "sysurihash" : "H7ZP9hX0NFGoNkty",
          "urihash" : "H7ZP9hX0NFGoNkty",
          "sysuri" : "https://developer.arm.com/documentation/102753/0100/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638835260000,
          "topparentid" : 4916537,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1641377566000,
          "sysconcepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "intrinsics ; Neon ; Arm devices ; languages ; hardware ; compilers ; careful programming ; auto-vectorization ; Multiple Data ; Single Instruction ; performance improvements ; targeting Android ; tracking registers ; complicated tasks ; operating systems ; pre-compiles",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719619000,
          "permanentid" : "dbebaf7ebfc732c27111959d86c409813b960dec23461be2edf6b4b28e6b",
          "syslanguage" : [ "English" ],
          "itemid" : "61d56f1e2183326f21772144",
          "transactionid" : 861300,
          "title" : "Neon C# intrinsics in .NET 5 and 6 ",
          "products" : [ "Neon" ],
          "date" : 1648719619000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102753:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719619101511240,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2124,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719610264,
          "syssize" : 2124,
          "sysdate" : 1648719619000,
          "haslayout" : "1",
          "topparent" : "4916537",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4916537,
          "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719619000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102753/0100/?lang=en",
          "modified" : 1641377566000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719619101511240,
          "uri" : "https://developer.arm.com/documentation/102753/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon C# intrinsics in .NET 5 and 6",
        "Uri" : "https://developer.arm.com/documentation/102753/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102753/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en",
        "Excerpt" : "Unity has added Neon intrinsics to their C# when targeting Android with their burst compiler. ... Neon C# intrinsics in .NET 5 and 6 MicroarchitectureSIMD and Vector Execution",
        "FirstSentences" : "Overview In this guide, you will learn how to use Neon C# intrinsics in .NET framework 5 and 6. Microsoft introduced Arm64 hardware intrinsics in .NET 5, and this debut creates the opportunity to ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What are Neon Intrinsics? ",
        "document_number" : "102753",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4916537",
        "sysurihash" : "6RNNcQdvdRxbBamr",
        "urihash" : "6RNNcQdvdRxbBamr",
        "sysuri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638835260000,
        "topparentid" : 4916537,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1641377566000,
        "sysconcepts" : "Neon instructions ; registers ; MLA ; separate ; Arm ; multiple ; Machine learning ; Microsoft ; calculations ; becoming popular ; bfloat type ; dot product ; high-level language ; use matrices ; extensions ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4916537,
        "parentitem" : "61d56f1e2183326f21772144",
        "concepts" : "Neon instructions ; registers ; MLA ; separate ; Arm ; multiple ; Machine learning ; Microsoft ; calculations ; becoming popular ; bfloat type ; dot product ; high-level language ; use matrices ; extensions ; applications",
        "documenttype" : "html",
        "isattachment" : "4916537",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719618000,
        "permanentid" : "6f0de699cb5c49afce0e84769f8853df6ddcdfc3b390b19ab20d4122a168",
        "syslanguage" : [ "English" ],
        "itemid" : "61d56f1e2183326f21772146",
        "transactionid" : 861300,
        "title" : "What are Neon Intrinsics? ",
        "products" : [ "Neon" ],
        "date" : 1648719618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102753:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719618814988426,
        "sysisattachment" : "4916537",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4916537,
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102753/0100/What-are-Neon-Intrinsics-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719610264,
        "syssize" : 2504,
        "sysdate" : 1648719618000,
        "haslayout" : "1",
        "topparent" : "4916537",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916537,
        "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
        "wordcount" : 199,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/What-are-Neon-Intrinsics-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102753/0100/What-are-Neon-Intrinsics-?lang=en",
        "modified" : 1641377566000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719618814988426,
        "uri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
        "syscollection" : "default"
      },
      "Title" : "What are Neon Intrinsics?",
      "Uri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "ClickUri" : "https://developer.arm.com/documentation/102753/0100/What-are-Neon-Intrinsics-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/What-are-Neon-Intrinsics-",
      "Excerpt" : "There are many applications for Neon and SIMD calculations, including the following: Graphics Physics Machine ... What are Neon Intrinsics? MicroarchitectureSIMD and Vector Execution",
      "FirstSentences" : "What are Neon Intrinsics? Neon intrinsics in .NET let you write commands in their C# code that map directly to specific Arm native instructions. The Neon intrinsics are a way to write assembly ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102753",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4916537",
      "sysurihash" : "O7hFVDIi4Qqu8lBX",
      "urihash" : "O7hFVDIi4Qqu8lBX",
      "sysuri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
      "systransactionid" : 861300,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1638835260000,
      "topparentid" : 4916537,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1641377566000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 4916537,
      "parentitem" : "61d56f1e2183326f21772144",
      "documenttype" : "html",
      "isattachment" : "4916537",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719619000,
      "permanentid" : "5b2d07d6911e24e70b1588910a3506c2aba23d6a881eaff45fc8adf1f56c",
      "syslanguage" : [ "English" ],
      "itemid" : "61d56f1e2183326f2177214a",
      "transactionid" : 861300,
      "title" : "Related information ",
      "products" : [ "Neon" ],
      "date" : 1648719619000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102753:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719619717243684,
      "sysisattachment" : "4916537",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4916537,
      "size" : 390,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102753/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719610264,
      "syssize" : 390,
      "sysdate" : 1648719619000,
      "haslayout" : "1",
      "topparent" : "4916537",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4916537,
      "content_description" : "This guide shows you how to use Neon C# intrinsics in .NET framework 5 and 6.",
      "wordcount" : 38,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719619000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102753/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102753/0100/Related-information?lang=en",
      "modified" : 1641377566000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719619717243684,
      "uri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102753/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102753/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to material covered in this guide: Arm intrinsics Introducing Neon for Armv8-A Microsoft .NET API documentation: System.Runtime.Intrinsics. ...",
    "FirstSentences" : "Related information Here are some resources related to material covered in this guide: Arm intrinsics Introducing Neon for Armv8-A Microsoft .NET API documentation: System.Runtime.Intrinsics.Arm ..."
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628b9e66b334256d9ea8a3d5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "excerpt" : "Date ... Issue: 06 ... First Early Access release for r3p0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has ...",
    "firstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r3p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101569_0300 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2631,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101569/0300/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0300/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
        "document_number" : "101569",
        "document_version" : "0300",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5267384",
        "sysurihash" : "I6wAwjBpaevð01Fp",
        "urihash" : "I6wAwjBpaevð01Fp",
        "sysuri" : "https://developer.arm.com/documentation/101569/0300/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649721600000,
        "topparentid" : 5267384,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653317185000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653317446000,
        "permanentid" : "adb2fa749e5a556272a5d2bd6bd1c7c7df2cb69e5987c7e63b21c86e992c",
        "syslanguage" : [ "English" ],
        "itemid" : "628b9e41b334256d9ea89a06",
        "transactionid" : 892701,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317446000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0300:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317446181535564,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4875,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317379323,
        "syssize" : 4875,
        "sysdate" : 1653317446000,
        "haslayout" : "1",
        "topparent" : "5267384",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5267384,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0300-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317446000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0300/?lang=en",
        "modified" : 1653317185000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653317446181535564,
        "uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101569/0300/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101569/0300/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0300/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2631,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
        "document_number" : "101569",
        "document_version" : "0300",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5267384",
        "sysurihash" : "I6wAwjBpaevð01Fp",
        "urihash" : "I6wAwjBpaevð01Fp",
        "sysuri" : "https://developer.arm.com/documentation/101569/0300/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649721600000,
        "topparentid" : 5267384,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653317185000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653317446000,
        "permanentid" : "adb2fa749e5a556272a5d2bd6bd1c7c7df2cb69e5987c7e63b21c86e992c",
        "syslanguage" : [ "English" ],
        "itemid" : "628b9e41b334256d9ea89a06",
        "transactionid" : 892701,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317446000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0300:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317446181535564,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4875,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317379323,
        "syssize" : 4875,
        "sysdate" : 1653317446000,
        "haslayout" : "1",
        "topparent" : "5267384",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5267384,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0300-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317446000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0300/?lang=en",
        "modified" : 1653317185000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653317446181535564,
        "uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101569/0300/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    }, {
      "title" : "Cross trigger",
      "uri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "printableUri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "clickUri" : "https://developer.arm.com/documentation/101569/0300/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "excerpt" : "Cross trigger CI-700 can trigger DTMs based on specific events occurring elsewhere in the system. By default, DTMs start monitoring and tracing flits without waiting for another event.",
      "firstSentences" : "Cross trigger CI-700 can trigger DTMs based on specific events occurring elsewhere in the system. By default, DTMs start monitoring and tracing flits without waiting for another event. The cross ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2631,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0300/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
          "document_number" : "101569",
          "document_version" : "0300",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5267384",
          "sysurihash" : "I6wAwjBpaevð01Fp",
          "urihash" : "I6wAwjBpaevð01Fp",
          "sysuri" : "https://developer.arm.com/documentation/101569/0300/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1649721600000,
          "topparentid" : 5267384,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653317185000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653317446000,
          "permanentid" : "adb2fa749e5a556272a5d2bd6bd1c7c7df2cb69e5987c7e63b21c86e992c",
          "syslanguage" : [ "English" ],
          "itemid" : "628b9e41b334256d9ea89a06",
          "transactionid" : 892701,
          "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317446000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0300:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317446181535564,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4875,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317379323,
          "syssize" : 4875,
          "sysdate" : 1653317446000,
          "haslayout" : "1",
          "topparent" : "5267384",
          "label_version" : "0300",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5267384,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0300-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317446000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0300/?lang=en",
          "modified" : 1653317185000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653317446181535564,
          "uri" : "https://developer.arm.com/documentation/101569/0300/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross trigger ",
        "document_number" : "101569",
        "document_version" : "0300",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5267384",
        "sysurihash" : "Jð3W9J8Ki3FðBMñc",
        "urihash" : "Jð3W9J8Ki3FðBMñc",
        "sysuri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649721600000,
        "topparentid" : 5267384,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653317185000,
        "sysconcepts" : "cross trigger ; tracing ; monitoring ; flits",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 5267384,
        "parentitem" : "628b9e41b334256d9ea89a06",
        "concepts" : "cross trigger ; tracing ; monitoring ; flits",
        "documenttype" : "html",
        "isattachment" : "5267384",
        "sysindexeddate" : 1653317446000,
        "permanentid" : "24a99ab7b2d9db72a11441dc1cf6278feb7ebb2339a7363e9f044cab1983",
        "syslanguage" : [ "English" ],
        "itemid" : "628b9e5db334256d9ea89dcf",
        "transactionid" : 892701,
        "title" : "Cross trigger ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317446000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0300:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317446177430582,
        "sysisattachment" : "5267384",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5267384,
        "size" : 649,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0300/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317379288,
        "syssize" : 649,
        "sysdate" : 1653317446000,
        "haslayout" : "1",
        "topparent" : "5267384",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5267384,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0300-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317446000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0300/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger?lang=en",
        "modified" : 1653317185000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653317446177430582,
        "uri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
        "syscollection" : "default"
      },
      "Title" : "Cross trigger",
      "Uri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0300/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/Debug-trace-and-PMU/DT-usage-examples/Cross-trigger",
      "Excerpt" : "Cross trigger CI-700 can trigger DTMs based on specific events occurring elsewhere in the system. By default, DTMs start monitoring and tracing flits without waiting for another event.",
      "FirstSentences" : "Cross trigger CI-700 can trigger DTMs based on specific events occurring elsewhere in the system. By default, DTMs start monitoring and tracing flits without waiting for another event. The cross ..."
    }, {
      "title" : "Components and configuration",
      "uri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "printableUri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "clickUri" : "https://developer.arm.com/documentation/101569/0300/Components-and-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "excerpt" : "Components and configuration This chapter describes the structure of a CI\\u2011700 interconnect. It also describes the internal and external components and things to consider when you ...",
      "firstSentences" : "Components and configuration This chapter describes the structure of a CI\\u2011700 interconnect. It also describes the internal and external components and things to consider when you configure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2631,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0300/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
          "document_number" : "101569",
          "document_version" : "0300",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5267384",
          "sysurihash" : "I6wAwjBpaevð01Fp",
          "urihash" : "I6wAwjBpaevð01Fp",
          "sysuri" : "https://developer.arm.com/documentation/101569/0300/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1649721600000,
          "topparentid" : 5267384,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653317185000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653317446000,
          "permanentid" : "adb2fa749e5a556272a5d2bd6bd1c7c7df2cb69e5987c7e63b21c86e992c",
          "syslanguage" : [ "English" ],
          "itemid" : "628b9e41b334256d9ea89a06",
          "transactionid" : 892701,
          "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317446000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0300:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317446181535564,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4875,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317379323,
          "syssize" : 4875,
          "sysdate" : 1653317446000,
          "haslayout" : "1",
          "topparent" : "5267384",
          "label_version" : "0300",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5267384,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0300-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317446000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0300/?lang=en",
          "modified" : 1653317185000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653317446181535564,
          "uri" : "https://developer.arm.com/documentation/101569/0300/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101569/0300/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0300/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r3p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Components and configuration ",
        "document_number" : "101569",
        "document_version" : "0300",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5267384",
        "sysurihash" : "Y5ROðMVvSr0ñB4ng",
        "urihash" : "Y5ROðMVvSr0ñB4ng",
        "sysuri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649721600000,
        "topparentid" : 5267384,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653317185000,
        "sysconcepts" : "u2122 ; Socrates ; CI ; tooling ; u2011700 ; User Guide ; CoreLink ; Arm ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 5267384,
        "parentitem" : "628b9e41b334256d9ea89a06",
        "concepts" : "u2122 ; Socrates ; CI ; tooling ; u2011700 ; User Guide ; CoreLink ; Arm ; configuration",
        "documenttype" : "html",
        "isattachment" : "5267384",
        "sysindexeddate" : 1653317446000,
        "permanentid" : "69b5a35c84a24f2b03233cd5c9cf3c7e873bc9e61e6df528e4cf0f7ac3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "628b9e48b334256d9ea89a17",
        "transactionid" : 892701,
        "title" : "Components and configuration ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317446000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0300:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317446137414746,
        "sysisattachment" : "5267384",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5267384,
        "size" : 622,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0300/Components-and-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317379323,
        "syssize" : 622,
        "sysdate" : 1653317446000,
        "haslayout" : "1",
        "topparent" : "5267384",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5267384,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0300-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317446000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0300/Components-and-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0300/Components-and-configuration?lang=en",
        "modified" : 1653317185000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653317446137414746,
        "uri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
        "syscollection" : "default"
      },
      "Title" : "Components and configuration",
      "Uri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0300/Components-and-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/Components-and-configuration",
      "Excerpt" : "Components and configuration This chapter describes the structure of a CI\\u2011700 interconnect. It also describes the internal and external components and things to consider when you ...",
      "FirstSentences" : "Components and configuration This chapter describes the structure of a CI\\u2011700 interconnect. It also describes the internal and external components and things to consider when you configure ..."
    } ],
    "totalNumberOfChildResults" : 908,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
      "document_number" : "101569",
      "document_version" : "0300",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5267384",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "NS0tauñJZhSYaZAv",
      "urihash" : "NS0tauñJZhSYaZAv",
      "sysuri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
      "systransactionid" : 892702,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649721600000,
      "topparentid" : 5267384,
      "numberofpages" : 1408,
      "sysconcepts" : "assignments ; lower register ; higher register ; usage constraints ; constraints ; first non-configuration ; access targeting ; transactions ; CI ; Arm Limited ; phys ; configurations ; sam ; pmu ; node IDs ; discovery process",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 5267384,
      "parentitem" : "628b9e41b334256d9ea89a06",
      "concepts" : "assignments ; lower register ; higher register ; usage constraints ; constraints ; first non-configuration ; access targeting ; transactions ; CI ; Arm Limited ; phys ; configurations ; sam ; pmu ; node IDs ; discovery process",
      "documenttype" : "pdf",
      "isattachment" : "5267384",
      "sysindexeddate" : 1653317475000,
      "permanentid" : "22bd37e851a39a32ad30f36859ba47f4240f1d8db4badf0617d9fd1096db",
      "syslanguage" : [ "English" ],
      "itemid" : "628b9e66b334256d9ea8a3d5",
      "transactionid" : 892702,
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual ",
      "subject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "date" : 1653317474000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101569:0300:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1653317474860848094,
      "sysisattachment" : "5267384",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5267384,
      "size" : 8866841,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628b9e66b334256d9ea8a3d5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653317389940,
      "syssubject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "syssize" : 8866841,
      "sysdate" : 1653317474000,
      "topparent" : "5267384",
      "author" : "Arm Ltd.",
      "label_version" : "0300",
      "systopparentid" : 5267384,
      "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "wordcount" : 7015,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653317475000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628b9e66b334256d9ea8a3d5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653317474860848094,
      "uri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628b9e66b334256d9ea8a3d5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0300/en/pdf/arm_corelink_ci_700_trm_101569_0300_06_en.pdf",
    "Excerpt" : "Date ... Issue: 06 ... First Early Access release for r3p0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has ...",
    "FirstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r3p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101569_0300 ..."
  }, {
    "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101924/0002/en",
    "printableUri" : "https://developer.arm.com/documentation/101924/0002/en",
    "clickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
    "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
    "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2623,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "CTI_DEVARCH, Device Architecture Register",
      "uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "printableUri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "clickUri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "excerpt" : "Indicates the JEP106 continuation code. ... [19:16] ... [15:0] ARCHID RO Architecture ID. ... CTI_DEVARCH, Device Architecture Register ProcessorsMicrocontrollerCortex-MCortex-M85",
      "firstSentences" : "CTI_DEVARCH, Device Architecture Register The CTI_DEVARCH register identifies the architect and architecture of the CoreSight\\u2122 Cross Trigger Interface (CTI). Usage constraints Access is only ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5241818",
          "sysurihash" : "Obmñ3EbWjRY5oLz7",
          "urihash" : "Obmñ3EbWjRY5oLz7",
          "sysuri" : "https://developer.arm.com/documentation/101924/0002/en",
          "systransactionid" : 877794,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1650931200000,
          "topparentid" : 5241818,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651075053000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651143517000,
          "permanentid" : "c680108cd2d5227f42e7ef0d67acf163be2317ed78b91390b63b535d791d",
          "syslanguage" : [ "English" ],
          "itemid" : "626967ed7e121f01fd22e0f5",
          "transactionid" : 877794,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1651143517000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101924:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651143517599485698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4675,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651143271081,
          "syssize" : 4675,
          "sysdate" : 1651143517000,
          "haslayout" : "1",
          "topparent" : "5241818",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241818,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0002-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651143517000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0002/?lang=en",
          "modified" : 1651075053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1651143517599485698,
          "uri" : "https://developer.arm.com/documentation/101924/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CTI_DEVARCH, Device Architecture Register ",
        "document_number" : "101924",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241818",
        "sysurihash" : "wSbe12pu1W499QEX",
        "urihash" : "wSbe12pu1W499QEX",
        "sysuri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
        "systransactionid" : 877794,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651075053000,
        "sysconcepts" : "CTI ; register ; architecture ; RO ; CoreSight ; presence ; Arm ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5241818,
        "parentitem" : "626967ed7e121f01fd22e0f5",
        "concepts" : "CTI ; register ; architecture ; RO ; CoreSight ; presence ; Arm ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "5241818",
        "sysindexeddate" : 1651143517000,
        "permanentid" : "78a10ef7b39cd9d7dfc26b11924f7d45a3925455bf6422383261dcf5a904",
        "syslanguage" : [ "English" ],
        "itemid" : "626967f27e121f01fd22e21c",
        "transactionid" : 877794,
        "title" : "CTI_DEVARCH, Device Architecture Register ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143517000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101924:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143517565233583,
        "sysisattachment" : "5241818",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5241818,
        "size" : 1222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143271066,
        "syssize" : 1222,
        "sysdate" : 1651143517000,
        "haslayout" : "1",
        "topparent" : "5241818",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241818,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143517000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0002/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register?lang=en",
        "modified" : 1651075053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143517565233583,
        "uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
        "syscollection" : "default"
      },
      "Title" : "CTI_DEVARCH, Device Architecture Register",
      "Uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-DEVARCH--Device-Architecture-Register",
      "Excerpt" : "Indicates the JEP106 continuation code. ... [19:16] ... [15:0] ARCHID RO Architecture ID. ... CTI_DEVARCH, Device Architecture Register ProcessorsMicrocontrollerCortex-MCortex-M85",
      "FirstSentences" : "CTI_DEVARCH, Device Architecture Register The CTI_DEVARCH register identifies the architect and architecture of the CoreSight\\u2122 Cross Trigger Interface (CTI). Usage constraints Access is only ..."
    }, {
      "title" : "CTI_ITCONTROL, Integration Mode Control Register",
      "uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "excerpt" : "CTI_ITCONTROL, Integration Mode Control Register The CTI_ITCONTROL register is used ... Usage constraints Access is only allowed from privileged code. ... Attributes This is a 32-bit register.",
      "firstSentences" : "CTI_ITCONTROL, Integration Mode Control Register The CTI_ITCONTROL register is used to enable topology detection. Usage constraints Access is only allowed from privileged code. Unprivileged access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5241818",
          "sysurihash" : "Obmñ3EbWjRY5oLz7",
          "urihash" : "Obmñ3EbWjRY5oLz7",
          "sysuri" : "https://developer.arm.com/documentation/101924/0002/en",
          "systransactionid" : 877794,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1650931200000,
          "topparentid" : 5241818,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651075053000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651143517000,
          "permanentid" : "c680108cd2d5227f42e7ef0d67acf163be2317ed78b91390b63b535d791d",
          "syslanguage" : [ "English" ],
          "itemid" : "626967ed7e121f01fd22e0f5",
          "transactionid" : 877794,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1651143517000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101924:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651143517599485698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4675,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651143271081,
          "syssize" : 4675,
          "sysdate" : 1651143517000,
          "haslayout" : "1",
          "topparent" : "5241818",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241818,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0002-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651143517000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0002/?lang=en",
          "modified" : 1651075053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1651143517599485698,
          "uri" : "https://developer.arm.com/documentation/101924/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CTI_ITCONTROL, Integration Mode Control Register ",
        "document_number" : "101924",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241818",
        "sysurihash" : "Az7JLCK8GtOrwDpA",
        "urihash" : "Az7JLCK8GtOrwDpA",
        "sysuri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
        "systransactionid" : 877794,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651075053000,
        "sysconcepts" : "CTI ; register ; assignments ; integration mode ; topology detection ; privileged code ; reset ; IME ; Read-As-Zero ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5241818,
        "parentitem" : "626967ed7e121f01fd22e0f5",
        "concepts" : "CTI ; register ; assignments ; integration mode ; topology detection ; privileged code ; reset ; IME ; Read-As-Zero ; Configurations",
        "documenttype" : "html",
        "isattachment" : "5241818",
        "sysindexeddate" : 1651143517000,
        "permanentid" : "edc85f5483034261b14b4f23afc292912349896a455f12f23257a34d59c7",
        "syslanguage" : [ "English" ],
        "itemid" : "626967f27e121f01fd22e21b",
        "transactionid" : 877794,
        "title" : "CTI_ITCONTROL, Integration Mode Control Register ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143517000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101924:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143517530766168,
        "sysisattachment" : "5241818",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5241818,
        "size" : 920,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143271050,
        "syssize" : 920,
        "sysdate" : 1651143517000,
        "haslayout" : "1",
        "topparent" : "5241818",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241818,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143517000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0002/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register?lang=en",
        "modified" : 1651075053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143517530766168,
        "uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "CTI_ITCONTROL, Integration Mode Control Register",
      "Uri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0002/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/Cross-Trigger-Interface/CTI-ITCONTROL--Integration-Mode-Control-Register",
      "Excerpt" : "CTI_ITCONTROL, Integration Mode Control Register The CTI_ITCONTROL register is used ... Usage constraints Access is only allowed from privileged code. ... Attributes This is a 32-bit register.",
      "FirstSentences" : "CTI_ITCONTROL, Integration Mode Control Register The CTI_ITCONTROL register is used to enable topology detection. Usage constraints Access is only allowed from privileged code. Unprivileged access ..."
    }, {
      "title" : "Debug access to coprocessor registers usage constraints",
      "uri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "printableUri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "clickUri" : "https://developer.arm.com/documentation/101924/0002/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "excerpt" : "Debug access to coprocessor registers usage constraints The Cortex\\u00AE-M85 processor does not support a ... Arm recommends that you implement a coprocessor with a dedicated AHB or APB slave ...",
      "firstSentences" : "Debug access to coprocessor registers usage constraints The Cortex\\u00AE-M85 processor does not support a mechanism to read and write registers located in external coprocessors. Arm recommends ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5241818",
          "sysurihash" : "Obmñ3EbWjRY5oLz7",
          "urihash" : "Obmñ3EbWjRY5oLz7",
          "sysuri" : "https://developer.arm.com/documentation/101924/0002/en",
          "systransactionid" : 877794,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1650931200000,
          "topparentid" : 5241818,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651075053000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651143517000,
          "permanentid" : "c680108cd2d5227f42e7ef0d67acf163be2317ed78b91390b63b535d791d",
          "syslanguage" : [ "English" ],
          "itemid" : "626967ed7e121f01fd22e0f5",
          "transactionid" : 877794,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1651143517000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101924:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651143517599485698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4675,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651143271081,
          "syssize" : 4675,
          "sysdate" : 1651143517000,
          "haslayout" : "1",
          "topparent" : "5241818",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241818,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0002-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651143517000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0002/?lang=en",
          "modified" : 1651075053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1651143517599485698,
          "uri" : "https://developer.arm.com/documentation/101924/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug access to coprocessor registers usage constraints ",
        "document_number" : "101924",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241818",
        "sysurihash" : "gleLHXdRðSbpnEFg",
        "urihash" : "gleLHXdRðSbpnEFg",
        "sysuri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
        "systransactionid" : 877794,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651075053000,
        "sysconcepts" : "interfaces ; coprocessors ; M85 processor ; registers ; EPPB ; AHB ; u00AE ; Cortex ; External Private Peripheral Bus ; instructions ; store operations ; authentication checks ; Non-secure debugger ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5241818,
        "parentitem" : "626967ed7e121f01fd22e0f5",
        "concepts" : "interfaces ; coprocessors ; M85 processor ; registers ; EPPB ; AHB ; u00AE ; Cortex ; External Private Peripheral Bus ; instructions ; store operations ; authentication checks ; Non-secure debugger ; functionality",
        "documenttype" : "html",
        "isattachment" : "5241818",
        "sysindexeddate" : 1651143517000,
        "permanentid" : "487883ed85c8aebdf6fc2681bf0d80024ae4573c555c587567d879f1db82",
        "syslanguage" : [ "English" ],
        "itemid" : "626967f17e121f01fd22e1de",
        "transactionid" : 877794,
        "title" : "Debug access to coprocessor registers usage constraints ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143517000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101924:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143517461876858,
        "sysisattachment" : "5241818",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5241818,
        "size" : 1575,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0002/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143270975,
        "syssize" : 1575,
        "sysdate" : 1651143517000,
        "haslayout" : "1",
        "topparent" : "5241818",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241818,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143517000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0002/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints?lang=en",
        "modified" : 1651075053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143517461876858,
        "uri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
        "syscollection" : "default"
      },
      "Title" : "Debug access to coprocessor registers usage constraints",
      "Uri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0002/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en/External-coprocessors/Debug-access-to-coprocessor-registers-usage-constraints",
      "Excerpt" : "Debug access to coprocessor registers usage constraints The Cortex\\u00AE-M85 processor does not support a ... Arm recommends that you implement a coprocessor with a dedicated AHB or APB slave ...",
      "FirstSentences" : "Debug access to coprocessor registers usage constraints The Cortex\\u00AE-M85 processor does not support a mechanism to read and write registers located in external coprocessors. Arm recommends ..."
    } ],
    "totalNumberOfChildResults" : 385,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
      "document_number" : "101924",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5241818",
      "sysurihash" : "Obmñ3EbWjRY5oLz7",
      "urihash" : "Obmñ3EbWjRY5oLz7",
      "sysuri" : "https://developer.arm.com/documentation/101924/0002/en",
      "systransactionid" : 877794,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650931200000,
      "topparentid" : 5241818,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651075053000,
      "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1651143517000,
      "permanentid" : "c680108cd2d5227f42e7ef0d67acf163be2317ed78b91390b63b535d791d",
      "syslanguage" : [ "English" ],
      "itemid" : "626967ed7e121f01fd22e0f5",
      "transactionid" : 877794,
      "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
      "products" : [ "Cortex-M85" ],
      "date" : 1651143517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101924:0002:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651143517599485698,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4675,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651143271081,
      "syssize" : 4675,
      "sysdate" : 1651143517000,
      "haslayout" : "1",
      "topparent" : "5241818",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5241818,
      "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 314,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "document_revision" : "0002-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651143517000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101924/0002/?lang=en",
      "modified" : 1651075053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651143517599485698,
      "uri" : "https://developer.arm.com/documentation/101924/0002/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101924/0002/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101924/0002/en",
    "ClickUri" : "https://developer.arm.com/documentation/101924/0002/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0002/en",
    "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
    "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
  }, {
    "title" : "TRCITIATBINR, Integration Instruction ATB In Register",
    "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "printableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "clickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "excerpt" : "Table 1. ... The TRCITIATBINR bit values always correspond to the physical state of the input pins. TRCITIATBINR, Integration Instruction ATB In Register ProcessorsMicrocontrollerCortex- ...",
    "firstSentences" : "TRCITIATBINR, Integration Instruction ATB In Register The TRCITIATBINR reads the state of the input pins. The input pins are listed in TRCITIATBINR bit assignments. Usage constraints Available ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2623,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101926/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101926/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "document_number" : "101926",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241734",
        "sysurihash" : "8KoDYpsNNrIñTðWñ",
        "urihash" : "8KoDYpsNNrIñTðWñ",
        "sysuri" : "https://developer.arm.com/documentation/101926/0002/en",
        "systransactionid" : 877792,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241734,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651073215000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1651143449000,
        "permanentid" : "d79cadc5c161fc02811f7150b3aa0c29685ac82760a54f7620e590ed7c63",
        "syslanguage" : [ "English" ],
        "itemid" : "626960bf7e121f01fd22e062",
        "transactionid" : 877792,
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143449000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101926:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143449855336889,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4676,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143264436,
        "syssize" : 4676,
        "sysdate" : 1651143449000,
        "haslayout" : "1",
        "topparent" : "5241734",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241734,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143449000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0002/?lang=en",
        "modified" : 1651073215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143449855336889,
        "uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101926/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "TRCITIATBOUTR, Integration Instruction ATB Out Register",
      "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "printableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "clickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "excerpt" : "TRCITIATBOUTR, Integration Instruction ATB Out Register The TRCITIATBOUTR sets the state ... These output pins are listed in TRCITIATBOUTR bit assignments. ... This is a write-only register.",
      "firstSentences" : "TRCITIATBOUTR, Integration Instruction ATB Out Register The TRCITIATBOUTR sets the state of the output pins. These output pins are listed in TRCITIATBOUTR bit assignments. Usage constraints ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101926/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "document_number" : "101926",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5241734",
          "sysurihash" : "8KoDYpsNNrIñTðWñ",
          "urihash" : "8KoDYpsNNrIñTðWñ",
          "sysuri" : "https://developer.arm.com/documentation/101926/0002/en",
          "systransactionid" : 877792,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1650931200000,
          "topparentid" : 5241734,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651073215000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651143449000,
          "permanentid" : "d79cadc5c161fc02811f7150b3aa0c29685ac82760a54f7620e590ed7c63",
          "syslanguage" : [ "English" ],
          "itemid" : "626960bf7e121f01fd22e062",
          "transactionid" : 877792,
          "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1651143449000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101926:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651143449855336889,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4676,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651143264436,
          "syssize" : 4676,
          "sysdate" : 1651143449000,
          "haslayout" : "1",
          "topparent" : "5241734",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241734,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0002-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651143449000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101926/0002/?lang=en",
          "modified" : 1651073215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1651143449855336889,
          "uri" : "https://developer.arm.com/documentation/101926/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCITIATBOUTR, Integration Instruction ATB Out Register ",
        "document_number" : "101926",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241734",
        "sysurihash" : "IHIC1gM0k2uðqGCB",
        "urihash" : "IHIC1gM0k2uðqGCB",
        "sysuri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
        "systransactionid" : 877792,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241734,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651073215000,
        "sysconcepts" : "registers ; output pins ; assignments ; configurations ; signals ; integration test ; Usage constraints ; ETM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5241734,
        "parentitem" : "626960bf7e121f01fd22e062",
        "concepts" : "registers ; output pins ; assignments ; configurations ; signals ; integration test ; Usage constraints ; ETM",
        "documenttype" : "html",
        "isattachment" : "5241734",
        "sysindexeddate" : 1651143450000,
        "permanentid" : "edc2ea738fee82a5e2a811db4cd88743cd3c5e0ef111aa35bf9e6446de4b",
        "syslanguage" : [ "English" ],
        "itemid" : "626960c17e121f01fd22e0b4",
        "transactionid" : 877792,
        "title" : "TRCITIATBOUTR, Integration Instruction ATB Out Register ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143450000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101926:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143450248095394,
        "sysisattachment" : "5241734",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5241734,
        "size" : 991,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143264436,
        "syssize" : 991,
        "sysdate" : 1651143450000,
        "haslayout" : "1",
        "topparent" : "5241734",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241734,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143450000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register?lang=en",
        "modified" : 1651073215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143450248095394,
        "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
        "syscollection" : "default"
      },
      "Title" : "TRCITIATBOUTR, Integration Instruction ATB Out Register",
      "Uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBOUTR--Integration-Instruction-ATB-Out-Register",
      "Excerpt" : "TRCITIATBOUTR, Integration Instruction ATB Out Register The TRCITIATBOUTR sets the state ... These output pins are listed in TRCITIATBOUTR bit assignments. ... This is a write-only register.",
      "FirstSentences" : "TRCITIATBOUTR, Integration Instruction ATB Out Register The TRCITIATBOUTR sets the state of the output pins. These output pins are listed in TRCITIATBOUTR bit assignments. Usage constraints ..."
    }, {
      "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101926/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101926/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "document_number" : "101926",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241734",
        "sysurihash" : "8KoDYpsNNrIñTðWñ",
        "urihash" : "8KoDYpsNNrIñTðWñ",
        "sysuri" : "https://developer.arm.com/documentation/101926/0002/en",
        "systransactionid" : 877792,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241734,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651073215000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1651143449000,
        "permanentid" : "d79cadc5c161fc02811f7150b3aa0c29685ac82760a54f7620e590ed7c63",
        "syslanguage" : [ "English" ],
        "itemid" : "626960bf7e121f01fd22e062",
        "transactionid" : 877792,
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143449000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101926:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143449855336889,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4676,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143264436,
        "syssize" : 4676,
        "sysdate" : 1651143449000,
        "haslayout" : "1",
        "topparent" : "5241734",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241734,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143449000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0002/?lang=en",
        "modified" : 1651073215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143449855336889,
        "uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101926/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
    }, {
      "title" : "Integration test registers",
      "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "excerpt" : "Integration test registers The ETM-M85 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "firstSentences" : "Integration test registers The ETM-M85 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2623,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101926/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "document_number" : "101926",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5241734",
          "sysurihash" : "8KoDYpsNNrIñTðWñ",
          "urihash" : "8KoDYpsNNrIñTðWñ",
          "sysuri" : "https://developer.arm.com/documentation/101926/0002/en",
          "systransactionid" : 877792,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1650931200000,
          "topparentid" : 5241734,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651073215000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651143449000,
          "permanentid" : "d79cadc5c161fc02811f7150b3aa0c29685ac82760a54f7620e590ed7c63",
          "syslanguage" : [ "English" ],
          "itemid" : "626960bf7e121f01fd22e062",
          "transactionid" : 877792,
          "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1651143449000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101926:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651143449855336889,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4676,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651143264436,
          "syssize" : 4676,
          "sysdate" : 1651143449000,
          "haslayout" : "1",
          "topparent" : "5241734",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241734,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0002-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651143449000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101926/0002/?lang=en",
          "modified" : 1651073215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1651143449855336889,
          "uri" : "https://developer.arm.com/documentation/101926/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101926/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101926/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration test registers ",
        "document_number" : "101926",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5241734",
        "sysurihash" : "6UGOKlFlmVpaMF2Q",
        "urihash" : "6UGOKlFlmVpaMF2Q",
        "sysuri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
        "systransactionid" : 877792,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1650931200000,
        "topparentid" : 5241734,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651073215000,
        "sysconcepts" : "integration test ; signals ; ATB ; ETM ; topology ; M85 ; first set ; bus protocols ; level trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5241734,
        "parentitem" : "626960bf7e121f01fd22e062",
        "concepts" : "integration test ; signals ; ATB ; ETM ; topology ; M85 ; first set ; bus protocols ; level trace",
        "documenttype" : "html",
        "isattachment" : "5241734",
        "sysindexeddate" : 1651143449000,
        "permanentid" : "2215b84d588b5bf97575f79f7a8471e0cbafc4c67227271631f0ffd6e9d8",
        "syslanguage" : [ "English" ],
        "itemid" : "626960c17e121f01fd22e0b0",
        "transactionid" : 877792,
        "title" : "Integration test registers ",
        "products" : [ "Cortex-M85" ],
        "date" : 1651143449000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101926:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651143449717381251,
        "sysisattachment" : "5241734",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5241734,
        "size" : 1859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651143264436,
        "syssize" : 1859,
        "sysdate" : 1651143449000,
        "haslayout" : "1",
        "topparent" : "5241734",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241734,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0002-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651143449000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0002/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "modified" : 1651073215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651143449717381251,
        "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "Integration test registers",
      "Uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers",
      "Excerpt" : "Integration test registers The ETM-M85 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "FirstSentences" : "Integration test registers The ETM-M85 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCITIATBINR, Integration Instruction ATB In Register ",
      "document_number" : "101926",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5241734",
      "sysurihash" : "EL92o1eouFYvañvN",
      "urihash" : "EL92o1eouFYvañvN",
      "sysuri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
      "systransactionid" : 877792,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650931200000,
      "topparentid" : 5241734,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651073215000,
      "sysconcepts" : "input pins ; registers ; assignments ; configurations ; signals ; physical state ; integration test ; Usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "attachmentparentid" : 5241734,
      "parentitem" : "626960bf7e121f01fd22e062",
      "concepts" : "input pins ; registers ; assignments ; configurations ; signals ; physical state ; integration test ; Usage constraints",
      "documenttype" : "html",
      "isattachment" : "5241734",
      "sysindexeddate" : 1651143450000,
      "permanentid" : "da1a410e7a108aa1772401eb9131c6f9302c8a10c6b6b1f27d97211acfa6",
      "syslanguage" : [ "English" ],
      "itemid" : "626960c17e121f01fd22e0b3",
      "transactionid" : 877792,
      "title" : "TRCITIATBINR, Integration Instruction ATB In Register ",
      "products" : [ "Cortex-M85" ],
      "date" : 1651143450000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101926:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651143450282743002,
      "sysisattachment" : "5241734",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5241734,
      "size" : 1199,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651143264436,
      "syssize" : 1199,
      "sysdate" : 1651143450000,
      "haslayout" : "1",
      "topparent" : "5241734",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5241734,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "document_revision" : "0002-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651143450000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register?lang=en",
      "modified" : 1651073215000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651143450282743002,
      "uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
      "syscollection" : "default"
    },
    "Title" : "TRCITIATBINR, Integration Instruction ATB In Register",
    "Uri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101926/0002/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0002/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITIATBINR--Integration-Instruction-ATB-In-Register",
    "Excerpt" : "Table 1. ... The TRCITIATBINR bit values always correspond to the physical state of the input pins. TRCITIATBINR, Integration Instruction ATB In Register ProcessorsMicrocontrollerCortex- ...",
    "FirstSentences" : "TRCITIATBINR, Integration Instruction ATB In Register The TRCITIATBINR reads the state of the input pins. The input pins are listed in TRCITIATBINR bit assignments. Usage constraints Available ..."
  }, {
    "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61fa619e2dd99944d0514955",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "excerpt" : "Change ... First release for r0p0 EAC. ... First release for r0p4 EAC ... First release for r0p5 REL ... Your access to the information in this document is conditional upon your acceptance ...",
    "firstSentences" : "Arm® CoreLink™ PCK‑600 Power Control Kit Revision: r0p5 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 101150_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101150/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/101150/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
        "document_number" : "101150",
        "document_version" : "0005",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4965287",
        "sysurihash" : "etv7AJ0a8uru2TAS",
        "urihash" : "etv7AJ0a8uru2TAS",
        "sysuri" : "https://developer.arm.com/documentation/101150/0005/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1643328000000,
        "topparentid" : 4965287,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643798941000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649148658000,
        "permanentid" : "02dafbca040c4fd1885f50ffcf403951994f2b18e5e099ca69c0e2e03fa7",
        "syslanguage" : [ "English" ],
        "itemid" : "61fa619d2dd99944d05148ff",
        "transactionid" : 864256,
        "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
        "products" : [ "CoreLink PCK-600 Power Control Kit" ],
        "date" : 1649148651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101150:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148651083226625,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148324340,
        "syssize" : 5231,
        "sysdate" : 1649148651000,
        "haslayout" : "1",
        "topparent" : "4965287",
        "label_version" : "0005",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4965287,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
        "wordcount" : 341,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "document_revision" : "0005-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101150/0005/?lang=en",
        "modified" : 1643798941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148651083226625,
        "uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101150/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101150/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/101150/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
        "document_number" : "101150",
        "document_version" : "0005",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4965287",
        "sysurihash" : "etv7AJ0a8uru2TAS",
        "urihash" : "etv7AJ0a8uru2TAS",
        "sysuri" : "https://developer.arm.com/documentation/101150/0005/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1643328000000,
        "topparentid" : 4965287,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643798941000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649148658000,
        "permanentid" : "02dafbca040c4fd1885f50ffcf403951994f2b18e5e099ca69c0e2e03fa7",
        "syslanguage" : [ "English" ],
        "itemid" : "61fa619d2dd99944d05148ff",
        "transactionid" : 864256,
        "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
        "products" : [ "CoreLink PCK-600 Power Control Kit" ],
        "date" : 1649148651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101150:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148651083226625,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148324340,
        "syssize" : 5231,
        "sysdate" : 1649148651000,
        "haslayout" : "1",
        "topparent" : "4965287",
        "label_version" : "0005",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4965287,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
        "wordcount" : 341,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "document_revision" : "0005-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101150/0005/?lang=en",
        "modified" : 1643798941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148651083226625,
        "uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101150/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ..."
    }, {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "excerpt" : "Not following these requirements might result in system failure or damage. Requirements for the system. ... You must not assume any timing information that is not explicit in the diagrams.",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "printableUri" : "https://developer.arm.com/documentation/101150/0005/en",
        "clickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
          "document_number" : "101150",
          "document_version" : "0005",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4965287",
          "sysurihash" : "etv7AJ0a8uru2TAS",
          "urihash" : "etv7AJ0a8uru2TAS",
          "sysuri" : "https://developer.arm.com/documentation/101150/0005/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1643328000000,
          "topparentid" : 4965287,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643798941000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649148658000,
          "permanentid" : "02dafbca040c4fd1885f50ffcf403951994f2b18e5e099ca69c0e2e03fa7",
          "syslanguage" : [ "English" ],
          "itemid" : "61fa619d2dd99944d05148ff",
          "transactionid" : 864256,
          "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
          "products" : [ "CoreLink PCK-600 Power Control Kit" ],
          "date" : 1649148651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101150:0005:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148651083226625,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5231,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148324340,
          "syssize" : 5231,
          "sysdate" : 1649148651000,
          "haslayout" : "1",
          "topparent" : "4965287",
          "label_version" : "0005",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4965287,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
          "wordcount" : 341,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
          "document_revision" : "0005-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148658000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101150/0005/?lang=en",
          "modified" : 1643798941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148651083226625,
          "uri" : "https://developer.arm.com/documentation/101150/0005/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en",
        "ClickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "101150",
        "document_version" : "0005",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4965287",
        "sysurihash" : "cFCnid2J2Q3alaPf",
        "urihash" : "cFCnid2J2Q3alaPf",
        "sysuri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1643328000000,
        "topparentid" : 4965287,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643798941000,
        "sysconcepts" : "arm ; conventions ; meaning ; system failure ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations ; abbreviation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
        "attachmentparentid" : 4965287,
        "parentitem" : "61fa619d2dd99944d05148ff",
        "concepts" : "arm ; conventions ; meaning ; system failure ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations ; abbreviation",
        "documenttype" : "html",
        "isattachment" : "4965287",
        "sysindexeddate" : 1649148658000,
        "permanentid" : "3afa9ceac1adb8865baa216995da7a0ffa3396b8d7bbae3e41242c321db1",
        "syslanguage" : [ "English" ],
        "itemid" : "61fa619d2dd99944d0514904",
        "transactionid" : 864256,
        "title" : "Conventions ",
        "products" : [ "CoreLink PCK-600 Power Control Kit" ],
        "date" : 1649148650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101150:0005:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148650998282503,
        "sysisattachment" : "4965287",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4965287,
        "size" : 2591,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148324309,
        "syssize" : 2591,
        "sysdate" : 1649148650000,
        "haslayout" : "1",
        "topparent" : "4965287",
        "label_version" : "0005",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4965287,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
        "wordcount" : 193,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "document_revision" : "0005-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101150/0005/Introduction/Conventions?lang=en",
        "modified" : 1643798941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148650998282503,
        "uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/Introduction/Conventions",
      "Excerpt" : "Not following these requirements might result in system failure or damage. Requirements for the system. ... You must not assume any timing information that is not explicit in the diagrams.",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "excerpt" : "Intended audience This book is written for system designers and programmers who are designing or programming ... Intended audience Systems IPFabricCoreLink InterconnectCoreLink PCK-600 (power ...",
      "firstSentences" : "Intended audience This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the PCK-600. Intended audience Systems ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "printableUri" : "https://developer.arm.com/documentation/101150/0005/en",
        "clickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
          "document_number" : "101150",
          "document_version" : "0005",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4965287",
          "sysurihash" : "etv7AJ0a8uru2TAS",
          "urihash" : "etv7AJ0a8uru2TAS",
          "sysuri" : "https://developer.arm.com/documentation/101150/0005/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1643328000000,
          "topparentid" : 4965287,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643798941000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649148658000,
          "permanentid" : "02dafbca040c4fd1885f50ffcf403951994f2b18e5e099ca69c0e2e03fa7",
          "syslanguage" : [ "English" ],
          "itemid" : "61fa619d2dd99944d05148ff",
          "transactionid" : 864256,
          "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
          "products" : [ "CoreLink PCK-600 Power Control Kit" ],
          "date" : 1649148651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101150:0005:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148651083226625,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5231,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148324340,
          "syssize" : 5231,
          "sysdate" : 1649148651000,
          "haslayout" : "1",
          "topparent" : "4965287",
          "label_version" : "0005",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4965287,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
          "wordcount" : 341,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
          "document_revision" : "0005-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148658000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101150/0005/?lang=en",
          "modified" : 1643798941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148651083226625,
          "uri" : "https://developer.arm.com/documentation/101150/0005/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101150/0005/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en",
        "ClickUri" : "https://developer.arm.com/documentation/101150/0005/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\ ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 PCK\\u2011600 Power Control Kit Technical Reference Manual Revision: r0p5 Release Information Issue Date Confidentiality Change 0000-00 24 January 2018 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "101150",
        "document_version" : "0005",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4965287",
        "sysurihash" : "yniv5AEolXUñFi2j",
        "urihash" : "yniv5AEolXUñFi2j",
        "sysuri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643328000000,
        "topparentid" : 4965287,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643798941000,
        "sysconcepts" : "designing ; Intended audience ; SoC ; Chip ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
        "attachmentparentid" : 4965287,
        "parentitem" : "61fa619d2dd99944d05148ff",
        "concepts" : "designing ; Intended audience ; SoC ; Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "4965287",
        "sysindexeddate" : 1649148658000,
        "permanentid" : "44526d380e6667eab98a5b52b8d7ad50d9dd9a3ad02e69b158bfbc573412",
        "syslanguage" : [ "English" ],
        "itemid" : "61fa619d2dd99944d0514903",
        "transactionid" : 864256,
        "title" : "Intended audience ",
        "products" : [ "CoreLink PCK-600 Power Control Kit" ],
        "date" : 1649148650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101150:0005:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148650948112493,
        "sysisattachment" : "4965287",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4965287,
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148324309,
        "syssize" : 246,
        "sysdate" : 1649148650000,
        "haslayout" : "1",
        "topparent" : "4965287",
        "label_version" : "0005",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4965287,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
        "document_revision" : "0005-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101150/0005/Introduction/Intended-audience?lang=en",
        "modified" : 1643798941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148650948112493,
        "uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/101150/0005/Introduction/Intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/Introduction/Intended-audience",
      "Excerpt" : "Intended audience This book is written for system designers and programmers who are designing or programming ... Intended audience Systems IPFabricCoreLink InterconnectCoreLink PCK-600 (power ...",
      "FirstSentences" : "Intended audience This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the PCK-600. Intended audience Systems ..."
    } ],
    "totalNumberOfChildResults" : 46,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
      "document_number" : "101150",
      "document_version" : "0005",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4965287",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "Yr5NK6qou4H5oYYz",
      "urihash" : "Yr5NK6qou4H5oYYz",
      "sysuri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1643328000000,
      "topparentid" : 4965287,
      "numberofpages" : 68,
      "sysconcepts" : "power modes ; PPU ; interfacing ; controls ; synchronizers ; configurations ; signals ; documentation ; deassertion ; quiescence entry ; pstate ; reset de-assertion ; quiescence ; clock ; configuration parameters ; usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651" ],
      "attachmentparentid" : 4965287,
      "parentitem" : "61fa619d2dd99944d05148ff",
      "concepts" : "power modes ; PPU ; interfacing ; controls ; synchronizers ; configurations ; signals ; documentation ; deassertion ; quiescence entry ; pstate ; reset de-assertion ; quiescence ; clock ; configuration parameters ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "4965287",
      "sysindexeddate" : 1649148659000,
      "permanentid" : "960d893d19e11e4b10d453534ca53f7cefca77ccb88c49be24a9d8c90e59",
      "syslanguage" : [ "English" ],
      "itemid" : "61fa619e2dd99944d0514955",
      "transactionid" : 864256,
      "title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual ",
      "subject" : "This book describes the functionality of the components in the Arm\n            CoreLink\n            PCK‑600 Power Control Kit. It also provides the programming information and the signal descriptions.",
      "date" : 1649148652000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101150:0005:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148652167723951,
      "sysisattachment" : "4965287",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4965287,
      "size" : 762386,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61fa619e2dd99944d0514955",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148325920,
      "syssubject" : "This book describes the functionality of the components in the Arm\n            CoreLink\n            PCK‑600 Power Control Kit. It also provides the programming information and the signal descriptions.",
      "syssize" : 762386,
      "sysdate" : 1649148652000,
      "topparent" : "4965287",
      "author" : "Arm Ltd.",
      "label_version" : "0005",
      "systopparentid" : 4965287,
      "content_description" : "This book describes the functionality of the components in the Arm CoreLink PCK600 Power Control Kit . It also provides the programming information and the signal descriptions.",
      "wordcount" : 1346,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148659000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61fa619e2dd99944d0514955",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148652167723951,
      "uri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink PCK600 Power Control Kit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61fa619e2dd99944d0514955",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101150/0005/en/pdf/corelink_pck600_power_control_kit_trm_101150_0005_01_en.pdf",
    "Excerpt" : "Change ... First release for r0p0 EAC. ... First release for r0p4 EAC ... First release for r0p5 REL ... Your access to the information in this document is conditional upon your acceptance ...",
    "FirstSentences" : "Arm® CoreLink™ PCK‑600 Power Control Kit Revision: r0p5 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 101150_ ..."
  }, {
    "title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "ñh3a4VYAsUðñCBIR",
        "urihash" : "ñh3a4VYAsUðñCBIR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151594000,
        "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9b7f45f0b1fbf3a832b",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649151593000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151593991348116,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4734,
        "sysdate" : 1649151593000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 309,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151593991348116,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug descriptions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "firstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug descriptions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "gñHN1UnintAt5iPX",
        "urihash" : "gñHN1UnintAt5iPX",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152057000,
        "permanentid" : "50f2ca071f7cd38d70c6c055a2e4b80af96265776c56883c41a212be9ff8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8447",
        "transactionid" : 864327,
        "title" : "Debug descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152057000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152057659484526,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 1046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 1046,
        "sysdate" : 1649152057000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152057000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152057659484526,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Debug descriptions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "Excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "FirstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "VTdCF5NGExyVFYXR",
        "urihash" : "VTdCF5NGExyVFYXR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "e17cc116c828a62b9c7aba8fb2940122e48c6a6e439603aa76f6869f6700",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bef45f0b1fbf3a851d",
        "transactionid" : 864327,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054197332361,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 4320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4320,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054197332361,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ..."
    }, {
      "title" : "Watchpoint debug events",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "firstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Watchpoint debug events ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "NwQolGEh1XUBnTIE",
        "urihash" : "NwQolGEh1XUBnTIE",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "628889a2654864e0968b75cd47dac8a6c7564e6677f1b5af08318f1b8aa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8450",
        "transactionid" : 864327,
        "title" : "Watchpoint debug events ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054049131174,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 478,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054049131174,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "syscollection" : "default"
      },
      "Title" : "Watchpoint debug events",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "Excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "FirstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ..."
    } ],
    "totalNumberOfChildResults" : 496,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "document_number" : "102226",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599472",
      "sysauthor" : "ARM",
      "sysurihash" : "MiLNUUxQTrP1dyQM",
      "urihash" : "MiLNUUxQTrP1dyQM",
      "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A78, Cortex-A78C",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599472,
      "numberofpages" : 702,
      "sysconcepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599472,
      "parentitem" : "6193c9b7f45f0b1fbf3a832b",
      "concepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4599472",
      "sysindexeddate" : 1649152057000,
      "permanentid" : "69c1609167c0cf8da04ce06d67e4b6709525097b0ac2902e45e43031fc88",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c9bef45f0b1fbf3a85dd",
      "transactionid" : 864327,
      "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649152056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102226:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152056910695024,
      "sysisattachment" : "4599472",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599472,
      "size" : 2837468,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151418800,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2837468,
      "sysdate" : 1649152056000,
      "topparent" : "4599472",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4599472,
      "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5459,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152057000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152056910695024,
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ..."
  }, {
    "title" : "Arm GPU Best Practices Developer Guide",
    "uri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4f9b7c3b04f2bd53e1c65",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "excerpt" : "Issue ... Initial release ... First release of version 3.0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has ...",
    "firstSentences" : "Arm® GPU Best Practices Version 3.0 Developer Guide Non-Conﬁdential Copyright © 2017, 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101897_0300_02_en Arm® GPU Best ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm GPU Best Practices Developer Guide",
      "uri" : "https://developer.arm.com/documentation/101897/0300/en",
      "printableUri" : "https://developer.arm.com/documentation/101897/0300/en",
      "clickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
      "excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm GPU Best Practices Developer Guide ",
        "document_number" : "101897",
        "document_version" : "0300",
        "content_type" : "guide",
        "systopparent" : "5318853",
        "sysurihash" : "dDNDuAChRcpw7eG9",
        "urihash" : "dDNDuAChRcpw7eG9",
        "sysuri" : "https://developer.arm.com/documentation/101897/0300/en",
        "systransactionid" : 943220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659312000000,
        "topparentid" : 5318853,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660221877000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1660557045000,
        "permanentid" : "1f4ddd3f75978d3d8c273f62a7879755656ef40c95df0ba31551574446f7",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4f9b5c3b04f2bd53e1bf7",
        "transactionid" : 943220,
        "title" : "Arm GPU Best Practices Developer Guide ",
        "products" : [ "Mali Graphics Debugger Professional" ],
        "date" : 1660557045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101897:0300:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers" ],
        "audience" : [ "graphicsDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660557045903390980,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660557015652,
        "syssize" : 4773,
        "sysdate" : 1660557045000,
        "haslayout" : "1",
        "topparent" : "5318853",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318853,
        "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0300-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660557045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101897/0300/?lang=en",
        "modified" : 1660221877000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660557045903390980,
        "uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "syscollection" : "default"
      },
      "Title" : "Arm GPU Best Practices Developer Guide",
      "Uri" : "https://developer.arm.com/documentation/101897/0300/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en",
      "ClickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
      "Excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ..."
    },
    "childResults" : [ {
      "title" : "Arm GPU Best Practices Developer Guide",
      "uri" : "https://developer.arm.com/documentation/101897/0300/en",
      "printableUri" : "https://developer.arm.com/documentation/101897/0300/en",
      "clickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
      "excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm GPU Best Practices Developer Guide ",
        "document_number" : "101897",
        "document_version" : "0300",
        "content_type" : "guide",
        "systopparent" : "5318853",
        "sysurihash" : "dDNDuAChRcpw7eG9",
        "urihash" : "dDNDuAChRcpw7eG9",
        "sysuri" : "https://developer.arm.com/documentation/101897/0300/en",
        "systransactionid" : 943220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659312000000,
        "topparentid" : 5318853,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660221877000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1660557045000,
        "permanentid" : "1f4ddd3f75978d3d8c273f62a7879755656ef40c95df0ba31551574446f7",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4f9b5c3b04f2bd53e1bf7",
        "transactionid" : 943220,
        "title" : "Arm GPU Best Practices Developer Guide ",
        "products" : [ "Mali Graphics Debugger Professional" ],
        "date" : 1660557045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101897:0300:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers" ],
        "audience" : [ "graphicsDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660557045903390980,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660557015652,
        "syssize" : 4773,
        "sysdate" : 1660557045000,
        "haslayout" : "1",
        "topparent" : "5318853",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318853,
        "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0300-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660557045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101897/0300/?lang=en",
        "modified" : 1660221877000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660557045903390980,
        "uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "syscollection" : "default"
      },
      "Title" : "Arm GPU Best Practices Developer Guide",
      "Uri" : "https://developer.arm.com/documentation/101897/0300/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en",
      "ClickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
      "Excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ..."
    }, {
      "title" : "sRGB textures",
      "uri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "printableUri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "clickUri" : "https://developer.arm.com/documentation/101897/0300/Buffers-and-textures/sRGB-textures?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "excerpt" : "sRGB textures sRGB textures are natively supported in Arm GPU hardware. Both sampling from and rendering or blending to an sRGB surface comes at no performance cost. ... Color formats.",
      "firstSentences" : "sRGB textures sRGB textures are natively supported in Arm GPU hardware. Both sampling from and rendering or blending to an sRGB surface comes at no performance cost. sRGB textures have a better ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm GPU Best Practices Developer Guide",
        "uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "printableUri" : "https://developer.arm.com/documentation/101897/0300/en",
        "clickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
        "excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm GPU Best Practices Developer Guide ",
          "document_number" : "101897",
          "document_version" : "0300",
          "content_type" : "guide",
          "systopparent" : "5318853",
          "sysurihash" : "dDNDuAChRcpw7eG9",
          "urihash" : "dDNDuAChRcpw7eG9",
          "sysuri" : "https://developer.arm.com/documentation/101897/0300/en",
          "systransactionid" : 943220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659312000000,
          "topparentid" : 5318853,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1660221877000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1660557045000,
          "permanentid" : "1f4ddd3f75978d3d8c273f62a7879755656ef40c95df0ba31551574446f7",
          "syslanguage" : [ "English" ],
          "itemid" : "62f4f9b5c3b04f2bd53e1bf7",
          "transactionid" : 943220,
          "title" : "Arm GPU Best Practices Developer Guide ",
          "products" : [ "Mali Graphics Debugger Professional" ],
          "date" : 1660557045000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101897:0300:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers" ],
          "audience" : [ "graphicsDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1660557045903390980,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1660557015652,
          "syssize" : 4773,
          "sysdate" : 1660557045000,
          "haslayout" : "1",
          "topparent" : "5318853",
          "label_version" : "0300",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318853,
          "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0300-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1660557045000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101897/0300/?lang=en",
          "modified" : 1660221877000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1660557045903390980,
          "uri" : "https://developer.arm.com/documentation/101897/0300/en",
          "syscollection" : "default"
        },
        "Title" : "Arm GPU Best Practices Developer Guide",
        "Uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en",
        "ClickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
        "Excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "sRGB textures ",
        "document_number" : "101897",
        "document_version" : "0300",
        "content_type" : "guide",
        "systopparent" : "5318853",
        "sysurihash" : "8nJalñz0KifMmodg",
        "urihash" : "8nJalñz0KifMmodg",
        "sysuri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
        "systransactionid" : 943220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1659312000000,
        "topparentid" : 5318853,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660221877000,
        "sysconcepts" : "textures ; color quality ; formats ; rendering ; Arm ; optimization ; increases bandwidth ; wider float ; offline compressed ; GPU hardware ; framebuffers ; Prerequisites",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5318853,
        "parentitem" : "62f4f9b5c3b04f2bd53e1bf7",
        "concepts" : "textures ; color quality ; formats ; rendering ; Arm ; optimization ; increases bandwidth ; wider float ; offline compressed ; GPU hardware ; framebuffers ; Prerequisites",
        "documenttype" : "html",
        "isattachment" : "5318853",
        "sysindexeddate" : 1660557045000,
        "permanentid" : "04e444262e773835f438ff2d45ac57274809483e7079a203d3c52ea6df84",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4f9b6c3b04f2bd53e1c3b",
        "transactionid" : 943220,
        "title" : "sRGB textures ",
        "products" : [ "Mali Graphics Debugger Professional" ],
        "date" : 1660557045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101897:0300:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers" ],
        "audience" : [ "graphicsDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660557045838016178,
        "sysisattachment" : "5318853",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5318853,
        "size" : 1235,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101897/0300/Buffers-and-textures/sRGB-textures?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660557015637,
        "syssize" : 1235,
        "sysdate" : 1660557045000,
        "haslayout" : "1",
        "topparent" : "5318853",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318853,
        "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0300-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660557045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/Buffers-and-textures/sRGB-textures?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101897/0300/Buffers-and-textures/sRGB-textures?lang=en",
        "modified" : 1660221877000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660557045838016178,
        "uri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
        "syscollection" : "default"
      },
      "Title" : "sRGB textures",
      "Uri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "ClickUri" : "https://developer.arm.com/documentation/101897/0300/Buffers-and-textures/sRGB-textures?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/Buffers-and-textures/sRGB-textures",
      "Excerpt" : "sRGB textures sRGB textures are natively supported in Arm GPU hardware. Both sampling from and rendering or blending to an sRGB surface comes at no performance cost. ... Color formats.",
      "FirstSentences" : "sRGB textures sRGB textures are natively supported in Arm GPU hardware. Both sampling from and rendering or blending to an sRGB surface comes at no performance cost. sRGB textures have a better ..."
    }, {
      "title" : "CPU overheads",
      "uri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "printableUri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "clickUri" : "https://developer.arm.com/documentation/101897/0300/CPU-overheads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "excerpt" : "OpenGL ES CPU memory mapping By using glMapBufferRange(), OpenGL ES provides direct access to buffer objects that are mapped into ... CPU overheads markdownpandochardwaresoftwarecontent models",
      "firstSentences" : "CPU overheads There are various ways to reduce CPU overheads to increase efficiency and reduce software processing costs. To reduce CPU overheads, consider using: shader compilation, pipeline ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm GPU Best Practices Developer Guide",
        "uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "printableUri" : "https://developer.arm.com/documentation/101897/0300/en",
        "clickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
        "excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm GPU Best Practices Developer Guide ",
          "document_number" : "101897",
          "document_version" : "0300",
          "content_type" : "guide",
          "systopparent" : "5318853",
          "sysurihash" : "dDNDuAChRcpw7eG9",
          "urihash" : "dDNDuAChRcpw7eG9",
          "sysuri" : "https://developer.arm.com/documentation/101897/0300/en",
          "systransactionid" : 943220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659312000000,
          "topparentid" : 5318853,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1660221877000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1660557045000,
          "permanentid" : "1f4ddd3f75978d3d8c273f62a7879755656ef40c95df0ba31551574446f7",
          "syslanguage" : [ "English" ],
          "itemid" : "62f4f9b5c3b04f2bd53e1bf7",
          "transactionid" : 943220,
          "title" : "Arm GPU Best Practices Developer Guide ",
          "products" : [ "Mali Graphics Debugger Professional" ],
          "date" : 1660557045000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101897:0300:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers" ],
          "audience" : [ "graphicsDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1660557045903390980,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1660557015652,
          "syssize" : 4773,
          "sysdate" : 1660557045000,
          "haslayout" : "1",
          "topparent" : "5318853",
          "label_version" : "0300",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318853,
          "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0300-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1660557045000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101897/0300/?lang=en",
          "modified" : 1660221877000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1660557045903390980,
          "uri" : "https://developer.arm.com/documentation/101897/0300/en",
          "syscollection" : "default"
        },
        "Title" : "Arm GPU Best Practices Developer Guide",
        "Uri" : "https://developer.arm.com/documentation/101897/0300/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en",
        "ClickUri" : "https://developer.arm.com/documentation/101897/0300/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en",
        "Excerpt" : "Copyright \\u00A9 2017, 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE GPU Best Practices Developer Guide Version 3.0 Release information Issue Date Confidentiality Change 0100-01 27 October 2017 Non-Confidential Initial release 0101-00 30 June 2019 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPU overheads ",
        "document_number" : "101897",
        "document_version" : "0300",
        "content_type" : "guide",
        "systopparent" : "5318853",
        "sysurihash" : "iC6dL3Ks90rEoGQ1",
        "urihash" : "iC6dL3Ks90rEoGQ1",
        "sysuri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
        "systransactionid" : 943220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659312000000,
        "topparentid" : 5318853,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660221877000,
        "sysconcepts" : "command buffers ; descriptor sets ; shader compilation ; CPU overheads ; memory ; program linkage ; pipeline creation ; OpenGL ; vkAllocateMemory ; call internally ; GPU hardware ; address space ; direct access ; processing costs ; applications ; glMapBufferRange",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5318853,
        "parentitem" : "62f4f9b5c3b04f2bd53e1bf7",
        "concepts" : "command buffers ; descriptor sets ; shader compilation ; CPU overheads ; memory ; program linkage ; pipeline creation ; OpenGL ; vkAllocateMemory ; call internally ; GPU hardware ; address space ; direct access ; processing costs ; applications ; glMapBufferRange",
        "documenttype" : "html",
        "isattachment" : "5318853",
        "sysindexeddate" : 1660557045000,
        "permanentid" : "bf8c506ef103f3fc7d8bf3ad6c593f374f5b4ca1cb89de4acfb64c4c7011",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4f9b5c3b04f2bd53e1c12",
        "transactionid" : 943220,
        "title" : "CPU overheads ",
        "products" : [ "Mali Graphics Debugger Professional" ],
        "date" : 1660557045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101897:0300:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers" ],
        "audience" : [ "graphicsDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660557045795923208,
        "sysisattachment" : "5318853",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5318853,
        "size" : 2326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101897/0300/CPU-overheads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660557015637,
        "syssize" : 2326,
        "sysdate" : 1660557045000,
        "haslayout" : "1",
        "topparent" : "5318853",
        "label_version" : "0300",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318853,
        "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
        "wordcount" : 178,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0300-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660557045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101897/0300/CPU-overheads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101897/0300/CPU-overheads?lang=en",
        "modified" : 1660221877000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660557045795923208,
        "uri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
        "syscollection" : "default"
      },
      "Title" : "CPU overheads",
      "Uri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "ClickUri" : "https://developer.arm.com/documentation/101897/0300/CPU-overheads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/CPU-overheads",
      "Excerpt" : "OpenGL ES CPU memory mapping By using glMapBufferRange(), OpenGL ES provides direct access to buffer objects that are mapped into ... CPU overheads markdownpandochardwaresoftwarecontent models",
      "FirstSentences" : "CPU overheads There are various ways to reduce CPU overheads to increase efficiency and reduce software processing costs. To reduce CPU overheads, consider using: shader compilation, pipeline ..."
    } ],
    "totalNumberOfChildResults" : 102,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm GPU Best Practices Developer Guide ",
      "document_number" : "101897",
      "document_version" : "0300",
      "content_type" : "guide",
      "systopparent" : "5318853",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "8J1iQ3q30mAYnT4P",
      "urihash" : "8J1iQ3q30mAYnT4P",
      "sysuri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
      "keywords" : "markdown, pandoc, hardware, software, content models",
      "systransactionid" : 943220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659312000000,
      "topparentid" : 5318853,
      "numberofpages" : 115,
      "sysconcepts" : "optimization techniques ; negatively impacted ; draw calls ; memory bandwidth ; pipelining ; optimizations ; CPU ; GPU ; command buffers ; fragment shading ; shaders ; bottlenecks ; fragment shaders ; Arm Limited ; vertex shading ; attachments",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5318853,
      "parentitem" : "62f4f9b5c3b04f2bd53e1bf7",
      "concepts" : "optimization techniques ; negatively impacted ; draw calls ; memory bandwidth ; pipelining ; optimizations ; CPU ; GPU ; command buffers ; fragment shading ; shaders ; bottlenecks ; fragment shaders ; Arm Limited ; vertex shading ; attachments",
      "documenttype" : "pdf",
      "isattachment" : "5318853",
      "sysindexeddate" : 1660557048000,
      "permanentid" : "ca76501f027fe383b178ffd5d18f07074705375d739ebb8f3f7bfe4ec9d8",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4f9b7c3b04f2bd53e1c65",
      "transactionid" : 943220,
      "title" : "Arm GPU Best Practices Developer Guide ",
      "subject" : "This guide provides recommendations for efficient API usage on Mali GPUs",
      "date" : 1660557047000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101897:0300:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers" ],
      "audience" : [ "graphicsDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660557047812901136,
      "sysisattachment" : "5318853",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5318853,
      "size" : 1213086,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4f9b7c3b04f2bd53e1c65",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660557018475,
      "syssubject" : "This guide provides recommendations for efficient API usage on Mali GPUs",
      "syssize" : 1213086,
      "sysdate" : 1660557047000,
      "topparent" : "5318853",
      "author" : "Arm Ltd.",
      "label_version" : "0300",
      "systopparentid" : 5318853,
      "content_description" : "This guide provides recommendations for efficient API usage on Mali GPUs",
      "wordcount" : 3010,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660557048000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4f9b7c3b04f2bd53e1c65",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660557047812901136,
      "uri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm GPU Best Practices Developer Guide",
    "Uri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4f9b7c3b04f2bd53e1c65",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101897/0300/en/pdf/arm_gpu_best_practices_developer_guide_101897_0300_02_en.pdf",
    "Excerpt" : "Issue ... Initial release ... First release of version 3.0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has ...",
    "FirstSentences" : "Arm® GPU Best Practices Version 3.0 Developer Guide Non-Conﬁdential Copyright © 2017, 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101897_0300_02_en Arm® GPU Best ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/101799/0002/Functional-description/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r0p1 No functional changes r0p2 No functional changes Revisions",
    "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r0p1 No functional changes r0p2 No functional changes Revisions",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101799/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101799/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101799",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230928",
        "sysurihash" : "TlRmlyalUM4vcTlj",
        "urihash" : "TlRmlyalUM4vcTlj",
        "sysuri" : "https://developer.arm.com/documentation/101799/0002/en",
        "systransactionid" : 866500,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422305000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1649422643000,
        "permanentid" : "76104d0263ca2cfc4f700b16ad75c34376ed132b289a62e9042752e792ae",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fe1caabfd7b3c13e9d8",
        "transactionid" : 866500,
        "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "A78AE" ],
        "date" : 1649422643000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101799:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422643082878512,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4904,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422348869,
        "syssize" : 4904,
        "sysdate" : 1649422643000,
        "haslayout" : "1",
        "topparent" : "5230928",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230928,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101799/0002/?lang=en",
        "modified" : 1649422305000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422643082878512,
        "uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101799/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions ... About this task The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. About this task The two registers are: ID ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101799",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230928",
          "sysurihash" : "TlRmlyalUM4vcTlj",
          "urihash" : "TlRmlyalUM4vcTlj",
          "sysuri" : "https://developer.arm.com/documentation/101799/0002/en",
          "systransactionid" : 866500,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230928,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422305000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649422643000,
          "permanentid" : "76104d0263ca2cfc4f700b16ad75c34376ed132b289a62e9042752e792ae",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fe1caabfd7b3c13e9d8",
          "transactionid" : 866500,
          "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422643000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101799:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422643082878512,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4904,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422348869,
          "syssize" : 4904,
          "sysdate" : 1649422643000,
          "haslayout" : "1",
          "topparent" : "5230928",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230928,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422643000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101799/0002/?lang=en",
          "modified" : 1649422305000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422643082878512,
          "uri" : "https://developer.arm.com/documentation/101799/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101799",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230928",
        "sysurihash" : "jFTSJDw3IxnglNCF",
        "urihash" : "jFTSJDw3IxnglNCF",
        "sysuri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422305000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230928,
        "parentitem" : "62502fe1caabfd7b3c13e9d8",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "5230928",
        "sysindexeddate" : 1649422690000,
        "permanentid" : "78239ab6bdb260daf1e226979495f71af61f7c1d9b59399fdeac4d423a5b",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fe2caabfd7b3c13e9e3",
        "transactionid" : 866502,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "A78AE" ],
        "date" : 1649422690000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101799:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422690460018110,
        "sysisattachment" : "5230928",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230928,
        "size" : 341,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422348869,
        "syssize" : 341,
        "sysdate" : 1649422690000,
        "haslayout" : "1",
        "topparent" : "5230928",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230928,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422690000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101799/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1649422305000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422690460018110,
        "uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions ... About this task The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. About this task The two registers are: ID ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. ... Table 1.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101799",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230928",
          "sysurihash" : "TlRmlyalUM4vcTlj",
          "urihash" : "TlRmlyalUM4vcTlj",
          "sysuri" : "https://developer.arm.com/documentation/101799/0002/en",
          "systransactionid" : 866500,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230928,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422305000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649422643000,
          "permanentid" : "76104d0263ca2cfc4f700b16ad75c34376ed132b289a62e9042752e792ae",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fe1caabfd7b3c13e9d8",
          "transactionid" : 866500,
          "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422643000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101799:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422643082878512,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4904,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422348869,
          "syssize" : 4904,
          "sysdate" : 1649422643000,
          "haslayout" : "1",
          "topparent" : "5230928",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230928,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422643000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101799/0002/?lang=en",
          "modified" : 1649422305000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422643082878512,
          "uri" : "https://developer.arm.com/documentation/101799/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101799",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230928",
        "sysurihash" : "BxMfP9r4fqñJCOFq",
        "urihash" : "BxMfP9r4fqñJCOFq",
        "sysuri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422305000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230928,
        "parentitem" : "62502fe1caabfd7b3c13e9d8",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "5230928",
        "sysindexeddate" : 1649422690000,
        "permanentid" : "ab7689cdd7d799419e4f1c6eb288c63e7860526cb10fc5763e2508d35f0a",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fe2caabfd7b3c13e9e5",
        "transactionid" : 866502,
        "title" : "Register summary ",
        "products" : [ "A78AE" ],
        "date" : 1649422690000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101799:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422690384506908,
        "sysisattachment" : "5230928",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230928,
        "size" : 578,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422348869,
        "syssize" : 578,
        "sysdate" : 1649422690000,
        "haslayout" : "1",
        "topparent" : "5230928",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230928,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422690000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101799/0002/Register-descriptions/Register-summary?lang=en",
        "modified" : 1649422305000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422690384506908,
        "uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101799/0002/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. ... Table 1.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/101799/0002/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "excerpt" : "Introduction Introduction",
      "firstSentences" : "Introduction Introduction",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101799",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230928",
          "sysurihash" : "TlRmlyalUM4vcTlj",
          "urihash" : "TlRmlyalUM4vcTlj",
          "sysuri" : "https://developer.arm.com/documentation/101799/0002/en",
          "systransactionid" : 866500,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230928,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422305000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649422643000,
          "permanentid" : "76104d0263ca2cfc4f700b16ad75c34376ed132b289a62e9042752e792ae",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fe1caabfd7b3c13e9d8",
          "transactionid" : 866500,
          "title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422643000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101799:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422643082878512,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4904,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422348869,
          "syssize" : 4904,
          "sysdate" : 1649422643000,
          "haslayout" : "1",
          "topparent" : "5230928",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230928,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422643000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101799/0002/?lang=en",
          "modified" : 1649422305000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422643082878512,
          "uri" : "https://developer.arm.com/documentation/101799/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101799/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101799/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "101799",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230928",
        "sysurihash" : "7nrmciYLK4Jgw04y",
        "urihash" : "7nrmciYLK4Jgw04y",
        "sysuri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648684800000,
        "topparentid" : 5230928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422305000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230928,
        "parentitem" : "62502fe1caabfd7b3c13e9d8",
        "documenttype" : "html",
        "isattachment" : "5230928",
        "sysindexeddate" : 1649422687000,
        "permanentid" : "8e0fcf38baa8e6f1b15ddb5d630e7ae9ee5aa5c1900d0ead3bc5cab44e5c",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fe2caabfd7b3c13e9da",
        "transactionid" : 866502,
        "title" : "Introduction ",
        "products" : [ "A78AE" ],
        "date" : 1649422687000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101799:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422687777066641,
        "sysisattachment" : "5230928",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230928,
        "size" : 26,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101799/0002/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422348869,
        "syssize" : 26,
        "sysdate" : 1649422687000,
        "haslayout" : "1",
        "topparent" : "5230928",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230928,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 1,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101799/0002/Introduction?lang=en",
        "modified" : 1649422305000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422687777066641,
        "uri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/101799/0002/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Introduction",
      "Excerpt" : "Introduction Introduction",
      "FirstSentences" : "Introduction Introduction"
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "101799",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5230928",
      "sysurihash" : "k7rhGuBT1k4XrSzP",
      "urihash" : "k7rhGuBT1k4XrSzP",
      "sysuri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
      "systransactionid" : 866502,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5230928,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422305000,
      "sysconcepts" : "functionality",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5230928,
      "parentitem" : "62502fe1caabfd7b3c13e9d8",
      "concepts" : "functionality",
      "documenttype" : "html",
      "isattachment" : "5230928",
      "sysindexeddate" : 1649422690000,
      "permanentid" : "5fd0dcfc88459a21ad468a1e18ad8004078dfea50ad89129a3806a43c619",
      "syslanguage" : [ "English" ],
      "itemid" : "62502fe2caabfd7b3c13e9e1",
      "transactionid" : 866502,
      "title" : "Revisions ",
      "products" : [ "A78AE" ],
      "date" : 1649422690000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101799:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649422690650139089,
      "sysisattachment" : "5230928",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230928,
      "size" : 176,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101799/0002/Functional-description/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649422348869,
      "syssize" : 176,
      "sysdate" : 1649422690000,
      "haslayout" : "1",
      "topparent" : "5230928",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230928,
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0002-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649422690000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101799/0002/Functional-description/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101799/0002/Functional-description/Revisions?lang=en",
      "modified" : 1649422305000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649422690650139089,
      "uri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101799/0002/Functional-description/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101799/0002/en/Functional-description/Revisions",
    "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r0p1 No functional changes r0p2 No functional changes Revisions",
    "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r0p1 No functional changes r0p2 No functional changes Revisions"
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/101395/0101/Functional-description/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Added support for Page-Based Hardware Attributes (PBHA).",
    "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Added support for Page-Based Hardware Attributes (PBHA). Added the Hybrid-mode.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101395/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230920",
        "sysurihash" : "Zxo1w99W6wpV4Myx",
        "urihash" : "Zxo1w99W6wpV4Myx",
        "sysuri" : "https://developer.arm.com/documentation/101395/0101/en",
        "systransactionid" : 866498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422322000,
        "sysconcepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649422413000,
        "permanentid" : "84389a206996bcb4071d6ed56d5a452ceff480918ef09fbc49298c00e80b",
        "syslanguage" : [ "English" ],
        "itemid" : "62502ff2caabfd7b3c13ea60",
        "transactionid" : 866498,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "A76AE" ],
        "date" : 1649422413000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101395:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422413872207980,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4728,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422344543,
        "syssize" : 4728,
        "sysdate" : 1649422413000,
        "haslayout" : "1",
        "topparent" : "5230920",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230920,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422413000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0101/?lang=en",
        "modified" : 1649422322000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422413872207980,
        "uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/101395/0101/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "excerpt" : "Introduction Introduction",
      "firstSentences" : "Introduction Introduction",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230920",
          "sysurihash" : "Zxo1w99W6wpV4Myx",
          "urihash" : "Zxo1w99W6wpV4Myx",
          "sysuri" : "https://developer.arm.com/documentation/101395/0101/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422322000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422413000,
          "permanentid" : "84389a206996bcb4071d6ed56d5a452ceff480918ef09fbc49298c00e80b",
          "syslanguage" : [ "English" ],
          "itemid" : "62502ff2caabfd7b3c13ea60",
          "transactionid" : 866498,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A76AE" ],
          "date" : 1649422413000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101395:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422413872207980,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4728,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422344543,
          "syssize" : 4728,
          "sysdate" : 1649422413000,
          "haslayout" : "1",
          "topparent" : "5230920",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230920,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422413000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0101/?lang=en",
          "modified" : 1649422322000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422413872207980,
          "uri" : "https://developer.arm.com/documentation/101395/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "101395",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230920",
        "sysurihash" : "KG35nkcjibfZaY1j",
        "urihash" : "KG35nkcjibfZaY1j",
        "sysuri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648684800000,
        "topparentid" : 5230920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422322000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230920,
        "parentitem" : "62502ff2caabfd7b3c13ea60",
        "documenttype" : "html",
        "isattachment" : "5230920",
        "sysindexeddate" : 1649422690000,
        "permanentid" : "15316b5b132426fa1143cb1d94874b75a107ebac0866cfe1ab4ef92f082b",
        "syslanguage" : [ "English" ],
        "itemid" : "62502ff2caabfd7b3c13ea62",
        "transactionid" : 866502,
        "title" : "Introduction ",
        "products" : [ "A76AE" ],
        "date" : 1649422690000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101395:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422690234332945,
        "sysisattachment" : "5230920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230920,
        "size" : 26,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0101/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422344543,
        "syssize" : 26,
        "sysdate" : 1649422690000,
        "haslayout" : "1",
        "topparent" : "5230920",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230920,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 1,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422690000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0101/Introduction?lang=en",
        "modified" : 1649422322000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422690234332945,
        "uri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0101/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Introduction",
      "Excerpt" : "Introduction Introduction",
      "FirstSentences" : "Introduction Introduction"
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "0x1 UDOT, SDOT instructions are implemented. ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... ID_AA64ISAR0_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0110 000 ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230920",
          "sysurihash" : "Zxo1w99W6wpV4Myx",
          "urihash" : "Zxo1w99W6wpV4Myx",
          "sysuri" : "https://developer.arm.com/documentation/101395/0101/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422322000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422413000,
          "permanentid" : "84389a206996bcb4071d6ed56d5a452ceff480918ef09fbc49298c00e80b",
          "syslanguage" : [ "English" ],
          "itemid" : "62502ff2caabfd7b3c13ea60",
          "transactionid" : 866498,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A76AE" ],
          "date" : 1649422413000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101395:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422413872207980,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4728,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422344543,
          "syssize" : 4728,
          "sysdate" : 1649422413000,
          "haslayout" : "1",
          "topparent" : "5230920",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230920,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422413000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0101/?lang=en",
          "modified" : 1649422322000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422413872207980,
          "uri" : "https://developer.arm.com/documentation/101395/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "101395",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230920",
        "sysurihash" : "UHShEf8SE9ðKEWx0",
        "urihash" : "UHShEf8SE9ðKEWx0",
        "sysuri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422322000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230920,
        "parentitem" : "62502ff2caabfd7b3c13ea60",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "5230920",
        "sysindexeddate" : 1649422687000,
        "permanentid" : "49ef80d0328c385a42ced14df656db605759929efc8feb025bfdaeda92c1",
        "syslanguage" : [ "English" ],
        "itemid" : "62502ff2caabfd7b3c13ea6e",
        "transactionid" : 866502,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "A76AE" ],
        "date" : 1649422687000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101395:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422687864101192,
        "sysisattachment" : "5230920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230920,
        "size" : 2768,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422344543,
        "syssize" : 2768,
        "sysdate" : 1649422687000,
        "haslayout" : "1",
        "topparent" : "5230920",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230920,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 156,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0101/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1649422322000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422687864101192,
        "uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "0x1 UDOT, SDOT instructions are implemented. ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... ID_AA64ISAR0_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0110 000 ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "excerpt" : "Figure 1. ... SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... ID_ISAR5_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0010 101 Accessibility This ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230920",
          "sysurihash" : "Zxo1w99W6wpV4Myx",
          "urihash" : "Zxo1w99W6wpV4Myx",
          "sysuri" : "https://developer.arm.com/documentation/101395/0101/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422322000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422413000,
          "permanentid" : "84389a206996bcb4071d6ed56d5a452ceff480918ef09fbc49298c00e80b",
          "syslanguage" : [ "English" ],
          "itemid" : "62502ff2caabfd7b3c13ea60",
          "transactionid" : 866498,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A76AE" ],
          "date" : 1649422413000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101395:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422413872207980,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4728,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422344543,
          "syssize" : 4728,
          "sysdate" : 1649422413000,
          "haslayout" : "1",
          "topparent" : "5230920",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230920,
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422413000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0101/?lang=en",
          "modified" : 1649422322000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422413872207980,
          "uri" : "https://developer.arm.com/documentation/101395/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "101395",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230920",
        "sysurihash" : "iORlrP7RGnYYYzmX",
        "urihash" : "iORlrP7RGnYYYzmX",
        "sysuri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422322000,
        "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230920,
        "parentitem" : "62502ff2caabfd7b3c13ea60",
        "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "documenttype" : "html",
        "isattachment" : "5230920",
        "sysindexeddate" : 1649422686000,
        "permanentid" : "8f1ef4f4aeceb4bf05ff857fc73a8f10dd3c47a977bcf60aa84dd75962d6",
        "syslanguage" : [ "English" ],
        "itemid" : "62502ff2caabfd7b3c13ea6f",
        "transactionid" : 866502,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "A76AE" ],
        "date" : 1649422686000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101395:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422686554018074,
        "sysisattachment" : "5230920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230920,
        "size" : 2088,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422344543,
        "syssize" : 2088,
        "sysdate" : 1649422686000,
        "haslayout" : "1",
        "topparent" : "5230920",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230920,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0101/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "modified" : 1649422322000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422686554018074,
        "uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0101/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "Excerpt" : "Figure 1. ... SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... ID_ISAR5_EL1 access encoding op0 op1 CRn CRm op2 11 000 0000 0010 101 Accessibility This ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "101395",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5230920",
      "sysurihash" : "X2IðcZW9PdT0y3EZ",
      "urihash" : "X2IðcZW9PdT0y3EZ",
      "sysuri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
      "systransactionid" : 866502,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.5,
      "published" : 1648684800000,
      "topparentid" : 5230920,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422322000,
      "sysconcepts" : "functionality ; Page-Based Hardware ; core ; r1p1 ; Hybrid-mode ; PBHA ; r1p0",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5230920,
      "parentitem" : "62502ff2caabfd7b3c13ea60",
      "concepts" : "functionality ; Page-Based Hardware ; core ; r1p1 ; Hybrid-mode ; PBHA ; r1p0",
      "documenttype" : "html",
      "isattachment" : "5230920",
      "sysindexeddate" : 1649422690000,
      "permanentid" : "6d04d225322b7dffe7084eca019033a889cbad6e9a68f60bd27cc0c2acdf",
      "syslanguage" : [ "English" ],
      "itemid" : "62502ff2caabfd7b3c13ea69",
      "transactionid" : 866502,
      "title" : "Revisions ",
      "products" : [ "A76AE" ],
      "date" : 1649422690000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101395:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649422690269271071,
      "sysisattachment" : "5230920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230920,
      "size" : 262,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101395/0101/Functional-description/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649422344543,
      "syssize" : 262,
      "sysdate" : 1649422690000,
      "haslayout" : "1",
      "topparent" : "5230920",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230920,
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649422690000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101395/0101/Functional-description/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101395/0101/Functional-description/Revisions?lang=en",
      "modified" : 1649422322000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649422690269271071,
      "uri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101395/0101/Functional-description/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0101/en/Functional-description/Revisions",
    "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Added support for Page-Based Hardware Attributes (PBHA).",
    "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Added support for Page-Based Hardware Attributes (PBHA). Added the Hybrid-mode."
  }, {
    "title" : "Arm CortexA78AE Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62502fb164e3265f7c90b120",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "excerpt" : "First early access release for r0p0 ... First release for r0p2 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "firstSentences" : "Arm® Cortex®‑A78AE Core Revision: r0p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101779_0002_07_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA78AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101779/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101779/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA78AE Core Technical Reference Manual ",
        "document_number" : "101779",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230411",
        "sysurihash" : "wLdb6468A1HubfHu",
        "urihash" : "wLdb6468A1HubfHu",
        "sysuri" : "https://developer.arm.com/documentation/101779/0002/en",
        "systransactionid" : 866498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230411,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422245000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649422393000,
        "permanentid" : "65750afea07fa68f73e0bb00e7395896f8d3bba5fe0012082d284ab694b7",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fa564e3265f7c90ae26",
        "transactionid" : 866498,
        "title" : "Arm CortexA78AE Core Technical Reference Manual ",
        "products" : [ "A78AE" ],
        "date" : 1649422393000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101779:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422393628180799,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4869,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422330138,
        "syssize" : 4869,
        "sysdate" : 1649422393000,
        "haslayout" : "1",
        "topparent" : "5230411",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230411,
        "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422393000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101779/0002/?lang=en",
        "modified" : 1649422245000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422393628180799,
        "uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA78AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101779/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ..."
    },
    "childResults" : [ {
      "title" : "Debug OS Lock",
      "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "printableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "clickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared.",
      "firstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Technical Reference Manual ",
          "document_number" : "101779",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230411",
          "sysurihash" : "wLdb6468A1HubfHu",
          "urihash" : "wLdb6468A1HubfHu",
          "sysuri" : "https://developer.arm.com/documentation/101779/0002/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230411,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422245000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422393000,
          "permanentid" : "65750afea07fa68f73e0bb00e7395896f8d3bba5fe0012082d284ab694b7",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fa564e3265f7c90ae26",
          "transactionid" : 866498,
          "title" : "Arm CortexA78AE Core Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422393000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101779:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422393628180799,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422330138,
          "syssize" : 4869,
          "sysdate" : 1649422393000,
          "haslayout" : "1",
          "topparent" : "5230411",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230411,
          "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101779/0002/?lang=en",
          "modified" : 1649422245000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422393628180799,
          "uri" : "https://developer.arm.com/documentation/101779/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug OS Lock ",
        "document_number" : "101779",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230411",
        "sysurihash" : "rJ3oSyblOW4Ibañ0",
        "urihash" : "rJ3oSyblOW4Ibañ0",
        "sysuri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "systransactionid" : 866498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230411,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422245000,
        "sysconcepts" : "register accesses ; Lock",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230411,
        "parentitem" : "62502fa564e3265f7c90ae26",
        "concepts" : "register accesses ; Lock",
        "documenttype" : "html",
        "isattachment" : "5230411",
        "sysindexeddate" : 1649422408000,
        "permanentid" : "75f5fcc207db0fee6144ee650b053e594322f6332feacad92a061eba19f1",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fac64e3265f7c90af5b",
        "transactionid" : 866498,
        "title" : "Debug OS Lock ",
        "products" : [ "A78AE" ],
        "date" : 1649422408000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101779:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422408071454986,
        "sysisattachment" : "5230411",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230411,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422330138,
        "syssize" : 285,
        "sysdate" : 1649422408000,
        "haslayout" : "1",
        "topparent" : "5230411",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230411,
        "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101779/0002/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "modified" : 1649422245000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422408071454986,
        "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "syscollection" : "default"
      },
      "Title" : "Debug OS Lock",
      "Uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "Excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared.",
      "FirstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ..."
    }, {
      "title" : "AMU counters",
      "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "printableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "clickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "excerpt" : "AMU counters The Cortex\\u00AE\\u2011A78AE core implements four activity monitor counters, 00-03, and ... Each of the counters has the following characteristics: All events are counted in 64-bit ...",
      "firstSentences" : "AMU counters The Cortex\\u00AE\\u2011A78AE core implements four activity monitor counters, 00-03, and three auxiliary counters, 10-12. Each of the counters has the following characteristics: All ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Technical Reference Manual ",
          "document_number" : "101779",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230411",
          "sysurihash" : "wLdb6468A1HubfHu",
          "urihash" : "wLdb6468A1HubfHu",
          "sysuri" : "https://developer.arm.com/documentation/101779/0002/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230411,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422245000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422393000,
          "permanentid" : "65750afea07fa68f73e0bb00e7395896f8d3bba5fe0012082d284ab694b7",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fa564e3265f7c90ae26",
          "transactionid" : 866498,
          "title" : "Arm CortexA78AE Core Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422393000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101779:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422393628180799,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422330138,
          "syssize" : 4869,
          "sysdate" : 1649422393000,
          "haslayout" : "1",
          "topparent" : "5230411",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230411,
          "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101779/0002/?lang=en",
          "modified" : 1649422245000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422393628180799,
          "uri" : "https://developer.arm.com/documentation/101779/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMU counters ",
        "document_number" : "101779",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230411",
        "sysurihash" : "pDCKBc1AYE3ZPAZA",
        "urihash" : "pDCKBc1AYE3ZPAZA",
        "sysuri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
        "systransactionid" : 866498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230411,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422245000,
        "sysconcepts" : "counters ; activity monitor ; clock ; core ; power domain ; Cold reset ; evtCount ; AMEVTYPER1 ; instruction ; indication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230411,
        "parentitem" : "62502fa564e3265f7c90ae26",
        "concepts" : "counters ; activity monitor ; clock ; core ; power domain ; Cold reset ; evtCount ; AMEVTYPER1 ; instruction ; indication",
        "documenttype" : "html",
        "isattachment" : "5230411",
        "sysindexeddate" : 1649422406000,
        "permanentid" : "da325b3b5d208d25b8f60c4b8ae9064ddc61b21b585003bef69daad6e038",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fac64e3265f7c90af6a",
        "transactionid" : 866498,
        "title" : "AMU counters ",
        "products" : [ "A78AE" ],
        "date" : 1649422406000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101779:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422406870733553,
        "sysisattachment" : "5230411",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230411,
        "size" : 794,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422330138,
        "syssize" : 794,
        "sysdate" : 1649422406000,
        "haslayout" : "1",
        "topparent" : "5230411",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230411,
        "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
        "modified" : 1649422245000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422406870733553,
        "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
        "syscollection" : "default"
      },
      "Title" : "AMU counters",
      "Uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "ClickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "Excerpt" : "AMU counters The Cortex\\u00AE\\u2011A78AE core implements four activity monitor counters, 00-03, and ... Each of the counters has the following characteristics: All events are counted in 64-bit ...",
      "FirstSentences" : "AMU counters The Cortex\\u00AE\\u2011A78AE core implements four activity monitor counters, 00-03, and three auxiliary counters, 10-12. Each of the counters has the following characteristics: All ..."
    }, {
      "title" : "AMU events",
      "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "printableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "clickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "excerpt" : "AMU events The following table describes the counters that are implemented in the Cortex\\ ... All events are fixed. Table 1. ... AMEVCNTR03 STALL_BACKEND_MEM 0x4005 Memory stall cycles.",
      "firstSentences" : "AMU events The following table describes the counters that are implemented in the Cortex\\u00AE\\u2011A78AE core and the mapping to events. All events are fixed. Table 1. Mapping of counters to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA78AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA78AE Core Technical Reference Manual ",
          "document_number" : "101779",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5230411",
          "sysurihash" : "wLdb6468A1HubfHu",
          "urihash" : "wLdb6468A1HubfHu",
          "sysuri" : "https://developer.arm.com/documentation/101779/0002/en",
          "systransactionid" : 866498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230411,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422245000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422393000,
          "permanentid" : "65750afea07fa68f73e0bb00e7395896f8d3bba5fe0012082d284ab694b7",
          "syslanguage" : [ "English" ],
          "itemid" : "62502fa564e3265f7c90ae26",
          "transactionid" : 866498,
          "title" : "Arm CortexA78AE Core Technical Reference Manual ",
          "products" : [ "A78AE" ],
          "date" : 1649422393000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101779:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422393628180799,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422330138,
          "syssize" : 4869,
          "sysdate" : 1649422393000,
          "haslayout" : "1",
          "topparent" : "5230411",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230411,
          "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0002-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101779/0002/?lang=en",
          "modified" : 1649422245000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649422393628180799,
          "uri" : "https://developer.arm.com/documentation/101779/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA78AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101779/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101779/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A78AE Core Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 28 June 2019 Confidential First development release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMU events ",
        "document_number" : "101779",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5230411",
        "sysurihash" : "c5AePAY5L1WbIXj1",
        "urihash" : "c5AePAY5L1WbIXj1",
        "sysuri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
        "systransactionid" : 866498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230411,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422245000,
        "sysconcepts" : "frequency cycles ; instructions ; counters ; stall ; core ; code check ; AMEVCNTR00 CPU ; MEM",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5230411,
        "parentitem" : "62502fa564e3265f7c90ae26",
        "concepts" : "frequency cycles ; instructions ; counters ; stall ; core ; code check ; AMEVCNTR00 CPU ; MEM",
        "documenttype" : "html",
        "isattachment" : "5230411",
        "sysindexeddate" : 1649422406000,
        "permanentid" : "731cd85d6e155b2e229b0dbfd27ebbb0b2d383c6e7b9bd785295c29cd6c7",
        "syslanguage" : [ "English" ],
        "itemid" : "62502fac64e3265f7c90af6b",
        "transactionid" : 866498,
        "title" : "AMU events ",
        "products" : [ "A78AE" ],
        "date" : 1649422406000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101779:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422406753231955,
        "sysisattachment" : "5230411",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230411,
        "size" : 974,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422330138,
        "syssize" : 974,
        "sysdate" : 1649422406000,
        "haslayout" : "1",
        "topparent" : "5230411",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230411,
        "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0002-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-events?lang=en",
        "modified" : 1649422245000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649422406753231955,
        "uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
        "syscollection" : "default"
      },
      "Title" : "AMU events",
      "Uri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "ClickUri" : "https://developer.arm.com/documentation/101779/0002/Debug-descriptions/Activity-Monitor-Unit/AMU-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/Debug-descriptions/Activity-Monitor-Unit/AMU-events",
      "Excerpt" : "AMU events The following table describes the counters that are implemented in the Cortex\\ ... All events are fixed. Table 1. ... AMEVCNTR03 STALL_BACKEND_MEM 0x4005 Memory stall cycles.",
      "FirstSentences" : "AMU events The following table describes the counters that are implemented in the Cortex\\u00AE\\u2011A78AE core and the mapping to events. All events are fixed. Table 1. Mapping of counters to ..."
    } ],
    "totalNumberOfChildResults" : 415,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA78AE Core Technical Reference Manual ",
      "document_number" : "101779",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5230411",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "wzo1akðYsmam0DwN",
      "urihash" : "wzo1akðYsmam0DwN",
      "sysuri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
      "systransactionid" : 866498,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1648684800000,
      "topparentid" : 5230411,
      "numberofpages" : 535,
      "sysconcepts" : "registers ; instructions ; functional groups ; EL1 ; configuration notes ; cores ; Arm Limited ; translations ; arm ; exception levels ; Manual Armv8 ; controls ; interface ; reset ; Reference Manual Armv8 ; memory system",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5230411,
      "parentitem" : "62502fa564e3265f7c90ae26",
      "concepts" : "registers ; instructions ; functional groups ; EL1 ; configuration notes ; cores ; Arm Limited ; translations ; arm ; exception levels ; Manual Armv8 ; controls ; interface ; reset ; Reference Manual Armv8 ; memory system",
      "documenttype" : "pdf",
      "isattachment" : "5230411",
      "sysindexeddate" : 1649422411000,
      "permanentid" : "356977621b858cfd159afd55d6a99965831f4d8aa9b2377b7f828f9ea122",
      "syslanguage" : [ "English" ],
      "itemid" : "62502fb164e3265f7c90b120",
      "transactionid" : 866498,
      "title" : "Arm CortexA78AE Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex‑A78AE core. It provides\n            reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "date" : 1649422411000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101779:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649422411153324028,
      "sysisattachment" : "5230411",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230411,
      "size" : 3717688,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62502fb164e3265f7c90b120",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649422335861,
      "syssubject" : "This Technical Reference Manual is for the Cortex‑A78AE core. It provides\n            reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "syssize" : 3717688,
      "sysdate" : 1649422411000,
      "topparent" : "5230411",
      "author" : "Arm Ltd.",
      "label_version" : "0002",
      "systopparentid" : 5230411,
      "content_description" : "This Technical Reference Manual is for the Cortex A78AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5432,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649422411000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62502fb164e3265f7c90b120",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649422411153324028,
      "uri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA78AE Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62502fb164e3265f7c90b120",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101779/0002/en/pdf/arm_cortex_a78ae_core_trm_101779_0002_07_en.pdf",
    "Excerpt" : "First early access release for r0p0 ... First release for r0p2 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "FirstSentences" : "Arm® Cortex®‑A78AE Core Revision: r0p2 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101779_0002_07_en Arm® ..."
  }, {
    "title" : "Debug",
    "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "printableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "clickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "excerpt" : "Debug This chapter describes the debug features of the core.",
    "firstSentences" : "Debug This chapter describes the debug features of the core. Debug",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101385/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101385/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65AE Core Technical Reference Manual ",
        "document_number" : "101385",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229857",
        "sysurihash" : "6PK1onmNahxZ6ZaR",
        "urihash" : "6PK1onmNahxZ6ZaR",
        "sysuri" : "https://developer.arm.com/documentation/101385/0101/en",
        "systransactionid" : 866404,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229857,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406932000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649407089000,
        "permanentid" : "48962c3a8d6504566c7623e954a77249412e6a5781c9d152bcc6fb601f15",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3d4caabfd7b3c13e75e",
        "transactionid" : 866404,
        "title" : "Arm Cortex-A65AE Core Technical Reference Manual ",
        "products" : [ "A65AE" ],
        "date" : 1649407089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101385:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407089870501307,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4641,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406994554,
        "syssize" : 4641,
        "sysdate" : 1649407089000,
        "haslayout" : "1",
        "topparent" : "5229857",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229857,
        "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 309,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101385/0101/?lang=en",
        "modified" : 1649406932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407089870501307,
        "uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101385/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ..."
    },
    "childResults" : [ {
      "title" : "About debug methods",
      "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "printableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "clickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "excerpt" : "Debug unit Helps debugging software that is running on the core: Hardware systems that are ... Examine and alter process and coprocessor state. ... Restart the core. ... About debug methods",
      "firstSentences" : "About debug methods The core is part of a debug system and supports both self-hosted and external debug. The following figure shows a typical external debug system. Figure 1. External debug system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "document_number" : "101385",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229857",
          "sysurihash" : "6PK1onmNahxZ6ZaR",
          "urihash" : "6PK1onmNahxZ6ZaR",
          "sysuri" : "https://developer.arm.com/documentation/101385/0101/en",
          "systransactionid" : 866404,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229857,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406932000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407089000,
          "permanentid" : "48962c3a8d6504566c7623e954a77249412e6a5781c9d152bcc6fb601f15",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3d4caabfd7b3c13e75e",
          "transactionid" : 866404,
          "title" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407089000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101385:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407089870501307,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4641,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406994554,
          "syssize" : 4641,
          "sysdate" : 1649407089000,
          "haslayout" : "1",
          "topparent" : "5229857",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229857,
          "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101385/0101/?lang=en",
          "modified" : 1649406932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407089870501307,
          "uri" : "https://developer.arm.com/documentation/101385/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug methods ",
        "document_number" : "101385",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229857",
        "sysurihash" : "7ñfrJ04z0NVyAd2z",
        "urihash" : "7ñfrJ04z0NVyAd2z",
        "sysuri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
        "systransactionid" : 866406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229857,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406932000,
        "sysconcepts" : "core ; protocol converter ; host ; memory ; debugger ; target ; interface ; runs ; peripherals ; program execution ; test chip ; sends messages ; high-level commands ; breakpoint",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229857,
        "parentitem" : "624ff3d4caabfd7b3c13e75e",
        "concepts" : "core ; protocol converter ; host ; memory ; debugger ; target ; interface ; runs ; peripherals ; program execution ; test chip ; sends messages ; high-level commands ; breakpoint",
        "documenttype" : "html",
        "isattachment" : "5229857",
        "sysindexeddate" : 1649407129000,
        "permanentid" : "d5cddf120a480ed5c78774c03bcc475f87d80bc696eabbc5e64b5e2bf7af",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3d9caabfd7b3c13e856",
        "transactionid" : 866406,
        "title" : "About debug methods ",
        "products" : [ "A65AE" ],
        "date" : 1649407129000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101385:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407129665354559,
        "sysisattachment" : "5229857",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229857,
        "size" : 1599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406994554,
        "syssize" : 1599,
        "sysdate" : 1649407129000,
        "haslayout" : "1",
        "topparent" : "5229857",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229857,
        "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101385/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "modified" : 1649406932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407129665354559,
        "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
        "syscollection" : "default"
      },
      "Title" : "About debug methods",
      "Uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "ClickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "Excerpt" : "Debug unit Helps debugging software that is running on the core: Hardware systems that are ... Examine and alter process and coprocessor state. ... Restart the core. ... About debug methods",
      "FirstSentences" : "About debug methods The core is part of a debug system and supports both self-hosted and external debug. The following figure shows a typical external debug system. Figure 1. External debug system ..."
    }, {
      "title" : "External access permissions to Debug registers",
      "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "printableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "clickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "excerpt" : "External access permissions to Debug registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1. ... Table 2.",
      "firstSentences" : "External access permissions to Debug registers External access permission to the Debug registers is subject to the conditions at the time of the access. The following table describes the core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "document_number" : "101385",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229857",
          "sysurihash" : "6PK1onmNahxZ6ZaR",
          "urihash" : "6PK1onmNahxZ6ZaR",
          "sysuri" : "https://developer.arm.com/documentation/101385/0101/en",
          "systransactionid" : 866404,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229857,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406932000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407089000,
          "permanentid" : "48962c3a8d6504566c7623e954a77249412e6a5781c9d152bcc6fb601f15",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3d4caabfd7b3c13e75e",
          "transactionid" : 866404,
          "title" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407089000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101385:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407089870501307,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4641,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406994554,
          "syssize" : 4641,
          "sysdate" : 1649407089000,
          "haslayout" : "1",
          "topparent" : "5229857",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229857,
          "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101385/0101/?lang=en",
          "modified" : 1649406932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407089870501307,
          "uri" : "https://developer.arm.com/documentation/101385/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External access permissions to Debug registers ",
        "document_number" : "101385",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229857",
        "sysurihash" : "KkxKZ4WBfxxñEAyp",
        "urihash" : "KkxKZ4WBfxxñEAyp",
        "sysuri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
        "systransactionid" : 866406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229857,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406932000,
        "sysconcepts" : "access permissions ; registers ; power domain ; stops ; performance monitor ; Double Lock ; low-power state ; entry ; DoubleLockStatus",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229857,
        "parentitem" : "624ff3d4caabfd7b3c13e75e",
        "concepts" : "access permissions ; registers ; power domain ; stops ; performance monitor ; Double Lock ; low-power state ; entry ; DoubleLockStatus",
        "documenttype" : "html",
        "isattachment" : "5229857",
        "sysindexeddate" : 1649407129000,
        "permanentid" : "74e49315c0967dcff79460fa41fee97ee61f7485bfc385f65f5bffefe1fc",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3d9caabfd7b3c13e85c",
        "transactionid" : 866406,
        "title" : "External access permissions to Debug registers ",
        "products" : [ "A65AE" ],
        "date" : 1649407129000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101385:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407129624518457,
        "sysisattachment" : "5229857",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229857,
        "size" : 1450,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406994554,
        "syssize" : 1450,
        "sysdate" : 1649407129000,
        "haslayout" : "1",
        "topparent" : "5229857",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229857,
        "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101385/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
        "modified" : 1649406932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407129624518457,
        "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
        "syscollection" : "default"
      },
      "Title" : "External access permissions to Debug registers",
      "Uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "Excerpt" : "External access permissions to Debug registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1. ... Table 2.",
      "FirstSentences" : "External access permissions to Debug registers External access permission to the Debug registers is subject to the conditions at the time of the access. The following table describes the core ..."
    }, {
      "title" : "External debug interface",
      "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "excerpt" : "External debug interface For information about external debug interface, including debug memory map and debug signals, see the Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual ...",
      "firstSentences" : "External debug interface For information about external debug interface, including debug memory map and debug signals, see the Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "document_number" : "101385",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229857",
          "sysurihash" : "6PK1onmNahxZ6ZaR",
          "urihash" : "6PK1onmNahxZ6ZaR",
          "sysuri" : "https://developer.arm.com/documentation/101385/0101/en",
          "systransactionid" : 866404,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229857,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406932000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407089000,
          "permanentid" : "48962c3a8d6504566c7623e954a77249412e6a5781c9d152bcc6fb601f15",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3d4caabfd7b3c13e75e",
          "transactionid" : 866404,
          "title" : "Arm Cortex-A65AE Core Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407089000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101385:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407089870501307,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4641,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406994554,
          "syssize" : 4641,
          "sysdate" : 1649407089000,
          "haslayout" : "1",
          "topparent" : "5229857",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229857,
          "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101385/0101/?lang=en",
          "modified" : 1649406932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407089870501307,
          "uri" : "https://developer.arm.com/documentation/101385/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101385/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101385/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First release for r0p0 0100- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External debug interface ",
        "document_number" : "101385",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229857",
        "sysurihash" : "v6xyySQ3TdðmQUUc",
        "urihash" : "v6xyySQ3TdðmQUUc",
        "sysuri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
        "systransactionid" : 866406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5229857,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406932000,
        "sysconcepts" : "interface ; Technical Reference Manual ; u00AE DynamIQ ; memory map ; Arm ; signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229857,
        "parentitem" : "624ff3d4caabfd7b3c13e75e",
        "concepts" : "interface ; Technical Reference Manual ; u00AE DynamIQ ; memory map ; Arm ; signals",
        "documenttype" : "html",
        "isattachment" : "5229857",
        "sysindexeddate" : 1649407129000,
        "permanentid" : "29df7c10104fadd4e2339d4fa511a66fe3edea6448fe69cec7fb784edb18",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3d9caabfd7b3c13e860",
        "transactionid" : 866406,
        "title" : "External debug interface ",
        "products" : [ "A65AE" ],
        "date" : 1649407129000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101385:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407129585790997,
        "sysisattachment" : "5229857",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229857,
        "size" : 219,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406994554,
        "syssize" : 219,
        "sysdate" : 1649407129000,
        "haslayout" : "1",
        "topparent" : "5229857",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229857,
        "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101385/0101/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "modified" : 1649406932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407129585790997,
        "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
        "syscollection" : "default"
      },
      "Title" : "External debug interface",
      "Uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug/External-debug-interface",
      "Excerpt" : "External debug interface For information about external debug interface, including debug memory map and debug signals, see the Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual ...",
      "FirstSentences" : "External debug interface For information about external debug interface, including debug memory map and debug signals, see the Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual."
    } ],
    "totalNumberOfChildResults" : 342,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debug ",
      "document_number" : "101385",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5229857",
      "sysurihash" : "GAuRMpñETUðkzFAy",
      "urihash" : "GAuRMpñETUðkzFAy",
      "sysuri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
      "systransactionid" : 866406,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5229857,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649406932000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5229857,
      "parentitem" : "624ff3d4caabfd7b3c13e75e",
      "documenttype" : "html",
      "isattachment" : "5229857",
      "sysindexeddate" : 1649407129000,
      "permanentid" : "fdf95d62448e2f88b73dcdc5ff5acb53a4d50050a938b15472b5b8bea883",
      "syslanguage" : [ "English" ],
      "itemid" : "624ff3d9caabfd7b3c13e855",
      "transactionid" : 866406,
      "title" : "Debug ",
      "products" : [ "A65AE" ],
      "date" : 1649407129000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101385:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649407129706506131,
      "sysisattachment" : "5229857",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5229857,
      "size" : 67,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649406994554,
      "syssize" : 67,
      "sysdate" : 1649407129000,
      "haslayout" : "1",
      "topparent" : "5229857",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5229857,
      "content_description" : "This Technical Reference Manual is for the Cortex -A65AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 8,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0101-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649407129000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101385/0101/Debug-descriptions/Debug?lang=en",
      "modified" : 1649406932000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649407129706506131,
      "uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
      "syscollection" : "default"
    },
    "Title" : "Debug",
    "Uri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "PrintableUri" : "https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "ClickUri" : "https://developer.arm.com/documentation/101385/0101/Debug-descriptions/Debug?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101385/0101/en/Debug-descriptions/Debug",
    "Excerpt" : "Debug This chapter describes the debug features of the core.",
    "FirstSentences" : "Debug This chapter describes the debug features of the core. Debug"
  }, {
    "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624ff397caabfd7b3c13e714",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "excerpt" : "Non-Conﬁdential ... Change ... Second development release for r1p0 ... First early access release for r1p0 ... Second early access release for r1p1 ... First release for r1p2 ... Issue: 05",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit AE Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101322_0102_05_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229717",
        "sysurihash" : "ITzGxxSM1BgN5FC4",
        "urihash" : "ITzGxxSM1BgN5FC4",
        "sysuri" : "https://developer.arm.com/documentation/101322/0102/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229717,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406864000,
        "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1649407050000,
        "permanentid" : "aad88b0b1f77ae59e82807dcedd50a5be12534f67c09304e37b2b1d39c3e",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff390caabfd7b3c13e5f3",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
        "products" : [ "DSU-AE" ],
        "date" : 1649407050000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101322:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407050141487843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4942,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406920003,
        "syssize" : 4942,
        "sysdate" : 1649407050000,
        "haslayout" : "1",
        "topparent" : "5229717",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229717,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0102/?lang=en",
        "modified" : 1649406864000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407050141487843,
        "uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ..."
    },
    "childResults" : [ {
      "title" : "Debug",
      "uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "printableUri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "clickUri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "excerpt" : "Debug This chapter describes the debug features of the DSU\\u2011AE and the associated DebugBlock component.",
      "firstSentences" : "Debug This chapter describes the debug features of the DSU\\u2011AE and the associated DebugBlock component. Debug",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101322/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
          "document_number" : "101322",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229717",
          "sysurihash" : "ITzGxxSM1BgN5FC4",
          "urihash" : "ITzGxxSM1BgN5FC4",
          "sysuri" : "https://developer.arm.com/documentation/101322/0102/en",
          "systransactionid" : 866403,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229717,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406864000,
          "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649407050000,
          "permanentid" : "aad88b0b1f77ae59e82807dcedd50a5be12534f67c09304e37b2b1d39c3e",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff390caabfd7b3c13e5f3",
          "transactionid" : 866403,
          "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
          "products" : [ "DSU-AE" ],
          "date" : 1649407050000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101322:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407050141487843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4942,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406920003,
          "syssize" : 4942,
          "sysdate" : 1649407050000,
          "haslayout" : "1",
          "topparent" : "5229717",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229717,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101322/0102/?lang=en",
          "modified" : 1649406864000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407050141487843,
          "uri" : "https://developer.arm.com/documentation/101322/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug ",
        "document_number" : "101322",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229717",
        "sysurihash" : "ULKZn6HyCP6dzoðC",
        "urihash" : "ULKZn6HyCP6dzoðC",
        "sysuri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5229717,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406864000,
        "sysconcepts" : "DebugBlock component ; features of the DSU ; u2011AE",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229717,
        "parentitem" : "624ff390caabfd7b3c13e5f3",
        "concepts" : "DebugBlock component ; features of the DSU ; u2011AE",
        "documenttype" : "html",
        "isattachment" : "5229717",
        "sysindexeddate" : 1649407054000,
        "permanentid" : "e1da870dfe5a4dfa75c968bac8104f456172ccd6d363744aaa7c719dc4e0",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff393caabfd7b3c13e688",
        "transactionid" : 866403,
        "title" : "Debug ",
        "products" : [ "DSU-AE" ],
        "date" : 1649407054000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101322:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407054199260823,
        "sysisattachment" : "5229717",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229717,
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406920003,
        "syssize" : 114,
        "sysdate" : 1649407054000,
        "haslayout" : "1",
        "topparent" : "5229717",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229717,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0102/Debug/Debug?lang=en",
        "modified" : 1649406864000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407054199260823,
        "uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
        "syscollection" : "default"
      },
      "Title" : "Debug",
      "Uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/Debug/Debug",
      "Excerpt" : "Debug This chapter describes the debug features of the DSU\\u2011AE and the associated DebugBlock component.",
      "FirstSentences" : "Debug This chapter describes the debug features of the DSU\\u2011AE and the associated DebugBlock component. Debug"
    }, {
      "title" : "Debug registers",
      "uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "printableUri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "clickUri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "excerpt" : "Debug registers This chapter describes the debug registers for the DSU\\u2011AE.",
      "firstSentences" : "Debug registers This chapter describes the debug registers for the DSU\\u2011AE. Debug registers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101322/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
          "document_number" : "101322",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229717",
          "sysurihash" : "ITzGxxSM1BgN5FC4",
          "urihash" : "ITzGxxSM1BgN5FC4",
          "sysuri" : "https://developer.arm.com/documentation/101322/0102/en",
          "systransactionid" : 866403,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229717,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406864000,
          "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649407050000,
          "permanentid" : "aad88b0b1f77ae59e82807dcedd50a5be12534f67c09304e37b2b1d39c3e",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff390caabfd7b3c13e5f3",
          "transactionid" : 866403,
          "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
          "products" : [ "DSU-AE" ],
          "date" : 1649407050000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101322:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407050141487843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4942,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406920003,
          "syssize" : 4942,
          "sysdate" : 1649407050000,
          "haslayout" : "1",
          "topparent" : "5229717",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229717,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0102-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101322/0102/?lang=en",
          "modified" : 1649406864000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407050141487843,
          "uri" : "https://developer.arm.com/documentation/101322/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug registers ",
        "document_number" : "101322",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229717",
        "sysurihash" : "w0204YYHuhkLURGo",
        "urihash" : "w0204YYHuhkLURGo",
        "sysuri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5229717,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406864000,
        "sysconcepts" : "u2011AE ; DSU",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229717,
        "parentitem" : "624ff390caabfd7b3c13e5f3",
        "concepts" : "u2011AE ; DSU",
        "documenttype" : "html",
        "isattachment" : "5229717",
        "sysindexeddate" : 1649407054000,
        "permanentid" : "211d74a070c0b66658614b2edac00112e766471fb8be831ad3799b8368d4",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff393caabfd7b3c13e695",
        "transactionid" : 866403,
        "title" : "Debug registers ",
        "products" : [ "DSU-AE" ],
        "date" : 1649407054000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101322:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407054153251348,
        "sysisattachment" : "5229717",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229717,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406920003,
        "syssize" : 96,
        "sysdate" : 1649407054000,
        "haslayout" : "1",
        "topparent" : "5229717",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229717,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 9,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0102/Debug/Debug-registers?lang=en",
        "modified" : 1649406864000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407054153251348,
        "uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
        "syscollection" : "default"
      },
      "Title" : "Debug registers",
      "Uri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0102/Debug/Debug-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/Debug/Debug-registers",
      "Excerpt" : "Debug registers This chapter describes the debug registers for the DSU\\u2011AE.",
      "FirstSentences" : "Debug registers This chapter describes the debug registers for the DSU\\u2011AE. Debug registers"
    }, {
      "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229717",
        "sysurihash" : "ITzGxxSM1BgN5FC4",
        "urihash" : "ITzGxxSM1BgN5FC4",
        "sysuri" : "https://developer.arm.com/documentation/101322/0102/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229717,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406864000,
        "sysconcepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "Confidential First ; documentation ; arm ; export laws ; party patents ; languages ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1649407050000,
        "permanentid" : "aad88b0b1f77ae59e82807dcedd50a5be12534f67c09304e37b2b1d39c3e",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff390caabfd7b3c13e5f3",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
        "products" : [ "DSU-AE" ],
        "date" : 1649407050000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101322:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407050141487843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4942,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406920003,
        "syssize" : 4942,
        "sysdate" : 1649407050000,
        "haslayout" : "1",
        "topparent" : "5229717",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229717,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0102/?lang=en",
        "modified" : 1649406864000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407050141487843,
        "uri" : "https://developer.arm.com/documentation/101322/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit AE Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-00 25 October 2018 Confidential First development ..."
    } ],
    "totalNumberOfChildResults" : 102,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
      "document_number" : "101322",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5229717",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7M7NjDYñcVyhinRs",
      "urihash" : "7M7NjDYñcVyhinRs",
      "sysuri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
      "systransactionid" : 866403,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1648684800000,
      "topparentid" : 5229717,
      "numberofpages" : 265,
      "sysconcepts" : "L3 caches ; cluster ; registers ; interfacing ; instructions ; Exception level ; configurations ; DSU-AE ; cores ; DebugBlock ; AArch64 state ; requests ; power domains ; transactions ; signals ; naming convention",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5229717,
      "parentitem" : "624ff390caabfd7b3c13e5f3",
      "concepts" : "L3 caches ; cluster ; registers ; interfacing ; instructions ; Exception level ; configurations ; DSU-AE ; cores ; DebugBlock ; AArch64 state ; requests ; power domains ; transactions ; signals ; naming convention",
      "documenttype" : "pdf",
      "isattachment" : "5229717",
      "sysindexeddate" : 1649407064000,
      "permanentid" : "fb6d60c8660f684c53fc24690d898231382e0c80fb6ae027777cc67167d0",
      "syslanguage" : [ "English" ],
      "itemid" : "624ff397caabfd7b3c13e714",
      "transactionid" : 866403,
      "title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE\n        (DSU‑AE).\n      It describes the overall structure of the DSU‑AE including the power\n      management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface\n      protection and provides information on the programming registers and signals.",
      "date" : 1649407064000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101322:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649407064031279259,
      "sysisattachment" : "5229717",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5229717,
      "size" : 2252837,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624ff397caabfd7b3c13e714",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649406923237,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE\n        (DSU‑AE).\n      It describes the overall structure of the DSU‑AE including the power\n      management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface\n      protection and provides information on the programming registers and signals.",
      "syssize" : 2252837,
      "sysdate" : 1649407064000,
      "topparent" : "5229717",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5229717,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE ( DSUAE ). It describes the overall structure of the DSUAE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its SplitLock functionality and interface protection and provides information on the programming registers and signals.",
      "wordcount" : 4315,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649407064000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624ff397caabfd7b3c13e714",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649407064031279259,
      "uri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit AE Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624ff397caabfd7b3c13e714",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0102/en/pdf/arm_dsu_ae_trm_101322_0102_05_en.pdf",
    "Excerpt" : "Non-Conﬁdential ... Change ... Second development release for r1p0 ... First early access release for r1p0 ... Second early access release for r1p1 ... First release for r1p2 ... Issue: 05",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit AE Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101322_0102_05_en"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/101388/0101/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex\\u00AE-A65AE core Cryptographic Extension.",
    "firstSentences" : "Functional description This chapter describes the Cortex\\u00AE-A65AE core Cryptographic Extension. Functional description",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2616,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101388/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101388/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101388",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229714",
        "sysurihash" : "6bhPbYjDb5ppDi76",
        "urihash" : "6bhPbYjDb5ppDi76",
        "sysuri" : "https://developer.arm.com/documentation/101388/0101/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406904000,
        "sysconcepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649407046000,
        "permanentid" : "f71186a6b396d56d1d2c50541377c0ca12d18b31867e6aed92238a21e615",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3b8caabfd7b3c13e73a",
        "transactionid" : 866403,
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "A65AE" ],
        "date" : 1649407046000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101388:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407046515465071,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4689,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406913318,
        "syssize" : 4689,
        "sysdate" : 1649407046000,
        "haslayout" : "1",
        "topparent" : "5229714",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229714,
        "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407046000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0101/?lang=en",
        "modified" : 1649406904000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407046515465071,
        "uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101388/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101388/0101/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex\\u00AE-A65AE core Cryptographic Extension supports the Arm\\u00AEv8\\ ... Some parts of the Arm\\u00AEv8\\u2011A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex\\u00AE-A65AE core Cryptographic Extension supports the Arm\\u00AEv8\\u2011A Cryptographic Extension. Some parts of the Arm\\u00AEv8\\u2011A Cryptographic ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101388",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229714",
          "sysurihash" : "6bhPbYjDb5ppDi76",
          "urihash" : "6bhPbYjDb5ppDi76",
          "sysuri" : "https://developer.arm.com/documentation/101388/0101/en",
          "systransactionid" : 866403,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406904000,
          "sysconcepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407046000,
          "permanentid" : "f71186a6b396d56d1d2c50541377c0ca12d18b31867e6aed92238a21e615",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3b8caabfd7b3c13e73a",
          "transactionid" : 866403,
          "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101388:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407046515465071,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406913318,
          "syssize" : 4689,
          "sysdate" : 1649407046000,
          "haslayout" : "1",
          "topparent" : "5229714",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229714,
          "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101388/0101/?lang=en",
          "modified" : 1649406904000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407046515465071,
          "uri" : "https://developer.arm.com/documentation/101388/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "101388",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229714",
        "sysurihash" : "f49Wk1EHoHzrF6JX",
        "urihash" : "f49Wk1EHoHzrF6JX",
        "sysuri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406904000,
        "sysconcepts" : "Cryptographic Extension ; instructions ; SHA ; encryption ; A65AE core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229714,
        "parentitem" : "624ff3b8caabfd7b3c13e73a",
        "concepts" : "Cryptographic Extension ; instructions ; SHA ; encryption ; A65AE core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "5229714",
        "sysindexeddate" : 1649407053000,
        "permanentid" : "ed552dc7028270fe7383f67ca12aa2e6575931f027cfa950e75ccf91af26",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3b9caabfd7b3c13e742",
        "transactionid" : 866403,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "A65AE" ],
        "date" : 1649407053000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101388:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407053673906203,
        "sysisattachment" : "5229714",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229714,
        "size" : 959,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0101/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406913318,
        "syssize" : 959,
        "sysdate" : 1649407053000,
        "haslayout" : "1",
        "topparent" : "5229714",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229714,
        "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407053000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0101/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1649406904000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407053673906203,
        "uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0101/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex\\u00AE-A65AE core Cryptographic Extension supports the Arm\\u00AEv8\\ ... Some parts of the Arm\\u00AEv8\\u2011A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex\\u00AE-A65AE core Cryptographic Extension supports the Arm\\u00AEv8\\u2011A Cryptographic Extension. Some parts of the Arm\\u00AEv8\\u2011A Cryptographic ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers.",
      "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. Register descriptions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101388",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229714",
          "sysurihash" : "6bhPbYjDb5ppDi76",
          "urihash" : "6bhPbYjDb5ppDi76",
          "sysuri" : "https://developer.arm.com/documentation/101388/0101/en",
          "systransactionid" : 866403,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406904000,
          "sysconcepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407046000,
          "permanentid" : "f71186a6b396d56d1d2c50541377c0ca12d18b31867e6aed92238a21e615",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3b8caabfd7b3c13e73a",
          "transactionid" : 866403,
          "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101388:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407046515465071,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406913318,
          "syssize" : 4689,
          "sysdate" : 1649407046000,
          "haslayout" : "1",
          "topparent" : "5229714",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229714,
          "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101388/0101/?lang=en",
          "modified" : 1649406904000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407046515465071,
          "uri" : "https://developer.arm.com/documentation/101388/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "101388",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229714",
        "sysurihash" : "iPpQ4oqpk8ZwTYzj",
        "urihash" : "iPpQ4oqpk8ZwTYzj",
        "sysuri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648684800000,
        "topparentid" : 5229714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406904000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229714,
        "parentitem" : "624ff3b8caabfd7b3c13e73a",
        "documenttype" : "html",
        "isattachment" : "5229714",
        "sysindexeddate" : 1649407053000,
        "permanentid" : "eb5c92c148c32d498fd9588633383d86f90a5d67f485f4e81c3819121c93",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3b9caabfd7b3c13e744",
        "transactionid" : 866403,
        "title" : "Register descriptions ",
        "products" : [ "A65AE" ],
        "date" : 1649407053000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101388:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407053637234100,
        "sysisattachment" : "5229714",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229714,
        "size" : 106,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406913318,
        "syssize" : 106,
        "sysdate" : 1649407053000,
        "haslayout" : "1",
        "topparent" : "5229714",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229714,
        "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 9,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407053000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0101/Register-descriptions?lang=en",
        "modified" : 1649406904000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407053637234100,
        "uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Register-descriptions",
      "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers.",
      "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. Register descriptions"
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex\\u00AE-A65AE cores present in a cluster. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2616,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101388",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5229714",
          "sysurihash" : "6bhPbYjDb5ppDi76",
          "urihash" : "6bhPbYjDb5ppDi76",
          "sysuri" : "https://developer.arm.com/documentation/101388/0101/en",
          "systransactionid" : 866403,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5229714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649406904000,
          "sysconcepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649407046000,
          "permanentid" : "f71186a6b396d56d1d2c50541377c0ca12d18b31867e6aed92238a21e615",
          "syslanguage" : [ "English" ],
          "itemid" : "624ff3b8caabfd7b3c13e73a",
          "transactionid" : 866403,
          "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "A65AE" ],
          "date" : 1649407046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101388:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649407046515465071,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649406913318,
          "syssize" : 4689,
          "sysdate" : 1649407046000,
          "haslayout" : "1",
          "topparent" : "5229714",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5229714,
          "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649407046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101388/0101/?lang=en",
          "modified" : 1649406904000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649407046515465071,
          "uri" : "https://developer.arm.com/documentation/101388/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101388/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101388/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 6 December 2018 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101388",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5229714",
        "sysurihash" : "vvuixcbYcC8Ua6Lt",
        "urihash" : "vvuixcbYcC8Ua6Lt",
        "sysuri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5229714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649406904000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; u00AE ; Cortex",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5229714,
        "parentitem" : "624ff3b8caabfd7b3c13e73a",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5229714",
        "sysindexeddate" : 1649407053000,
        "permanentid" : "47ac42fea7e1b760723354658fa16e0115295bc195550ebc20fc17ff8098",
        "syslanguage" : [ "English" ],
        "itemid" : "624ff3b9caabfd7b3c13e746",
        "transactionid" : 866403,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "A65AE" ],
        "date" : 1649407053000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101388:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407053597890786,
        "sysisattachment" : "5229714",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5229714,
        "size" : 536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406913318,
        "syssize" : 536,
        "sysdate" : 1649407053000,
        "haslayout" : "1",
        "topparent" : "5229714",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229714,
        "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407053000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0101/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1649406904000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649407053597890786,
        "uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0101/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex\\u00AE-A65AE cores present in a cluster. This ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "101388",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5229714",
      "sysurihash" : "f7GC9f2dPgzK0Beh",
      "urihash" : "f7GC9f2dPgzK0Beh",
      "sysuri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
      "systransactionid" : 866403,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1648684800000,
      "topparentid" : 5229714,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649406904000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5229714,
      "parentitem" : "624ff3b8caabfd7b3c13e73a",
      "documenttype" : "html",
      "isattachment" : "5229714",
      "sysindexeddate" : 1649407053000,
      "permanentid" : "6eae2f4b04a256017778453721e14592da31c2370cef68edd522dc30ea07",
      "syslanguage" : [ "English" ],
      "itemid" : "624ff3b9caabfd7b3c13e741",
      "transactionid" : 866403,
      "title" : "Functional description ",
      "products" : [ "A65AE" ],
      "date" : 1649407053000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101388:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649407053709671759,
      "sysisattachment" : "5229714",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5229714,
      "size" : 122,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101388/0101/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649406913318,
      "syssize" : 122,
      "sysdate" : 1649407053000,
      "haslayout" : "1",
      "topparent" : "5229714",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5229714,
      "content_description" : "This document describes the optional cryptographic features of the Cortex -A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0101-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649407053000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101388/0101/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101388/0101/Functional-description?lang=en",
      "modified" : 1649406904000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649407053709671759,
      "uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/101388/0101/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0101/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex\\u00AE-A65AE core Cryptographic Extension.",
    "FirstSentences" : "Functional description This chapter describes the Cortex\\u00AE-A65AE core Cryptographic Extension. Functional description"
  }, {
    "title" : "Arm CortexA710 Core Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA710 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "6KrFRyccqWMlðXQe",
        "urihash" : "6KrFRyccqWMlðXQe",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f892",
        "transactionid" : 861236,
        "title" : "Arm  CortexA710  Core Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431545032189,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4808,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431545032189,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "UG710ñaZuTnyANFi",
        "urihash" : "UG710ñaZuTnyANFi",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "94ad1fb157c9567b36f7685be36bc7689564ecb9d4d80e6e01178c0c3490",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89c",
        "transactionid" : 861236,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431794194317,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 581,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 581,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431794194317,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "QxrirED739m53zñO",
        "urihash" : "QxrirED739m53zñO",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "a8c9922831fd257a7de4f3b5366934e2c2cedd4fafb92b56023d2ed738d4",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89e",
        "transactionid" : 861236,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431765129086,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 4656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4656,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431765129086,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "Excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "iRSuLTkShtCUjd8Z",
        "urihash" : "iRSuLTkShtCUjd8Z",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "dd1aa4d504e10ec1cef46b890f3ff955f62243cb5c3bb1997e5b784d7bdc",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f8a0",
        "transactionid" : 861236,
        "title" : "Document revisions ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431746294831,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 114,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Document-revisions?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431746294831,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions"
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
      "document_number" : "101802",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4891152",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "CL8KB2F6zWrii7gc",
      "urihash" : "CL8KB2F6zWrii7gc",
      "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4891152,
      "numberofpages" : 17,
      "sysconcepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
      "attachmentparentid" : 4891152,
      "parentitem" : "61ba29f02183326f2176f892",
      "concepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "documenttype" : "pdf",
      "isattachment" : "4891152",
      "sysindexeddate" : 1648716432000,
      "permanentid" : "35a88ba892f03631893dbfee8c2abf05e7aa20ff6ca7968c2e21755b99cf",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba29f02183326f2176f8aa",
      "transactionid" : 861236,
      "title" : "Arm  CortexA710  Core Cryptographic Extension ",
      "subject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "date" : 1648716432000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101802:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716432259756955,
      "sysisattachment" : "4891152",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4891152,
      "size" : 307153,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716431321,
      "syssubject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "syssize" : 307153,
      "sysdate" : 1648716432000,
      "topparent" : "4891152",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 4891152,
      "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 825,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716432000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716432259756955,
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA710 Core Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "Excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ..."
  }, {
    "title" : "GFB interface",
    "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "printableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "clickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/GFB-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "excerpt" : "The process-specific part can take several cycles to respond to READ commands. ... Related reference Control register, CTRL GFB manager interface signals GFB interface system ipcontrollers",
    "firstSentences" : "GFB interface The Generic Flash Bus (GFB) interface enables the GFC-200 to access embedded Flash. Commands are received from the system through the AHB-Lite and APB completer interfaces, and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101484/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101484/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
        "document_number" : "101484",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470260",
        "sysurihash" : "BVjtgðR04ELqXoaB",
        "urihash" : "BVjtgðR04ELqXoaB",
        "sysuri" : "https://developer.arm.com/documentation/101484/0000/en",
        "systransactionid" : 863713,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646006400000,
        "topparentid" : 3470260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647940500000,
        "sysconcepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649082393000,
        "permanentid" : "e65d9ca1ca783543e93b6f2cc0522252cd370da2f8bf6fe68e6ee83a0ee5",
        "syslanguage" : [ "English" ],
        "itemid" : "623993948804d00769e9eb19",
        "transactionid" : 863713,
        "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
        "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
        "date" : 1649082393000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101484:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082393928751349,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082134220,
        "syssize" : 4566,
        "sysdate" : 1649082393000,
        "haslayout" : "1",
        "topparent" : "3470260",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470260,
        "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
        "wordcount" : 307,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0000-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082393000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101484/0000/?lang=en",
        "modified" : 1647940500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082393928751349,
        "uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101484/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "P-Channel controller interface",
      "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "printableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "clickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/P-Channel-controller-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "excerpt" : "P-Channel controller interface The P-Channel controller interface is a control port for managing the ... The system-level Power Policy Unit can request changes to the GFC-200 power state.",
      "firstSentences" : "P-Channel controller interface The P-Channel controller interface is a control port for managing the power of the attached process-specific part. The system-level Power Policy Unit can request ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101484",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470260",
          "sysurihash" : "BVjtgðR04ELqXoaB",
          "urihash" : "BVjtgðR04ELqXoaB",
          "sysuri" : "https://developer.arm.com/documentation/101484/0000/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646006400000,
          "topparentid" : 3470260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647940500000,
          "sysconcepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649082393000,
          "permanentid" : "e65d9ca1ca783543e93b6f2cc0522252cd370da2f8bf6fe68e6ee83a0ee5",
          "syslanguage" : [ "English" ],
          "itemid" : "623993948804d00769e9eb19",
          "transactionid" : 863713,
          "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
          "date" : 1649082393000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101484:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082393928751349,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082134220,
          "syssize" : 4566,
          "sysdate" : 1649082393000,
          "haslayout" : "1",
          "topparent" : "3470260",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470260,
          "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0000-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101484/0000/?lang=en",
          "modified" : 1647940500000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082393928751349,
          "uri" : "https://developer.arm.com/documentation/101484/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "P-Channel controller interface ",
        "document_number" : "101484",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470260",
        "sysurihash" : "K7br8KeWIWnTFatX",
        "urihash" : "K7br8KeWIWnTFatX",
        "sysuri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646006400000,
        "topparentid" : 3470260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647940500000,
        "sysconcepts" : "power states ; controller interface ; See Flash ; request ; idle ; supports multiple ; leaves reset ; Policy Unit",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3470260,
        "parentitem" : "623993948804d00769e9eb19",
        "concepts" : "power states ; controller interface ; See Flash ; request ; idle ; supports multiple ; leaves reset ; Policy Unit",
        "documenttype" : "html",
        "isattachment" : "3470260",
        "sysindexeddate" : 1649082425000,
        "permanentid" : "f4209a60326665c5214b52da0ab4d568524d1d808b5f2896fb1fc1d31f98",
        "syslanguage" : [ "English" ],
        "itemid" : "623993958804d00769e9eb32",
        "transactionid" : 863714,
        "title" : "P-Channel controller interface ",
        "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
        "date" : 1649082425000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101484:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082425928519102,
        "sysisattachment" : "3470260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470260,
        "size" : 1332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/P-Channel-controller-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082134220,
        "syssize" : 1332,
        "sysdate" : 1649082425000,
        "haslayout" : "1",
        "topparent" : "3470260",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470260,
        "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0000-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082425000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/P-Channel-controller-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101484/0000/Functional-Description/Interfaces/P-Channel-controller-interface?lang=en",
        "modified" : 1647940500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082425928519102,
        "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
        "syscollection" : "default"
      },
      "Title" : "P-Channel controller interface",
      "Uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/P-Channel-controller-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/P-Channel-controller-interface",
      "Excerpt" : "P-Channel controller interface The P-Channel controller interface is a control port for managing the ... The system-level Power Policy Unit can request changes to the GFC-200 power state.",
      "FirstSentences" : "P-Channel controller interface The P-Channel controller interface is a control port for managing the power of the attached process-specific part. The system-level Power Policy Unit can request ..."
    }, {
      "title" : "AHB-Lite subordinate interface",
      "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/AHB-Lite-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "excerpt" : "Burst transfers Burst transfers are supported to allow large blocks of data to be read from memory. ... The GFB has a transfer in progress. ... A GFB transfer generates an error response.",
      "firstSentences" : "AHB-Lite subordinate interface The AHB-Lite subordinate interface is a read-only port through which the system can make read-only accesses to the embedded Flash. System accesses through the AHB- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101484",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470260",
          "sysurihash" : "BVjtgðR04ELqXoaB",
          "urihash" : "BVjtgðR04ELqXoaB",
          "sysuri" : "https://developer.arm.com/documentation/101484/0000/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646006400000,
          "topparentid" : 3470260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647940500000,
          "sysconcepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649082393000,
          "permanentid" : "e65d9ca1ca783543e93b6f2cc0522252cd370da2f8bf6fe68e6ee83a0ee5",
          "syslanguage" : [ "English" ],
          "itemid" : "623993948804d00769e9eb19",
          "transactionid" : 863713,
          "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
          "date" : 1649082393000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101484:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082393928751349,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082134220,
          "syssize" : 4566,
          "sysdate" : 1649082393000,
          "haslayout" : "1",
          "topparent" : "3470260",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470260,
          "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0000-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101484/0000/?lang=en",
          "modified" : 1647940500000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082393928751349,
          "uri" : "https://developer.arm.com/documentation/101484/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB-Lite subordinate interface ",
        "document_number" : "101484",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470260",
        "sysurihash" : "sxARa6Be7C31Vrxi",
        "urihash" : "sxARa6Be7C31Vrxi",
        "sysuri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
        "systransactionid" : 863713,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646006400000,
        "topparentid" : 3470260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647940500000,
        "sysconcepts" : "error response ; data bus ; read accesses ; interface ; AHB-Lite ; configuration parameter ; AHB manager ; Burst transfers ; controller ; transactions ; clock cycles ; STOPPED state",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3470260,
        "parentitem" : "623993948804d00769e9eb19",
        "concepts" : "error response ; data bus ; read accesses ; interface ; AHB-Lite ; configuration parameter ; AHB manager ; Burst transfers ; controller ; transactions ; clock cycles ; STOPPED state",
        "documenttype" : "html",
        "isattachment" : "3470260",
        "sysindexeddate" : 1649082420000,
        "permanentid" : "fccccee93fd7b3d415253633942f99633e958626b488838f1782f54e8113",
        "syslanguage" : [ "English" ],
        "itemid" : "623993958804d00769e9eb2b",
        "transactionid" : 863713,
        "title" : "AHB-Lite subordinate interface ",
        "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
        "date" : 1649082420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101484:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082420053820050,
        "sysisattachment" : "3470260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470260,
        "size" : 5138,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/AHB-Lite-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082134220,
        "syssize" : 5138,
        "sysdate" : 1649082420000,
        "haslayout" : "1",
        "topparent" : "3470260",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470260,
        "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
        "wordcount" : 248,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0000-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/AHB-Lite-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101484/0000/Functional-Description/Interfaces/AHB-Lite-subordinate-interface?lang=en",
        "modified" : 1647940500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082420053820050,
        "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB-Lite subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/AHB-Lite-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/AHB-Lite-subordinate-interface",
      "Excerpt" : "Burst transfers Burst transfers are supported to allow large blocks of data to be read from memory. ... The GFB has a transfer in progress. ... A GFB transfer generates an error response.",
      "FirstSentences" : "AHB-Lite subordinate interface The AHB-Lite subordinate interface is a read-only port through which the system can make read-only accesses to the embedded Flash. System accesses through the AHB- ..."
    }, {
      "title" : "APB requester interface",
      "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "printableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "clickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/APB-requester-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "excerpt" : "APB requester interface The APB requester interface is a control port for any registers that are connected ... This interface forwards the transfers that the primary APB completer interface ...",
      "firstSentences" : "APB requester interface The APB requester interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. This interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101484",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470260",
          "sysurihash" : "BVjtgðR04ELqXoaB",
          "urihash" : "BVjtgðR04ELqXoaB",
          "sysuri" : "https://developer.arm.com/documentation/101484/0000/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646006400000,
          "topparentid" : 3470260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647940500000,
          "sysconcepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; implementations ; patents ; arm ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649082393000,
          "permanentid" : "e65d9ca1ca783543e93b6f2cc0522252cd370da2f8bf6fe68e6ee83a0ee5",
          "syslanguage" : [ "English" ],
          "itemid" : "623993948804d00769e9eb19",
          "transactionid" : 863713,
          "title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
          "date" : 1649082393000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101484:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082393928751349,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082134220,
          "syssize" : 4566,
          "sysdate" : 1649082393000,
          "haslayout" : "1",
          "topparent" : "3470260",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470260,
          "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0000-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082393000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101484/0000/?lang=en",
          "modified" : 1647940500000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082393928751349,
          "uri" : "https://developer.arm.com/documentation/101484/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-200 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101484/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101484/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GFC-200 Generic Flash Controller Technical Reference Manual Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-00 19 February 2019 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB requester interface ",
        "document_number" : "101484",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470260",
        "sysurihash" : "ñFc7iPupHaBNcPzK",
        "urihash" : "ñFc7iPupHaBNcPzK",
        "sysuri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
        "systransactionid" : 863713,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646006400000,
        "topparentid" : 3470260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647940500000,
        "sysconcepts" : "APB completer ; requester interface ; strobe signals ; accesses ; registers ; Error responses ; implementation-dependent ; behavior of the process-specific",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3470260,
        "parentitem" : "623993948804d00769e9eb19",
        "concepts" : "APB completer ; requester interface ; strobe signals ; accesses ; registers ; Error responses ; implementation-dependent ; behavior of the process-specific",
        "documenttype" : "html",
        "isattachment" : "3470260",
        "sysindexeddate" : 1649082419000,
        "permanentid" : "6c179357f658d9c917844ef478d7d0c6a948b0b36e5a0f922e0548880699",
        "syslanguage" : [ "English" ],
        "itemid" : "623993958804d00769e9eb2e",
        "transactionid" : 863713,
        "title" : "APB requester interface ",
        "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
        "date" : 1649082419000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101484:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082419520594974,
        "sysisattachment" : "3470260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470260,
        "size" : 1207,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/APB-requester-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082134220,
        "syssize" : 1207,
        "sysdate" : 1649082419000,
        "haslayout" : "1",
        "topparent" : "3470260",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470260,
        "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0000-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082419000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/APB-requester-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101484/0000/Functional-Description/Interfaces/APB-requester-interface?lang=en",
        "modified" : 1647940500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082419520594974,
        "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
        "syscollection" : "default"
      },
      "Title" : "APB requester interface",
      "Uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/APB-requester-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/APB-requester-interface",
      "Excerpt" : "APB requester interface The APB requester interface is a control port for any registers that are connected ... This interface forwards the transfers that the primary APB completer interface ...",
      "FirstSentences" : "APB requester interface The APB requester interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. This interface ..."
    } ],
    "totalNumberOfChildResults" : 76,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GFB interface ",
      "document_number" : "101484",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3470260",
      "sysurihash" : "jqPfH30wXddDa30ñ",
      "urihash" : "jqPfH30wXddDa30ñ",
      "sysuri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
      "systransactionid" : 863714,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1646006400000,
      "topparentid" : 3470260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647940500000,
      "sysconcepts" : "commands ; bus ; manager ; receiver ; interfaces ; AHB-Lite ; Generic Flash ; APB ; error response ; transaction ; signal HIGH ; configuration parameters ; memory region ; converted internally",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3470260,
      "parentitem" : "623993948804d00769e9eb19",
      "concepts" : "commands ; bus ; manager ; receiver ; interfaces ; AHB-Lite ; Generic Flash ; APB ; error response ; transaction ; signal HIGH ; configuration parameters ; memory region ; converted internally",
      "documenttype" : "html",
      "isattachment" : "3470260",
      "sysindexeddate" : 1649082426000,
      "permanentid" : "b7da441298f4aa6c2a64a6c863fc594f7909386c601e16cf700022a471c6",
      "syslanguage" : [ "English" ],
      "itemid" : "623993958804d00769e9eb2f",
      "transactionid" : 863714,
      "title" : "GFB interface ",
      "products" : [ "CoreLink GFC-200 Generic Flash Controller Arm CoreLink GFC-200 Generic Flash Controller r0p0" ],
      "date" : 1649082425000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101484:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082425998656177,
      "sysisattachment" : "3470260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3470260,
      "size" : 2620,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/GFB-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082134220,
      "syssize" : 2620,
      "sysdate" : 1649082425000,
      "haslayout" : "1",
      "topparent" : "3470260",
      "label_version" : "0000",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3470260,
      "content_description" : "This book is for the GFC-200 Generic Flash Controller .",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0000-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082426000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/GFB-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101484/0000/Functional-Description/Interfaces/GFB-interface?lang=en",
      "modified" : 1647940500000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082425998656177,
      "uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
      "syscollection" : "default"
    },
    "Title" : "GFB interface",
    "Uri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "ClickUri" : "https://developer.arm.com/documentation/101484/0000/Functional-Description/Interfaces/GFB-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101484/0000/en/Functional-Description/Interfaces/GFB-interface",
    "Excerpt" : "The process-specific part can take several cycles to respond to READ commands. ... Related reference Control register, CTRL GFB manager interface signals GFB interface system ipcontrollers",
    "FirstSentences" : "GFB interface The Generic Flash Bus (GFB) interface enables the GFC-200 to access embedded Flash. Commands are received from the system through the AHB-Lite and APB completer interfaces, and ..."
  }, {
    "title" : "Wake Request",
    "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "clickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "excerpt" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. ... Figure 1.",
    "firstSentences" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. The following figure ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "I8Ad7jchMkbpiRIl",
        "urihash" : "I8Ad7jchMkbpiRIl",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649080656000,
        "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad832183326f21771faa",
        "transactionid" : 863678,
        "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080656377119131,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 4878,
        "sysdate" : 1649080656000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080656377119131,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "PPI programming",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "excerpt" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "firstSentences" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PPI programming ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "eHPJQ4M8yykY55MP",
        "urihash" : "eHPJQ4M8yykY55MP",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "PPI ; register map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "PPI ; register map",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "8d4f243385fb5615859e384ff94f4d1606d71a61620c8616778f23de0eea",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad842183326f21771fd5",
        "transactionid" : 857022,
        "title" : "PPI programming ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759935536694,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 175,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747551,
        "syssize" : 175,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759935536694,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
        "syscollection" : "default"
      },
      "Title" : "PPI programming",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "Excerpt" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "FirstSentences" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming"
    }, {
      "title" : "Reliability, Accessibility, and Serviceability",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "excerpt" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, ... The GIC makes all necessary information available to software through Armv8.2 RAS ...",
      "firstSentences" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, which include Single Error Correction and Double Error Detection (SECDED), and Scrub, software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reliability, Accessibility, and Serviceability ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "ZwUgBfvo9lTc2PJ6",
        "urihash" : "ZwUgBfvo9lTc2PJ6",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "register space ; GIC makes ; Armv8",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "register space ; GIC makes ; Armv8",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "da9da18d563ac00e8d27dcaef45aa5e03a68ea7bba15f0758b49608227dc",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad852183326f21771fdf",
        "transactionid" : 857022,
        "title" : "Reliability, Accessibility, and Serviceability ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759895869617,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747551,
        "syssize" : 390,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759895869617,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
        "syscollection" : "default"
      },
      "Title" : "Reliability, Accessibility, and Serviceability",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "Excerpt" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, ... The GIC makes all necessary information available to software through Armv8.2 RAS ...",
      "FirstSentences" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, which include Single Error Correction and Double Error Detection (SECDED), and Scrub, software ..."
    }, {
      "title" : "SGI RAM error records 3-4",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "excerpt" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. ... Table 1.",
      "firstSentences" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. The Distributor records a subset ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SGI RAM error records 3-4 ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "zUSdzDjjW1W7byMo",
        "urihash" : "zUSdzDjjW1W7byMo",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "GIC ; reports data ; repair capability ; generation options ; fault handling ; routing decisions ; SGIDR ; GICR ; Distributor",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "GIC ; reports data ; repair capability ; generation options ; fault handling ; routing decisions ; SGIDR ; GICR ; Distributor",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "4e645a4972565ccd92f1fc015eef4001c0279ad143688ee9761ce06045a5",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad852183326f21771fe5",
        "transactionid" : 857022,
        "title" : "SGI RAM error records 3-4 ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759855518842,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 1621,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747541,
        "syssize" : 1621,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759855518842,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
        "syscollection" : "default"
      },
      "Title" : "SGI RAM error records 3-4",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "Excerpt" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. ... Table 1.",
      "FirstSentences" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. The Distributor records a subset ..."
    } ],
    "totalNumberOfChildResults" : 152,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Wake Request ",
      "document_number" : "102143",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5046301",
      "sysurihash" : "SzPXcVtv14AMu3qk",
      "urihash" : "SzPXcVtv14AMu3qk",
      "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
      "systransactionid" : 857022,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639526400000,
      "topparentid" : 5046301,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1640017283000,
      "sysconcepts" : "wake ; Request block ; core ; power controller ; pending ; AXI5 ; Stream ; reset ; Distributor ; ProcessorSleep ; powerdown sequence ; sending transactions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
      "attachmentparentid" : 5046301,
      "parentitem" : "61c0ad832183326f21771faa",
      "concepts" : "wake ; Request block ; core ; power controller ; pending ; AXI5 ; Stream ; reset ; Distributor ; ProcessorSleep ; powerdown sequence ; sending transactions",
      "documenttype" : "html",
      "isattachment" : "5046301",
      "sysindexeddate" : 1648137760000,
      "permanentid" : "812fae8f0e475d42dd109b2b38c1f0d4a1318d0f98d861574bf9a8675cd5",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0ad842183326f21771fc6",
      "transactionid" : 857022,
      "title" : "Wake Request ",
      "products" : [ "CoreLink GIC-625" ],
      "date" : 1648137760000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102143:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
      "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648137760007016433,
      "sysisattachment" : "5046301",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5046301,
      "size" : 1464,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648137747566,
      "syssize" : 1464,
      "sysdate" : 1648137760000,
      "haslayout" : "1",
      "topparent" : "5046301",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5046301,
      "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648137760000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "modified" : 1640017283000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648137760007016433,
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
      "syscollection" : "default"
    },
    "Title" : "Wake Request",
    "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "Excerpt" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. ... Figure 1.",
    "FirstSentences" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. The following figure ..."
  }, {
    "title" : "AArch64 Debug register summary",
    "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "excerpt" : "AArch64 Debug register summary",
    "firstSentences" : "AArch64 Debug register summary",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX2 Core",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexX2  Core ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "dfLv6WkkeJpv05Vt",
        "urihash" : "dfLv6WkkeJpv05Vt",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d8f76bb7f0e683c35d0",
        "transactionid" : 863758,
        "title" : "Arm  CortexX2  Core ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544263633530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4822,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 4822,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544263633530,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX2 Core",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "ñV4HR5siAKzkVYgb",
        "urihash" : "ñV4HR5siAKzkVYgb",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "1ffbf2759665d4ea13fc5dc77c84ce8eb71ab865dbed7f5b9bc7e38f0a6c",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b2",
        "transactionid" : 861292,
        "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200199627660,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200199627660,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "fðWGiBFVñQt42UFð",
        "urihash" : "fðWGiBFVñQt42UFð",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "baa20e47f01236caed7eafb95c002c98c861650b3bde53efbc7c1638fe87",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b0",
        "transactionid" : 861292,
        "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200112165342,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200112165342,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "4nbjGbvcYTTXhZQe",
        "urihash" : "4nbjGbvcYTTXhZQe",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719199000,
        "permanentid" : "43581faf2e97efb167572aa666a9fe50834f2567065c1599a7817cf2eceb",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b1",
        "transactionid" : 861292,
        "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719199000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719199791056555,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719199000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719199000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719199791056555,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ..."
    } ],
    "totalNumberOfChildResults" : 362,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch64 Debug register summary ",
      "document_number" : "101803",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045505",
      "sysurihash" : "A0Yogt6L0zcñASV5",
      "urihash" : "A0Yogt6L0zcñASV5",
      "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "systransactionid" : 861292,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1639094400000,
      "topparentid" : 5045505,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639591311000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
      "attachmentparentid" : 5045505,
      "parentitem" : "61ba2d8f76bb7f0e683c35d0",
      "documenttype" : "html",
      "isattachment" : "5045505",
      "sysindexeddate" : 1648719201000,
      "permanentid" : "aaf8d95e644a81aa145164f04dba6c3def03d7a4bae5e994c91ea8b7c966",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d9476bb7f0e683c3682",
      "transactionid" : 861292,
      "title" : "AArch64 Debug register summary ",
      "products" : [ "Cortex-X2" ],
      "date" : 1648719201000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101803:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719201130158796,
      "sysisattachment" : "5045505",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045505,
      "size" : 32,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719168600,
      "syssize" : 32,
      "sysdate" : 1648719201000,
      "haslayout" : "1",
      "topparent" : "5045505",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045505,
      "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 4,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
      "document_revision" : "0201-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719201000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "modified" : 1639591311000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719201130158796,
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Debug register summary",
    "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "Excerpt" : "AArch64 Debug register summary",
    "FirstSentences" : "AArch64 Debug register summary"
  }, {
    "title" : "Help with connecting to new targets guide",
    "uri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4d6f9c3b04f2bd53e1ac7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "excerpt" : "Date ... Non-Conﬁdential Page 2 of 45 ... Document ID: 107550_1.0_01_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
    "firstSentences" : "Help with connecting to new targets Version 1.0 guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 107550_1.0_01_en Help with connecting to new ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Help with connecting to new targets guide",
      "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Help with connecting to new targets guide ",
        "document_number" : "107550",
        "document_version" : "1-0",
        "content_type" : "Guide",
        "systopparent" : "5318657",
        "sysurihash" : "Ap21CxD9xkBecLsa",
        "urihash" : "Ap21CxD9xkBecLsa",
        "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "systransactionid" : 966498,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659571200000,
        "topparentid" : 5318657,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660212984000,
        "sysconcepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "concepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1663234121000,
        "permanentid" : "b22311119c142facf3b9321eb3be216da8e0fcb52debd177ee7766719854",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d6f8c3b04f2bd53e1aa4",
        "transactionid" : 966498,
        "title" : "Help with connecting to new targets guide ",
        "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
        "date" : 1663234121000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debuggers",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "107550:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663234121556991541,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663234105033,
        "syssize" : 4349,
        "sysdate" : 1663234121000,
        "haslayout" : "1",
        "topparent" : "5318657",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318657,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663234121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107550/1-0/?lang=en",
        "modified" : 1660212984000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663234121556991541,
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Help with connecting to new targets guide",
      "Uri" : "https://developer.arm.com/documentation/107550/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "When my target is autodetected, why do some component or component connections not appear?",
      "uri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "clickUri" : "https://developer.arm.com/documentation/107550/1-0/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "excerpt" : "CSAT600 tests particular aspects of a CoreSight SoC-600 debug infrastructure design. ... When my target is autodetected, why do some component or component connections not appear? ...",
      "firstSentences" : "When my target is autodetected, why do some component or component connections not appear? For a summary of common reasons why PCE does not discover component or component connections, read the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Help with connecting to new targets guide",
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Help with connecting to new targets guide ",
          "document_number" : "107550",
          "document_version" : "1-0",
          "content_type" : "Guide",
          "systopparent" : "5318657",
          "sysurihash" : "Ap21CxD9xkBecLsa",
          "urihash" : "Ap21CxD9xkBecLsa",
          "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "systransactionid" : 966498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659571200000,
          "topparentid" : 5318657,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1660212984000,
          "sysconcepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
          "concepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1663234121000,
          "permanentid" : "b22311119c142facf3b9321eb3be216da8e0fcb52debd177ee7766719854",
          "syslanguage" : [ "English" ],
          "itemid" : "62f4d6f8c3b04f2bd53e1aa4",
          "transactionid" : 966498,
          "title" : "Help with connecting to new targets guide ",
          "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
          "date" : 1663234121000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debuggers",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "107550:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663234121556991541,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4349,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663234105033,
          "syssize" : 4349,
          "sysdate" : 1663234121000,
          "haslayout" : "1",
          "topparent" : "5318657",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318657,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663234121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107550/1-0/?lang=en",
          "modified" : 1660212984000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663234121556991541,
          "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "Help with connecting to new targets guide",
        "Uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "When my target is autodetected, why do some component or component connections not appear? ",
        "document_number" : "107550",
        "document_version" : "1-0",
        "content_type" : "Guide",
        "systopparent" : "5318657",
        "sysurihash" : "HG5mUxñðebLjsgW5",
        "urihash" : "HG5mUxñðebLjsgW5",
        "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
        "systransactionid" : 940702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659571200000,
        "topparentid" : 5318657,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660212984000,
        "sysconcepts" : "component connections ; common reasons ; PCE ; target ; DAP ; logger tool KBA Arm Development Studio ; Debugging Armv8 ; Platforms tutorial ; infrastructure design ; compliant boards ; detailed low-level ; configuration database ; instructions ; family units ; Specification ADIv6 ; capabilities",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "attachmentparentid" : 5318657,
        "parentitem" : "62f4d6f8c3b04f2bd53e1aa4",
        "concepts" : "component connections ; common reasons ; PCE ; target ; DAP ; logger tool KBA Arm Development Studio ; Debugging Armv8 ; Platforms tutorial ; infrastructure design ; compliant boards ; detailed low-level ; configuration database ; instructions ; family units ; Specification ADIv6 ; capabilities",
        "documenttype" : "html",
        "isattachment" : "5318657",
        "sysindexeddate" : 1660213016000,
        "permanentid" : "51725204b31bc6c3f7f8959e61da7ada8acd837c7d9506601043920ab675",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d6f9c3b04f2bd53e1abf",
        "transactionid" : 940702,
        "title" : "When my target is autodetected, why do some component or component connections not appear? ",
        "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
        "date" : 1660213016000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debuggers",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "107550:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660213016538030536,
        "sysisattachment" : "5318657",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5318657,
        "size" : 3091,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660212995402,
        "syssize" : 3091,
        "sysdate" : 1660213016000,
        "haslayout" : "1",
        "topparent" : "5318657",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318657,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
        "wordcount" : 178,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660213016000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107550/1-0/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-?lang=en",
        "modified" : 1660212984000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660213016538030536,
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
        "syscollection" : "default"
      },
      "Title" : "When my target is autodetected, why do some component or component connections not appear?",
      "Uri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/When-my-target-is-autodetected--why-do-some-component-or-component-connections-not-appear-",
      "Excerpt" : "CSAT600 tests particular aspects of a CoreSight SoC-600 debug infrastructure design. ... When my target is autodetected, why do some component or component connections not appear? ...",
      "FirstSentences" : "When my target is autodetected, why do some component or component connections not appear? For a summary of common reasons why PCE does not discover component or component connections, read the ..."
    }, {
      "title" : "Secure devices on the target",
      "uri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "clickUri" : "https://developer.arm.com/documentation/107550/1-0/Secure-devices-on-the-target?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "excerpt" : "Secure devices on the target Some targets have one or more secure devices on the JTAG scan chain or on the ... Program these devices to make the JTAG scan chain and components on the target ...",
      "firstSentences" : "Secure devices on the target Some targets have one or more secure devices on the JTAG scan chain or on the target. Program these devices to make the JTAG scan chain and components on the target ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Help with connecting to new targets guide",
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Help with connecting to new targets guide ",
          "document_number" : "107550",
          "document_version" : "1-0",
          "content_type" : "Guide",
          "systopparent" : "5318657",
          "sysurihash" : "Ap21CxD9xkBecLsa",
          "urihash" : "Ap21CxD9xkBecLsa",
          "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "systransactionid" : 966498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659571200000,
          "topparentid" : 5318657,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1660212984000,
          "sysconcepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
          "concepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1663234121000,
          "permanentid" : "b22311119c142facf3b9321eb3be216da8e0fcb52debd177ee7766719854",
          "syslanguage" : [ "English" ],
          "itemid" : "62f4d6f8c3b04f2bd53e1aa4",
          "transactionid" : 966498,
          "title" : "Help with connecting to new targets guide ",
          "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
          "date" : 1663234121000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debuggers",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "107550:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663234121556991541,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4349,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663234105033,
          "syssize" : 4349,
          "sysdate" : 1663234121000,
          "haslayout" : "1",
          "topparent" : "5318657",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318657,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663234121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107550/1-0/?lang=en",
          "modified" : 1660212984000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663234121556991541,
          "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "Help with connecting to new targets guide",
        "Uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Secure devices on the target ",
        "document_number" : "107550",
        "document_version" : "1-0",
        "content_type" : "Guide",
        "systopparent" : "5318657",
        "sysurihash" : "5f3RM6aUiGVtK4nH",
        "urihash" : "5f3RM6aUiGVtK4nH",
        "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
        "systransactionid" : 940702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1659571200000,
        "topparentid" : 5318657,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660212984000,
        "sysconcepts" : "secure devices ; scan chain ; targets ; scanchain",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "attachmentparentid" : 5318657,
        "parentitem" : "62f4d6f8c3b04f2bd53e1aa4",
        "concepts" : "secure devices ; scan chain ; targets ; scanchain",
        "documenttype" : "html",
        "isattachment" : "5318657",
        "sysindexeddate" : 1660213016000,
        "permanentid" : "55006efe295a87993bfecf748909aab1c027947444f946a458af1308d122",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d6f9c3b04f2bd53e1aaf",
        "transactionid" : 940702,
        "title" : "Secure devices on the target ",
        "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
        "date" : 1660213016000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debuggers",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "107550:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660213016135485535,
        "sysisattachment" : "5318657",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5318657,
        "size" : 352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/Secure-devices-on-the-target?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660212995402,
        "syssize" : 352,
        "sysdate" : 1660213016000,
        "haslayout" : "1",
        "topparent" : "5318657",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318657,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660213016000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/Secure-devices-on-the-target?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107550/1-0/Secure-devices-on-the-target?lang=en",
        "modified" : 1660212984000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660213016135485535,
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
        "syscollection" : "default"
      },
      "Title" : "Secure devices on the target",
      "Uri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/Secure-devices-on-the-target?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/Secure-devices-on-the-target",
      "Excerpt" : "Secure devices on the target Some targets have one or more secure devices on the JTAG scan chain or on the ... Program these devices to make the JTAG scan chain and components on the target ...",
      "FirstSentences" : "Secure devices on the target Some targets have one or more secure devices on the JTAG scan chain or on the target. Program these devices to make the JTAG scan chain and components on the target ..."
    }, {
      "title" : "Target is running too slowly",
      "uri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "clickUri" : "https://developer.arm.com/documentation/107550/1-0/Target-is-running-too-slowly?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "excerpt" : "Target is running too slowly PCE can have difficulties autodetecting a target which is running at low frequencies. Emulation and simulation targets often run at low frequencies.",
      "firstSentences" : "Target is running too slowly PCE can have difficulties autodetecting a target which is running at low frequencies. Emulation and simulation targets often run at low frequencies. Steps: Read Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Help with connecting to new targets guide",
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Help with connecting to new targets guide ",
          "document_number" : "107550",
          "document_version" : "1-0",
          "content_type" : "Guide",
          "systopparent" : "5318657",
          "sysurihash" : "Ap21CxD9xkBecLsa",
          "urihash" : "Ap21CxD9xkBecLsa",
          "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "systransactionid" : 966498,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659571200000,
          "topparentid" : 5318657,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1660212984000,
          "sysconcepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
          "concepts" : "documentation ; arm ; targets guide ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1663234121000,
          "permanentid" : "b22311119c142facf3b9321eb3be216da8e0fcb52debd177ee7766719854",
          "syslanguage" : [ "English" ],
          "itemid" : "62f4d6f8c3b04f2bd53e1aa4",
          "transactionid" : 966498,
          "title" : "Help with connecting to new targets guide ",
          "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
          "date" : 1663234121000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debuggers",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "107550:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663234121556991541,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4349,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663234105033,
          "syssize" : 4349,
          "sysdate" : 1663234121000,
          "haslayout" : "1",
          "topparent" : "5318657",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318657,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663234121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107550/1-0/?lang=en",
          "modified" : 1660212984000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663234121556991541,
          "uri" : "https://developer.arm.com/documentation/107550/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "Help with connecting to new targets guide",
        "Uri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Help with connecting to new targets guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 4 August 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Target is running too slowly ",
        "document_number" : "107550",
        "document_version" : "1-0",
        "content_type" : "Guide",
        "systopparent" : "5318657",
        "sysurihash" : "JtXx0NTcENVUeu5a",
        "urihash" : "JtXx0NTcENVUeu5a",
        "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
        "systransactionid" : 940702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1659571200000,
        "topparentid" : 5318657,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660212984000,
        "sysconcepts" : "low frequencies ; targets ; autodetecting ; slow JTAG ; Arm Development Studio ; slowly PCE ; clock ; run",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "attachmentparentid" : 5318657,
        "parentitem" : "62f4d6f8c3b04f2bd53e1aa4",
        "concepts" : "low frequencies ; targets ; autodetecting ; slow JTAG ; Arm Development Studio ; slowly PCE ; clock ; run",
        "documenttype" : "html",
        "isattachment" : "5318657",
        "sysindexeddate" : 1660213016000,
        "permanentid" : "a9e63fa8c17621267293e59dba39202ecb12f420988ac51a808081f1d839",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d6f9c3b04f2bd53e1ab1",
        "transactionid" : 940702,
        "title" : "Target is running too slowly ",
        "products" : [ "Arm Development Studio", "DS-5 Development Studio", "CoreSight Debug and Trace" ],
        "date" : 1660213016000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debuggers",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "107550:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660213016106561637,
        "sysisattachment" : "5318657",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5318657,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107550/1-0/Target-is-running-too-slowly?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660212995402,
        "syssize" : 368,
        "sysdate" : 1660213016000,
        "haslayout" : "1",
        "topparent" : "5318657",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318657,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660213016000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107550/1-0/Target-is-running-too-slowly?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107550/1-0/Target-is-running-too-slowly?lang=en",
        "modified" : 1660212984000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660213016106561637,
        "uri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
        "syscollection" : "default"
      },
      "Title" : "Target is running too slowly",
      "Uri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "ClickUri" : "https://developer.arm.com/documentation/107550/1-0/Target-is-running-too-slowly?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/Target-is-running-too-slowly",
      "Excerpt" : "Target is running too slowly PCE can have difficulties autodetecting a target which is running at low frequencies. Emulation and simulation targets often run at low frequencies.",
      "FirstSentences" : "Target is running too slowly PCE can have difficulties autodetecting a target which is running at low frequencies. Emulation and simulation targets often run at low frequencies. Steps: Read Arm ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Help with connecting to new targets guide ",
      "document_number" : "107550",
      "document_version" : "1-0",
      "content_type" : "Guide",
      "systopparent" : "5318657",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "J67Xi87eXIrd2oHI",
      "urihash" : "J67Xi87eXIrd2oHI",
      "sysuri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
      "keywords" : "fc26cc5, software, debugger, target, board",
      "systransactionid" : 940702,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659571200000,
      "topparentid" : 5318657,
      "numberofpages" : 45,
      "sysconcepts" : "platform configurations ; targets ; PCE ; common reasons ; instructions ; existing resources ; messages mean ; preceding KBA ; autodetection process ; arm ; connection types ; export laws ; third party ; architecture ; communities ; shows",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
      "attachmentparentid" : 5318657,
      "parentitem" : "62f4d6f8c3b04f2bd53e1aa4",
      "concepts" : "platform configurations ; targets ; PCE ; common reasons ; instructions ; existing resources ; messages mean ; preceding KBA ; autodetection process ; arm ; connection types ; export laws ; third party ; architecture ; communities ; shows",
      "documenttype" : "pdf",
      "isattachment" : "5318657",
      "sysindexeddate" : 1660213018000,
      "permanentid" : "aaaa71f2cdf4192f89ada43eb67cfa6d2165e68c94f8da2502057325f47f",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4d6f9c3b04f2bd53e1ac7",
      "transactionid" : 940702,
      "title" : "Help with connecting to new targets guide ",
      "subject" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
      "date" : 1660213018000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107550:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660213018254903835,
      "sysisattachment" : "5318657",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5318657,
      "size" : 356182,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4d6f9c3b04f2bd53e1ac7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660212997438,
      "syssubject" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
      "syssize" : 356182,
      "sysdate" : 1660213018000,
      "topparent" : "5318657",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5318657,
      "content_description" : "Guide to help with connecting to a new target with Arm Development Studio and DS-5.",
      "wordcount" : 903,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660213018000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4d6f9c3b04f2bd53e1ac7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660213018254903835,
      "uri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Help with connecting to new targets guide",
    "Uri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4d6f9c3b04f2bd53e1ac7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107550/1-0/en/pdf/help_with_connecting_to_new_targets_guide_107550_1.0_01_en.pdf",
    "Excerpt" : "Date ... Non-Conﬁdential Page 2 of 45 ... Document ID: 107550_1.0_01_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
    "FirstSentences" : "Help with connecting to new targets Version 1.0 guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 107550_1.0_01_en Help with connecting to new ..."
  }, {
    "title" : "Arm CortexA710 Core",
    "uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "excerpt" : "First limited access release for r1p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "firstSentences" : "Arm® Cortex®‑A710 Core Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101800_0201_07_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA710 Core",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "AmrTVñcECV0926LY",
        "urihash" : "AmrTVñcECV0926LY",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7576bb7f0e683c32f0",
        "transactionid" : 861279,
        "title" : "Arm  CortexA710  Core ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476877009974,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 4826,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476877009974,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "Generic system control register summary",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "excerpt" : "Generic system control register summary The summary table provides an overview of all implementation defined ... Individual register descriptions provide detailed information. Table 1.",
      "firstSentences" : "Generic system control register summary The summary table provides an overview of all implementation defined Generic system control registers in the core. Individual register descriptions provide ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core",
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core ",
          "document_number" : "101800",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045248",
          "sysurihash" : "AmrTVñcECV0926LY",
          "urihash" : "AmrTVñcECV0926LY",
          "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
          "systransactionid" : 861279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591285000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648718476000,
          "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d7576bb7f0e683c32f0",
          "transactionid" : 861279,
          "title" : "Arm  CortexA710  Core ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648718476000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101800:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718476877009974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4826,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718456079,
          "syssize" : 4826,
          "sysdate" : 1648718476000,
          "haslayout" : "1",
          "topparent" : "5045248",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045248,
          "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101800/0201/?lang=en",
          "modified" : 1639591285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718476877009974,
          "uri" : "https://developer.arm.com/documentation/101800/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core",
        "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generic system control register summary ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "yñShU7Tfkt29OBSk",
        "urihash" : "yñShU7Tfkt29OBSk",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "system control ; register ; detailed information ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 5045248,
        "parentitem" : "61ba2d7576bb7f0e683c32f0",
        "concepts" : "system control ; register ; detailed information ; core",
        "documenttype" : "html",
        "isattachment" : "5045248",
        "sysindexeddate" : 1648718478000,
        "permanentid" : "4a56186bbbe67c562fff9a1e1814e8f4074529ca953ece0081bcaa41f3f9",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7976bb7f0e683c3374",
        "transactionid" : 861279,
        "title" : "Generic system control register summary ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718478000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718478203901521,
        "sysisattachment" : "5045248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045248,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 451,
        "sysdate" : 1648718478000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718478000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718478203901521,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Generic system control register summary",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers/Generic-system-control-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers/Generic-system-control-register-summary",
      "Excerpt" : "Generic system control register summary The summary table provides an overview of all implementation defined ... Individual register descriptions provide detailed information. Table 1.",
      "FirstSentences" : "Generic system control register summary The summary table provides an overview of all implementation defined Generic system control registers in the core. Individual register descriptions provide ..."
    }, {
      "title" : "Arm CortexA710 Core",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "AmrTVñcECV0926LY",
        "urihash" : "AmrTVñcECV0926LY",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7576bb7f0e683c32f0",
        "transactionid" : 861279,
        "title" : "Arm  CortexA710  Core ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476877009974,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 4826,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476877009974,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    }, {
      "title" : "AArch32 registers",
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "printableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "clickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "excerpt" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers.",
      "firstSentences" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers. AArch32 registers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core",
        "uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core ",
          "document_number" : "101800",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045248",
          "sysurihash" : "AmrTVñcECV0926LY",
          "urihash" : "AmrTVñcECV0926LY",
          "sysuri" : "https://developer.arm.com/documentation/101800/0201/en",
          "systransactionid" : 861279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591285000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648718476000,
          "permanentid" : "23bc4d1bf695c1f1b422507c17beded9674df249a77eb5a0ccc447ca7fb2",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d7576bb7f0e683c32f0",
          "transactionid" : 861279,
          "title" : "Arm  CortexA710  Core ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648718476000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101800:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718476877009974,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4826,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718456079,
          "syssize" : 4826,
          "sysdate" : 1648718476000,
          "haslayout" : "1",
          "topparent" : "5045248",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045248,
          "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101800/0201/?lang=en",
          "modified" : 1639591285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718476877009974,
          "uri" : "https://developer.arm.com/documentation/101800/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core",
        "Uri" : "https://developer.arm.com/documentation/101800/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101800/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 registers ",
        "document_number" : "101800",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045248",
        "sysurihash" : "xVDw4qLdO6qZO5g5",
        "urihash" : "xVDw4qLdO6qZO5g5",
        "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
        "systransactionid" : 861279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 5045248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591285000,
        "sysconcepts" : "AArch32 ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 5045248,
        "parentitem" : "61ba2d7576bb7f0e683c32f0",
        "concepts" : "AArch32 ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5045248",
        "sysindexeddate" : 1648718476000,
        "permanentid" : "7f74cccd60c9823f52098c2b7c5c7c2a4ac6a83fd41d5caf5080114ea063",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d7976bb7f0e683c3373",
        "transactionid" : 861279,
        "title" : "AArch32 registers ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648718476000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101800:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718476823094906,
        "sysisattachment" : "5045248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045248,
        "size" : 126,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718456079,
        "syssize" : 126,
        "sysdate" : 1648718476000,
        "haslayout" : "1",
        "topparent" : "5045248",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045248,
        "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101800/0201/AArch32-registers?lang=en",
        "modified" : 1639591285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718476823094906,
        "uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
        "syscollection" : "default"
      },
      "Title" : "AArch32 registers",
      "Uri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101800/0201/AArch32-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/AArch32-registers",
      "Excerpt" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers.",
      "FirstSentences" : "AArch32 registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011A710 AArch32 registers. AArch32 registers"
    } ],
    "totalNumberOfChildResults" : 440,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CortexA710  Core ",
      "document_number" : "101800",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045248",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "S8Rf1HdQv95GZ33b",
      "urihash" : "S8Rf1HdQv95GZ33b",
      "sysuri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045248,
      "numberofpages" : 587,
      "sysconcepts" : "configurations ; registers ; instructions ; cores ; Arm Limited ; detailed information ; security state ; general information ; architectures ; trace unit ; EL1 ; ID registers ; translation ; programmers ; arm ; memory system",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
      "attachmentparentid" : 5045248,
      "parentitem" : "61ba2d7576bb7f0e683c32f0",
      "concepts" : "configurations ; registers ; instructions ; cores ; Arm Limited ; detailed information ; security state ; general information ; architectures ; trace unit ; EL1 ; ID registers ; translation ; programmers ; arm ; memory system",
      "documenttype" : "pdf",
      "isattachment" : "5045248",
      "sysindexeddate" : 1648718487000,
      "permanentid" : "31ca9a55f7f4b514a67ed5ecf146ddaade33061d08fe2c1dd32a3426dde2",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d8176bb7f0e683c35cc",
      "transactionid" : 861279,
      "title" : "Arm  CortexA710  Core ",
      "subject" : "This manual is for the Cortex‑A710 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1648718486000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101800:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718486980561710,
      "sysisattachment" : "5045248",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045248,
      "size" : 3867186,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718462395,
      "syssubject" : "This manual is for the Cortex‑A710 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 3867186,
      "sysdate" : 1648718486000,
      "topparent" : "5045248",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 5045248,
      "content_description" : "This manual is for the Cortex A710 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718487000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718486980561710,
      "uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA710 Core",
    "Uri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba2d8176bb7f0e683c35cc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101800/0201/en/pdf/arm_cortex_a710_core_trm_101800_0201_07_en.pdf",
    "Excerpt" : "First limited access release for r1p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "FirstSentences" : "Arm® Cortex®‑A710 Core Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101800_0201_07_en Arm® Cortex®‑ ..."
  }, {
    "title" : "About the Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "firstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2612,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "Pog0obOnOCfJOaMg",
        "urihash" : "Pog0obOnOCfJOaMg",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8651",
        "transactionid" : 861278,
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448511245154,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 4782,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448511245154,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "XMJPjGo3Cf5h6VXl",
        "urihash" : "XMJPjGo3Cf5h6VXl",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "3059a01b37a4908104e6aca30a433037915dfeea14b843eee07abbe1d016",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8658",
        "transactionid" : 861278,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448891706040,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 160,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description/Revisions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448891706040,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C"
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "firstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "QfqcaMoKXV6MFdA3",
        "urihash" : "QfqcaMoKXV6MFdA3",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "a28b368a422f5bda33c4d9bcbf703292f25b5fc83c6d4fe586adfa44bfc8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8656",
        "transactionid" : 861278,
        "title" : "Functional description ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448764015276,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 209,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448764015276,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "FirstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2612,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "UCprKETJ7k8vKgqM",
        "urihash" : "UCprKETJ7k8vKgqM",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "5b37fcbcf99b5f31789536f8bd310958cf65df2528305c438fb3e285e2cd",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8659",
        "transactionid" : 861278,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448547189968,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 400,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 400,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Register-descriptions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448547189968,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the Cryptographic Extension ",
      "document_number" : "102228",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599993",
      "sysurihash" : "NQ6MwkRYB0ML02PC",
      "urihash" : "NQ6MwkRYB0ML02PC",
      "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "systransactionid" : 861278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599993,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637075632000,
      "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599993,
      "parentitem" : "6193cab0f45f0b1fbf3a8651",
      "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "documenttype" : "html",
      "isattachment" : "4599993",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718449000,
      "permanentid" : "b35e4ca05bc9e668c7d9e4faf8d6492925205f724919e3f55da8093bbdd5",
      "syslanguage" : [ "English" ],
      "itemid" : "6193cab0f45f0b1fbf3a8657",
      "transactionid" : 861278,
      "title" : "About the Cryptographic Extension ",
      "products" : [ "Cortex-A78C" ],
      "date" : 1648718449000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102228:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718449062424783,
      "sysisattachment" : "4599993",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599993,
      "size" : 914,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718416826,
      "syssize" : 914,
      "sysdate" : 1648718449000,
      "haslayout" : "1",
      "topparent" : "4599993",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4599993,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718449000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "modified" : 1637663558000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718449062424783,
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "syscollection" : "default"
    },
    "Title" : "About the Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "Excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "FirstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102841/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources related to material in this guide: For more information about Arm in HPC ... Learn more about HPC tools from Arm. Related information 410dedaHPC",
    "firstSentences" : "Related information Here are some resources related to material in this guide: For more information about Arm in HPC, see our FAQs. Learn more about HPC tools from Arm. Related information 410dedaHPC",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2608,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Get started on Arm Guide",
      "uri" : "https://developer.arm.com/documentation/102841/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102841/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Get started on Arm Guide ",
        "document_number" : "102841",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5052616",
        "sysurihash" : "sLAixzVWðFaQVSed",
        "urihash" : "sLAixzVWðFaQVSed",
        "sysuri" : "https://developer.arm.com/documentation/102841/0100/en",
        "systransactionid" : 931099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645401600000,
        "topparentid" : 5052616,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645450069000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659449271000,
        "permanentid" : "be15a49c796c4c8528dfff7e7d8ce29f37023cd74049732df4cf26068269",
        "syslanguage" : [ "English" ],
        "itemid" : "62139355d5e761016a706605",
        "transactionid" : 931099,
        "title" : "Get started on Arm Guide ",
        "products" : [ "Arm Allinea Studio" ],
        "date" : 1659449271000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102841:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659449271338905513,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4292,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659449212875,
        "syssize" : 4292,
        "sysdate" : 1659449271000,
        "haslayout" : "1",
        "topparent" : "5052616",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5052616,
        "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659449271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102841/0100/?lang=en",
        "modified" : 1659449201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659449271338905513,
        "uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Get started on Arm Guide",
      "Uri" : "https://developer.arm.com/documentation/102841/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "Where can I get Arm hardware?",
      "uri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "printableUri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "clickUri" : "https://developer.arm.com/documentation/102841/0100/Where-can-I-get-Arm-hardware-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "excerpt" : "Where can I get Arm hardware? Arm\\u2019s ecosystem partners are delivering best-in-class converged infrastructure ... Also, see this Linaro blog on running Linux on Arm-based laptops.",
      "firstSentences" : "Where can I get Arm hardware? Arm\\u2019s ecosystem partners are delivering best-in-class converged infrastructure building block products and services. Here you can find a sampling of the growing ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2608,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started on Arm Guide",
        "uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started on Arm Guide ",
          "document_number" : "102841",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5052616",
          "sysurihash" : "sLAixzVWðFaQVSed",
          "urihash" : "sLAixzVWðFaQVSed",
          "sysuri" : "https://developer.arm.com/documentation/102841/0100/en",
          "systransactionid" : 931099,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645401600000,
          "topparentid" : 5052616,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645450069000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659449271000,
          "permanentid" : "be15a49c796c4c8528dfff7e7d8ce29f37023cd74049732df4cf26068269",
          "syslanguage" : [ "English" ],
          "itemid" : "62139355d5e761016a706605",
          "transactionid" : 931099,
          "title" : "Get started on Arm Guide ",
          "products" : [ "Arm Allinea Studio" ],
          "date" : 1659449271000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102841:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659449271338905513,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4292,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659449212875,
          "syssize" : 4292,
          "sysdate" : 1659449271000,
          "haslayout" : "1",
          "topparent" : "5052616",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052616,
          "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659449271000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102841/0100/?lang=en",
          "modified" : 1659449201000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659449271338905513,
          "uri" : "https://developer.arm.com/documentation/102841/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Get started on Arm Guide",
        "Uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Where can I get Arm hardware? ",
        "document_number" : "102841",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5052616",
        "sysurihash" : "d5D7aVfuJTg7GcGo",
        "urihash" : "d5D7aVfuJTg7GcGo",
        "sysuri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
        "systransactionid" : 931099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645401600000,
        "topparentid" : 5052616,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645450069000,
        "sysconcepts" : "Arm ; hardware ; partners ; delivering ; ecosystem ; own unique ; market goals ; leading companies ; growing list ; block products ; converged infrastructure",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5052616,
        "parentitem" : "62139355d5e761016a706605",
        "concepts" : "Arm ; hardware ; partners ; delivering ; ecosystem ; own unique ; market goals ; leading companies ; growing list ; block products ; converged infrastructure",
        "documenttype" : "html",
        "isattachment" : "5052616",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659449271000,
        "permanentid" : "d535f4bc115a7d9da65799eb528701f4cecdc6ba60d13606a1d682804245",
        "syslanguage" : [ "English" ],
        "itemid" : "62139355d5e761016a706608",
        "transactionid" : 931099,
        "title" : "Where can I get Arm hardware? ",
        "products" : [ "Arm Allinea Studio" ],
        "date" : 1659449271000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102841:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659449271721044432,
        "sysisattachment" : "5052616",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5052616,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102841/0100/Where-can-I-get-Arm-hardware-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659449212875,
        "syssize" : 537,
        "sysdate" : 1659449271000,
        "haslayout" : "1",
        "topparent" : "5052616",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5052616,
        "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659449271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/Where-can-I-get-Arm-hardware-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102841/0100/Where-can-I-get-Arm-hardware-?lang=en",
        "modified" : 1659449201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659449271721044432,
        "uri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
        "syscollection" : "default"
      },
      "Title" : "Where can I get Arm hardware?",
      "Uri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "ClickUri" : "https://developer.arm.com/documentation/102841/0100/Where-can-I-get-Arm-hardware-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Where-can-I-get-Arm-hardware-",
      "Excerpt" : "Where can I get Arm hardware? Arm\\u2019s ecosystem partners are delivering best-in-class converged infrastructure ... Also, see this Linaro blog on running Linux on Arm-based laptops.",
      "FirstSentences" : "Where can I get Arm hardware? Arm\\u2019s ecosystem partners are delivering best-in-class converged infrastructure building block products and services. Here you can find a sampling of the growing ..."
    }, {
      "title" : "Get started on Arm Guide",
      "uri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62139356d5e761016a70660f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "excerpt" : "Date ... Get started on Arm Guide ... Document ID: 102841_0100_01_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
      "firstSentences" : "Get started on Arm Version 1.0 Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102841_0100_01_en Get started on Arm Guide Get started on Arm Guide",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2608,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started on Arm Guide",
        "uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started on Arm Guide ",
          "document_number" : "102841",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5052616",
          "sysurihash" : "sLAixzVWðFaQVSed",
          "urihash" : "sLAixzVWðFaQVSed",
          "sysuri" : "https://developer.arm.com/documentation/102841/0100/en",
          "systransactionid" : 931099,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645401600000,
          "topparentid" : 5052616,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645450069000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659449271000,
          "permanentid" : "be15a49c796c4c8528dfff7e7d8ce29f37023cd74049732df4cf26068269",
          "syslanguage" : [ "English" ],
          "itemid" : "62139355d5e761016a706605",
          "transactionid" : 931099,
          "title" : "Get started on Arm Guide ",
          "products" : [ "Arm Allinea Studio" ],
          "date" : 1659449271000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102841:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659449271338905513,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4292,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659449212875,
          "syssize" : 4292,
          "sysdate" : 1659449271000,
          "haslayout" : "1",
          "topparent" : "5052616",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052616,
          "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659449271000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102841/0100/?lang=en",
          "modified" : 1659449201000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659449271338905513,
          "uri" : "https://developer.arm.com/documentation/102841/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Get started on Arm Guide",
        "Uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Get started on Arm Guide ",
        "document_number" : "102841",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5052616",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "UsIr6RicEmUx2NTI",
        "urihash" : "UsIr6RicEmUx2NTI",
        "sysuri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
        "keywords" : "63117ef, HPC",
        "systransactionid" : 931099,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1645401600000,
        "topparentid" : 5052616,
        "numberofpages" : 12,
        "sysconcepts" : "documentation ; arm ; GitLab repository ; OpenHPC ; porting ; libraries ; communities ; applications ; high performance ; mailing lists ; export laws ; third party ; architecture ; collaboration ; infrastructure ; benchmarks",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5052616,
        "parentitem" : "62139355d5e761016a706605",
        "concepts" : "documentation ; arm ; GitLab repository ; OpenHPC ; porting ; libraries ; communities ; applications ; high performance ; mailing lists ; export laws ; third party ; architecture ; collaboration ; infrastructure ; benchmarks",
        "documenttype" : "pdf",
        "isattachment" : "5052616",
        "sysindexeddate" : 1659449271000,
        "permanentid" : "aa8c25d32ae7808150404bbf8e849a863699dd59c6b502ff3cc795b5f917",
        "syslanguage" : [ "English" ],
        "itemid" : "62139356d5e761016a70660f",
        "transactionid" : 931099,
        "title" : "Get started on Arm Guide ",
        "subject" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "date" : 1659449271000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102841:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659449271652863733,
        "sysisattachment" : "5052616",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5052616,
        "size" : 146205,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62139356d5e761016a70660f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659449214658,
        "syssubject" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "syssize" : 146205,
        "sysdate" : 1659449271000,
        "topparent" : "5052616",
        "author" : "Arm Ltd.",
        "label_version" : "1.0",
        "systopparentid" : 5052616,
        "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "wordcount" : 540,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659449271000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62139356d5e761016a70660f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659449271652863733,
        "uri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Get started on Arm Guide",
      "Uri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62139356d5e761016a70660f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/pdf/get_started_on_arm_guide_102841_0100_01_en.pdf",
      "Excerpt" : "Date ... Get started on Arm Guide ... Document ID: 102841_0100_01_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
      "FirstSentences" : "Get started on Arm Version 1.0 Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102841_0100_01_en Get started on Arm Guide Get started on Arm Guide"
    }, {
      "title" : "Get support",
      "uri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "printableUri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "clickUri" : "https://developer.arm.com/documentation/102841/0100/Get-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "excerpt" : "Get support Our team of highly qualified Arm experts are there for advice and debug assistance to support ... Request support from our support team or view our tool documentation: Get support ...",
      "firstSentences" : "Get support Our team of highly qualified Arm experts are there for advice and debug assistance to support you in using Arm\\u2019s suite of High Performance Computing (HPC) tools. Request support ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2608,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started on Arm Guide",
        "uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started on Arm Guide ",
          "document_number" : "102841",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5052616",
          "sysurihash" : "sLAixzVWðFaQVSed",
          "urihash" : "sLAixzVWðFaQVSed",
          "sysuri" : "https://developer.arm.com/documentation/102841/0100/en",
          "systransactionid" : 931099,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645401600000,
          "topparentid" : 5052616,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645450069000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659449271000,
          "permanentid" : "be15a49c796c4c8528dfff7e7d8ce29f37023cd74049732df4cf26068269",
          "syslanguage" : [ "English" ],
          "itemid" : "62139355d5e761016a706605",
          "transactionid" : 931099,
          "title" : "Get started on Arm Guide ",
          "products" : [ "Arm Allinea Studio" ],
          "date" : 1659449271000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102841:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659449271338905513,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4292,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659449212875,
          "syssize" : 4292,
          "sysdate" : 1659449271000,
          "haslayout" : "1",
          "topparent" : "5052616",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052616,
          "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659449271000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102841/0100/?lang=en",
          "modified" : 1659449201000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659449271338905513,
          "uri" : "https://developer.arm.com/documentation/102841/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Get started on Arm Guide",
        "Uri" : "https://developer.arm.com/documentation/102841/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102841/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started on Arm Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2022 Non-Confidential First release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Get support ",
        "document_number" : "102841",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5052616",
        "sysurihash" : "rk4ReBO3KcmLpfaY",
        "urihash" : "rk4ReBO3KcmLpfaY",
        "sysuri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
        "systransactionid" : 931099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645401600000,
        "topparentid" : 5052616,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645450069000,
        "sysconcepts" : "Arm ; tutorials Training ; Performance Computing ; u2019s suite ; assistance ; advice",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5052616,
        "parentitem" : "62139355d5e761016a706605",
        "concepts" : "Arm ; tutorials Training ; Performance Computing ; u2019s suite ; assistance ; advice",
        "documenttype" : "html",
        "isattachment" : "5052616",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659449271000,
        "permanentid" : "a6b54ad74d2e73567677d6b4e4be4aa6ae7ba4fee29572fc75280d52c47e",
        "syslanguage" : [ "English" ],
        "itemid" : "62139355d5e761016a70660c",
        "transactionid" : 931099,
        "title" : "Get support ",
        "products" : [ "Arm Allinea Studio" ],
        "date" : 1659449271000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102841:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659449271442159809,
        "sysisattachment" : "5052616",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5052616,
        "size" : 311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102841/0100/Get-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659449212875,
        "syssize" : 311,
        "sysdate" : 1659449271000,
        "haslayout" : "1",
        "topparent" : "5052616",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5052616,
        "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659449271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/Get-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102841/0100/Get-support?lang=en",
        "modified" : 1659449201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659449271442159809,
        "uri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
        "syscollection" : "default"
      },
      "Title" : "Get support",
      "Uri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "ClickUri" : "https://developer.arm.com/documentation/102841/0100/Get-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Get-support",
      "Excerpt" : "Get support Our team of highly qualified Arm experts are there for advice and debug assistance to support ... Request support from our support team or view our tool documentation: Get support ...",
      "FirstSentences" : "Get support Our team of highly qualified Arm experts are there for advice and debug assistance to support you in using Arm\\u2019s suite of High Performance Computing (HPC) tools. Request support ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102841",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5052616",
      "sysurihash" : "23b2W894yhQ1RC0X",
      "urihash" : "23b2W894yhQ1RC0X",
      "sysuri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
      "systransactionid" : 931099,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1645401600000,
      "topparentid" : 5052616,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1645450069000,
      "sysconcepts" : "FAQs ; resources",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5052616,
      "parentitem" : "62139355d5e761016a706605",
      "concepts" : "FAQs ; resources",
      "documenttype" : "html",
      "isattachment" : "5052616",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1659449271000,
      "permanentid" : "27ea9881e2397dc1cb6b0a4301de6b85ce2ea651541253c9d2a06a5bddea",
      "syslanguage" : [ "English" ],
      "itemid" : "62139355d5e761016a70660d",
      "transactionid" : 931099,
      "title" : "Related information ",
      "products" : [ "Arm Allinea Studio" ],
      "date" : 1659449271000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch64" ],
      "document_id" : "102841:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659449271756853255,
      "sysisattachment" : "5052616",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5052616,
      "size" : 199,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102841/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659449212875,
      "syssize" : 199,
      "sysdate" : 1659449271000,
      "haslayout" : "1",
      "topparent" : "5052616",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5052616,
      "content_description" : "Use this guide to find out more about getting started on 64-bit Arm (AArch64)",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659449271000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102841/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102841/0100/Related-information?lang=en",
      "modified" : 1659449201000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659449271756853255,
      "uri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102841/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102841/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to material in this guide: For more information about Arm in HPC ... Learn more about HPC tools from Arm. Related information 410dedaHPC",
    "FirstSentences" : "Related information Here are some resources related to material in this guide: For more information about Arm in HPC, see our FAQs. Learn more about HPC tools from Arm. Related information 410dedaHPC"
  }, {
    "title" : "Arm RAN Acceleration Library Release Note",
    "uri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d1875531ea212bb66274b9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Non-Confidential Page 2 of 12 ... Product revision: 22.07 ... All rights reserved. Non-Confidential ... 107561 ... Page 3 of 12",
    "firstSentences" : "Arm RAN Acceleration Library Product revision: 22.07 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). Document ID: All rights reserved. 107561 Arm RAN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2597,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Release Note",
      "uri" : "https://developer.arm.com/documentation/107561/2207/en",
      "printableUri" : "https://developer.arm.com/documentation/107561/2207/en",
      "clickUri" : "https://developer.arm.com/documentation/107561/2207/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/2207/en",
      "excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "firstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Release Note ",
        "document_number" : "107561",
        "document_version" : "2207",
        "content_type" : "Guide",
        "systopparent" : "5313294",
        "sysurihash" : "uSQ1ZZzGñWuj2uGP",
        "urihash" : "uSQ1ZZzGñWuj2uGP",
        "sysuri" : "https://developer.arm.com/documentation/107561/2207/en",
        "systransactionid" : 981883,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1657843200000,
        "topparentid" : 5313294,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657898836000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665136509000,
        "permanentid" : "cfae2e6ed4a97bc00d74dcfaae6d331df1f1474e69cc36b8975e5fd456f2",
        "syslanguage" : [ "English" ],
        "itemid" : "62d1875431ea212bb66274b7",
        "transactionid" : 981883,
        "title" : "Arm RAN Acceleration Library Release Note ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1665136509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "107561:2207:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665136509844767008,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107561/2207/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665136504457,
        "syssize" : 180,
        "sysdate" : 1665136509000,
        "haslayout" : "1",
        "topparent" : "5313294",
        "label_version" : "22.07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5313294,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665136509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107561/2207/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107561/2207/?lang=en",
        "modified" : 1657898836000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665136509844767008,
        "uri" : "https://developer.arm.com/documentation/107561/2207/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Release Note",
      "Uri" : "https://developer.arm.com/documentation/107561/2207/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107561/2207/en",
      "ClickUri" : "https://developer.arm.com/documentation/107561/2207/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/2207/en",
      "Excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "FirstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm RAN Acceleration Library Release Note ",
      "document_number" : "107561",
      "document_version" : "2207",
      "content_type" : "Guide",
      "systopparent" : "5313294",
      "sysauthor" : "Keeran Brabazon",
      "sysurihash" : "Ae5KZDjUðNqZtOFV",
      "urihash" : "Ae5KZDjUðNqZtOFV",
      "sysuri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
      "systransactionid" : 919663,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1657843200000,
      "topparentid" : 5313294,
      "numberofpages" : 12,
      "sysconcepts" : "documentation ; implementations ; Acceleration Library ; arm ; rate matching ; Technical Specification ; releases ; noisy channel ; correction performance ; PMULL extension ; installation ; deliverables ; cross-toolchain",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "attachmentparentid" : 5313294,
      "parentitem" : "62d1875431ea212bb66274b7",
      "concepts" : "documentation ; implementations ; Acceleration Library ; arm ; rate matching ; Technical Specification ; releases ; noisy channel ; correction performance ; PMULL extension ; installation ; deliverables ; cross-toolchain",
      "documenttype" : "pdf",
      "isattachment" : "5313294",
      "sysindexeddate" : 1657898865000,
      "permanentid" : "3f9a5798710b0f4c1a86df207e57358bd09145f3f9c1f52e3d32d3335ae6",
      "syslanguage" : [ "English" ],
      "itemid" : "62d1875531ea212bb66274b9",
      "transactionid" : 919663,
      "title" : "Arm RAN Acceleration Library Release Note ",
      "date" : 1657898865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107561:2207:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657898865869167078,
      "sysisattachment" : "5313294",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5313294,
      "size" : 486433,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d1875531ea212bb66274b9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657898858769,
      "syssize" : 486433,
      "sysdate" : 1657898865000,
      "topparent" : "5313294",
      "author" : "Keeran Brabazon",
      "label_version" : "22.07",
      "systopparentid" : 5313294,
      "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
      "wordcount" : 644,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657898865000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d1875531ea212bb66274b9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657898865869167078,
      "uri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm RAN Acceleration Library Release Note",
    "Uri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d1875531ea212bb66274b9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/2207/en/pdf/arm-ran-acceleration-library-107561-22_07_00_en.pdf",
    "Excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Non-Confidential Page 2 of 12 ... Product revision: 22.07 ... All rights reserved. Non-Confidential ... 107561 ... Page 3 of 12",
    "FirstSentences" : "Arm RAN Acceleration Library Product revision: 22.07 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). Document ID: All rights reserved. 107561 Arm RAN ..."
  }, {
    "title" : "Arm Neoverse N2 PMU Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62cfe21e31ea212bb6627393",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "excerpt" : "POSSIBILITY OF SUCH DAMAGES. ... All rights reserved. ... Non-Confidential Page 2 of 83 ... Arm® Neoverse™ N2 PMU Guide ... Copyright © 2022 Arm Limited (or its affiliates). ... Arm Limited.",
    "firstSentences" : "Arm® Neoverse™ N2 Revision: r0p0 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-466751330-590448 Arm® Neoverse™ N2 PMU Guide Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2593,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "excerpt" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "firstSentences" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 PMU Guide ",
        "document_number" : "PJDOC-466751330-590448",
        "document_version" : "r0p0",
        "content_type" : "Guide",
        "systopparent" : "5312897",
        "sysurihash" : "TwXzWHMaAlSh2ly8",
        "urihash" : "TwXzWHMaAlSh2ly8",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
        "systransactionid" : 918925,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657756800000,
        "topparentid" : 5312897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657791006000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657791068000,
        "permanentid" : "d065037755ae645d69f955e8c7f17b4d03d9c43326716126d5668fe71b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "62cfe21e31ea212bb6627391",
        "transactionid" : 918925,
        "title" : "Arm Neoverse N2 PMU Guide ",
        "products" : [ "Neoverse N2" ],
        "date" : 1657791068000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-590448:r0p0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657791068434352434,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 146,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657791015233,
        "syssize" : 146,
        "sysdate" : 1657791068000,
        "haslayout" : "1",
        "topparent" : "5312897",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5312897,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N2.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657791068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-590448/r0p0/?lang=en",
        "modified" : 1657791006000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657791068434352434,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "Excerpt" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "FirstSentences" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N2 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "excerpt" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "firstSentences" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2593,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 PMU Guide ",
        "document_number" : "PJDOC-466751330-590448",
        "document_version" : "r0p0",
        "content_type" : "Guide",
        "systopparent" : "5312897",
        "sysurihash" : "TwXzWHMaAlSh2ly8",
        "urihash" : "TwXzWHMaAlSh2ly8",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
        "systransactionid" : 918925,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657756800000,
        "topparentid" : 5312897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657791006000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657791068000,
        "permanentid" : "d065037755ae645d69f955e8c7f17b4d03d9c43326716126d5668fe71b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "62cfe21e31ea212bb6627391",
        "transactionid" : 918925,
        "title" : "Arm Neoverse N2 PMU Guide ",
        "products" : [ "Neoverse N2" ],
        "date" : 1657791068000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-590448:r0p0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657791068434352434,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 146,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657791015233,
        "syssize" : 146,
        "sysdate" : 1657791068000,
        "haslayout" : "1",
        "topparent" : "5312897",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5312897,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N2.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657791068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-590448/r0p0/?lang=en",
        "modified" : 1657791006000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657791068434352434,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en",
      "Excerpt" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide",
      "FirstSentences" : "Arm Neoverse N2 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 PMU Guide Neoverse N2PMU Guide"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse N2 PMU Guide ",
      "document_number" : "PJDOC-466751330-590448",
      "document_version" : "r0p0",
      "content_type" : "Guide",
      "systopparent" : "5312897",
      "sysauthor" : "Arm",
      "sysurihash" : "udwAAgel5wlzsREx",
      "urihash" : "udwAAgel5wlzsREx",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
      "systransactionid" : 918925,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1657756800000,
      "topparentid" : 5312897,
      "numberofpages" : 83,
      "sysconcepts" : "speculatively executed ; Arm Limited ; instructions ; translations ; accesses ; PMU events ; Neoverse N2 ; events counts ; arm ; stalls ; exceptions ; invalidations ; CPU ; bus interface ; L1 ; allocations",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5312897,
      "parentitem" : "62cfe21e31ea212bb6627391",
      "concepts" : "speculatively executed ; Arm Limited ; instructions ; translations ; accesses ; PMU events ; Neoverse N2 ; events counts ; arm ; stalls ; exceptions ; invalidations ; CPU ; bus interface ; L1 ; allocations",
      "documenttype" : "pdf",
      "isattachment" : "5312897",
      "sysindexeddate" : 1657791070000,
      "permanentid" : "3298a7e8946a6f3d5ee643f4159a4de11998a5bd028ab71f92310aad58c3",
      "syslanguage" : [ "English" ],
      "itemid" : "62cfe21e31ea212bb6627393",
      "transactionid" : 918925,
      "title" : "Arm Neoverse N2 PMU Guide ",
      "date" : 1657791070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-466751330-590448:r0p0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657791070454053366,
      "sysisattachment" : "5312897",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5312897,
      "size" : 2060474,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62cfe21e31ea212bb6627393",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657791017249,
      "syssize" : 2060474,
      "sysdate" : 1657791070000,
      "topparent" : "5312897",
      "author" : "Arm",
      "label_version" : "r0p0",
      "systopparentid" : 5312897,
      "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N2.",
      "wordcount" : 1657,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657791070000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62cfe21e31ea212bb6627393",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657791070454053366,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N2 PMU Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62cfe21e31ea212bb6627393",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-590448/r0p0/en/pdf/N2_PMU_Guide.pdf",
    "Excerpt" : "POSSIBILITY OF SUCH DAMAGES. ... All rights reserved. ... Non-Confidential Page 2 of 83 ... Arm® Neoverse™ N2 PMU Guide ... Copyright © 2022 Arm Limited (or its affiliates). ... Arm Limited.",
    "FirstSentences" : "Arm® Neoverse™ N2 Revision: r0p0 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-466751330-590448 Arm® Neoverse™ N2 PMU Guide Arm® ..."
  }, {
    "title" : "Before you begin",
    "uri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "printableUri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "clickUri" : "https://developer.arm.com/documentation/102441/0101/Before-you-begin?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "excerpt" : "Before you begin Before you work through this guide, you will need an Arm account. You will use this account for downloads and license creation.",
    "firstSentences" : "Before you begin Before you work through this guide, you will need an Arm account. You will use this account for downloads and license creation. If you do not already have an Arm account, visit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2590,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Common tasks: Get started with Arm Fast Models",
      "uri" : "https://developer.arm.com/documentation/102441/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102441/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
      "excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
      "firstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Common tasks: Get started with Arm Fast Models ",
        "document_number" : "102441",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "5295297",
        "sysurihash" : "S8GjLgP3B71a5AuM",
        "urihash" : "S8GjLgP3B71a5AuM",
        "sysuri" : "https://developer.arm.com/documentation/102441/0101/en",
        "systransactionid" : 911158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659195983000,
        "topparentid" : 5295297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656689907000,
        "sysconcepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
        "concepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656689916000,
        "permanentid" : "8869ac630b79c1b294abbb767f7509b8e4a93e7df96031c7c696152624d1",
        "syslanguage" : [ "English" ],
        "itemid" : "62bf14f331ea212bb6625a59",
        "transactionid" : 911158,
        "title" : "Common tasks: Get started with Arm Fast Models ",
        "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
        "date" : 1656689916000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102441:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656689916567472552,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656689914381,
        "syssize" : 1210,
        "sysdate" : 1656689916000,
        "haslayout" : "1",
        "topparent" : "5295297",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295297,
        "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656689916000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102441/0101/?lang=en",
        "modified" : 1656689907000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656689916567472552,
        "uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Common tasks: Get started with Arm Fast Models",
      "Uri" : "https://developer.arm.com/documentation/102441/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
      "Excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
      "FirstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ..."
    },
    "childResults" : [ {
      "title" : "Download and install Fast Models for Windows or Linux",
      "uri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "printableUri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "clickUri" : "https://developer.arm.com/documentation/102441/0101/Download-and-install-Fast-Models-for-Windows-or-Linux?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "excerpt" : "The port number is from the SERVER line of the license file and the host is either the IP address or the ... Download and install Fast Models for Windows or Linux Fast ModelsFixed Virtual ...",
      "firstSentences" : "Download and install Fast Models for Windows or Linux In this section of the guide, we will describe the steps that are required to download and install Fast Models for Windows and Linux. Follow ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2590,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Common tasks: Get started with Arm Fast Models",
        "uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "firstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Common tasks: Get started with Arm Fast Models ",
          "document_number" : "102441",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "5295297",
          "sysurihash" : "S8GjLgP3B71a5AuM",
          "urihash" : "S8GjLgP3B71a5AuM",
          "sysuri" : "https://developer.arm.com/documentation/102441/0101/en",
          "systransactionid" : 911158,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659195983000,
          "topparentid" : 5295297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656689907000,
          "sysconcepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
          "concepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1656689916000,
          "permanentid" : "8869ac630b79c1b294abbb767f7509b8e4a93e7df96031c7c696152624d1",
          "syslanguage" : [ "English" ],
          "itemid" : "62bf14f331ea212bb6625a59",
          "transactionid" : 911158,
          "title" : "Common tasks: Get started with Arm Fast Models ",
          "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
          "date" : 1656689916000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102441:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656689916567472552,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1210,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656689914381,
          "syssize" : 1210,
          "sysdate" : 1656689916000,
          "haslayout" : "1",
          "topparent" : "5295297",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5295297,
          "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
          "wordcount" : 109,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656689916000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102441/0101/?lang=en",
          "modified" : 1656689907000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656689916567472552,
          "uri" : "https://developer.arm.com/documentation/102441/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Common tasks: Get started with Arm Fast Models",
        "Uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "Excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "FirstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Download and install Fast Models for Windows or Linux ",
        "document_number" : "102441",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "5295297",
        "sysurihash" : "FyRNV2z3ZBdi04uw",
        "urihash" : "FyRNV2z3ZBdi04uw",
        "sysuri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
        "systransactionid" : 911158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659195983000,
        "topparentid" : 5295297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656689907000,
        "sysconcepts" : "Fast Models ; Linux ; release ; Arm ; environment variables ; installation ; setup ; FastModelsTools ; set automatically ; startup script ; compiler requirements ; Docs folder ; quarterly basis ; evaluation label ; extracting",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
        "attachmentparentid" : 5295297,
        "parentitem" : "62bf14f331ea212bb6625a59",
        "concepts" : "Fast Models ; Linux ; release ; Arm ; environment variables ; installation ; setup ; FastModelsTools ; set automatically ; startup script ; compiler requirements ; Docs folder ; quarterly basis ; evaluation label ; extracting",
        "documenttype" : "html",
        "isattachment" : "5295297",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656689916000,
        "permanentid" : "03873b8ac0726f7bfd8af93b41e8a28fdaca21a49bccaf46076ce319e748",
        "syslanguage" : [ "English" ],
        "itemid" : "62bf14f331ea212bb6625a5d",
        "transactionid" : 911158,
        "title" : "Download and install Fast Models for Windows or Linux ",
        "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
        "date" : 1656689916000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102441:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656689916848062581,
        "sysisattachment" : "5295297",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5295297,
        "size" : 2531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102441/0101/Download-and-install-Fast-Models-for-Windows-or-Linux?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656689914381,
        "syssize" : 2531,
        "sysdate" : 1656689916000,
        "haslayout" : "1",
        "topparent" : "5295297",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295297,
        "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656689916000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/Download-and-install-Fast-Models-for-Windows-or-Linux?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102441/0101/Download-and-install-Fast-Models-for-Windows-or-Linux?lang=en",
        "modified" : 1656689907000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656689916848062581,
        "uri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
        "syscollection" : "default"
      },
      "Title" : "Download and install Fast Models for Windows or Linux",
      "Uri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "ClickUri" : "https://developer.arm.com/documentation/102441/0101/Download-and-install-Fast-Models-for-Windows-or-Linux?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Download-and-install-Fast-Models-for-Windows-or-Linux",
      "Excerpt" : "The port number is from the SERVER line of the license file and the host is either the IP address or the ... Download and install Fast Models for Windows or Linux Fast ModelsFixed Virtual ...",
      "FirstSentences" : "Download and install Fast Models for Windows or Linux In this section of the guide, we will describe the steps that are required to download and install Fast Models for Windows and Linux. Follow ..."
    }, {
      "title" : "Generate Fast Models product license",
      "uri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "printableUri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "clickUri" : "https://developer.arm.com/documentation/102441/0101/Generate-Fast-Models-product-license?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "excerpt" : "Visit Software Licensing to generate a license file. ... This will generate a license file. ... Generate Fast Models product license Fast ModelsFixed Virtual Platforms",
      "firstSentences" : "Generate Fast Models product license In this section of the guide, we will describe how to generate a Fast Models product license. If you already have access to a license, you can skip this section.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2590,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Common tasks: Get started with Arm Fast Models",
        "uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "firstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Common tasks: Get started with Arm Fast Models ",
          "document_number" : "102441",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "5295297",
          "sysurihash" : "S8GjLgP3B71a5AuM",
          "urihash" : "S8GjLgP3B71a5AuM",
          "sysuri" : "https://developer.arm.com/documentation/102441/0101/en",
          "systransactionid" : 911158,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659195983000,
          "topparentid" : 5295297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656689907000,
          "sysconcepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
          "concepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1656689916000,
          "permanentid" : "8869ac630b79c1b294abbb767f7509b8e4a93e7df96031c7c696152624d1",
          "syslanguage" : [ "English" ],
          "itemid" : "62bf14f331ea212bb6625a59",
          "transactionid" : 911158,
          "title" : "Common tasks: Get started with Arm Fast Models ",
          "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
          "date" : 1656689916000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102441:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656689916567472552,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1210,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656689914381,
          "syssize" : 1210,
          "sysdate" : 1656689916000,
          "haslayout" : "1",
          "topparent" : "5295297",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5295297,
          "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
          "wordcount" : 109,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656689916000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102441/0101/?lang=en",
          "modified" : 1656689907000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656689916567472552,
          "uri" : "https://developer.arm.com/documentation/102441/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Common tasks: Get started with Arm Fast Models",
        "Uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "Excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "FirstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generate Fast Models product license ",
        "document_number" : "102441",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "5295297",
        "sysurihash" : "g4KJg2cZgqLkgeYs",
        "urihash" : "g4KJg2cZgqLkgeYs",
        "sysuri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
        "systransactionid" : 911158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659195983000,
        "topparentid" : 5295297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656689907000,
        "sysconcepts" : "Fast Models ; server ; FlexNet ; arm ; common ; licensing ; multiple ; hostid ; running contact ; Developer account ; day trial ; Electronic Design Automation ; instructions ; administrator",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
        "attachmentparentid" : 5295297,
        "parentitem" : "62bf14f331ea212bb6625a59",
        "concepts" : "Fast Models ; server ; FlexNet ; arm ; common ; licensing ; multiple ; hostid ; running contact ; Developer account ; day trial ; Electronic Design Automation ; instructions ; administrator",
        "documenttype" : "html",
        "isattachment" : "5295297",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656689916000,
        "permanentid" : "dc66abab520a876a62fb0bf1e8465b4a79389a71c651afb9dcc6cdbd96e3",
        "syslanguage" : [ "English" ],
        "itemid" : "62bf14f331ea212bb6625a5c",
        "transactionid" : 911158,
        "title" : "Generate Fast Models product license ",
        "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
        "date" : 1656689916000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102441:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656689916777030070,
        "sysisattachment" : "5295297",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5295297,
        "size" : 2411,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102441/0101/Generate-Fast-Models-product-license?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656689914381,
        "syssize" : 2411,
        "sysdate" : 1656689916000,
        "haslayout" : "1",
        "topparent" : "5295297",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295297,
        "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656689916000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/Generate-Fast-Models-product-license?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102441/0101/Generate-Fast-Models-product-license?lang=en",
        "modified" : 1656689907000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656689916777030070,
        "uri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
        "syscollection" : "default"
      },
      "Title" : "Generate Fast Models product license",
      "Uri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "ClickUri" : "https://developer.arm.com/documentation/102441/0101/Generate-Fast-Models-product-license?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Generate-Fast-Models-product-license",
      "Excerpt" : "Visit Software Licensing to generate a license file. ... This will generate a license file. ... Generate Fast Models product license Fast ModelsFixed Virtual Platforms",
      "FirstSentences" : "Generate Fast Models product license In this section of the guide, we will describe how to generate a Fast Models product license. If you already have access to a license, you can skip this section."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102441/0101/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "excerpt" : "Next steps This guide explained how to get up and running with Arm Fast Models including the license setup, ... From here you can start to expand on the example by, for example, adding more ...",
      "firstSentences" : "Next steps This guide explained how to get up and running with Arm Fast Models including the license setup, tool download and installation, building and running a simple example and executing a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2590,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Common tasks: Get started with Arm Fast Models",
        "uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "firstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Common tasks: Get started with Arm Fast Models ",
          "document_number" : "102441",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "5295297",
          "sysurihash" : "S8GjLgP3B71a5AuM",
          "urihash" : "S8GjLgP3B71a5AuM",
          "sysuri" : "https://developer.arm.com/documentation/102441/0101/en",
          "systransactionid" : 911158,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659195983000,
          "topparentid" : 5295297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656689907000,
          "sysconcepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
          "concepts" : "Fast Models ; software development ; virtual prototypes ; Red Hat Enterprise Linux ; target hardware ; Ease of use ; Ubuntu ; flexibility",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1656689916000,
          "permanentid" : "8869ac630b79c1b294abbb767f7509b8e4a93e7df96031c7c696152624d1",
          "syslanguage" : [ "English" ],
          "itemid" : "62bf14f331ea212bb6625a59",
          "transactionid" : 911158,
          "title" : "Common tasks: Get started with Arm Fast Models ",
          "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
          "date" : 1656689916000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102441:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656689916567472552,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1210,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656689914381,
          "syssize" : 1210,
          "sysdate" : 1656689916000,
          "haslayout" : "1",
          "topparent" : "5295297",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5295297,
          "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
          "wordcount" : 109,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656689916000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102441/0101/?lang=en",
          "modified" : 1656689907000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656689916567472552,
          "uri" : "https://developer.arm.com/documentation/102441/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Common tasks: Get started with Arm Fast Models",
        "Uri" : "https://developer.arm.com/documentation/102441/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102441/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en",
        "Excerpt" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system ... Arm Fast Models are fast, flexible programmer's view models of Arm IP.",
        "FirstSentences" : "Overview This guide describes how to download, license, and install Arm Fast Models, and then run an example system with a simple bare-metal hello world software application. Arm Fast Models are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102441",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "5295297",
        "sysurihash" : "Añ5rMbðWbuðkbVni",
        "urihash" : "Añ5rMbðWbuðkbVni",
        "sysuri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
        "systransactionid" : 911158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659195983000,
        "topparentid" : 5295297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656689907000,
        "sysconcepts" : "virtual platforms ; Arm Fast ; training modules ; own applications ; bare metal ; tool download ; guide explained ; creation ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
        "attachmentparentid" : 5295297,
        "parentitem" : "62bf14f331ea212bb6625a59",
        "concepts" : "virtual platforms ; Arm Fast ; training modules ; own applications ; bare metal ; tool download ; guide explained ; creation ; installation",
        "documenttype" : "html",
        "isattachment" : "5295297",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656689916000,
        "permanentid" : "190cf35ab17b88903b0c79c25d91c2f95204d7d093a8709187f7f8061633",
        "syslanguage" : [ "English" ],
        "itemid" : "62bf14f331ea212bb6625a60",
        "transactionid" : 911158,
        "title" : "Next steps ",
        "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
        "date" : 1656689916000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102441:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656689916735589489,
        "sysisattachment" : "5295297",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5295297,
        "size" : 705,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102441/0101/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656689914381,
        "syssize" : 705,
        "sysdate" : 1656689916000,
        "haslayout" : "1",
        "topparent" : "5295297",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295297,
        "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656689916000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102441/0101/Next-steps?lang=en",
        "modified" : 1656689907000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656689916735589489,
        "uri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102441/0101/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Next-steps",
      "Excerpt" : "Next steps This guide explained how to get up and running with Arm Fast Models including the license setup, ... From here you can start to expand on the example by, for example, adding more ...",
      "FirstSentences" : "Next steps This guide explained how to get up and running with Arm Fast Models including the license setup, tool download and installation, building and running a simple example and executing a ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Before you begin ",
      "document_number" : "102441",
      "document_version" : "0101",
      "content_type" : "guide",
      "systopparent" : "5295297",
      "sysurihash" : "lpljkyNg7PFMMaw9",
      "urihash" : "lpljkyNg7PFMMaw9",
      "sysuri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
      "systransactionid" : 911158,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1659195983000,
      "topparentid" : 5295297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656689907000,
      "sysconcepts" : "Fast Models ; Arm account ; compiler ; installation ; Hat Enterprise Linux ; simulation performance ; faster CPU ; Docs directory ; Release Notes ; general compatibility ; Microsoft Visual Studio",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f" ],
      "attachmentparentid" : 5295297,
      "parentitem" : "62bf14f331ea212bb6625a59",
      "concepts" : "Fast Models ; Arm account ; compiler ; installation ; Hat Enterprise Linux ; simulation performance ; faster CPU ; Docs directory ; Release Notes ; general compatibility ; Microsoft Visual Studio",
      "documenttype" : "html",
      "isattachment" : "5295297",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1656689916000,
      "permanentid" : "bcf68fe14a54ebf1a70c327d7c64f03e3140d99d4df8034609318105280a",
      "syslanguage" : [ "English" ],
      "itemid" : "62bf14f331ea212bb6625a5b",
      "transactionid" : 911158,
      "title" : "Before you begin ",
      "products" : [ "Fast Models", "Fixed Virtual Platforms" ],
      "date" : 1656689916000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102441:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656689916892828945,
      "sysisattachment" : "5295297",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5295297,
      "size" : 1133,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102441/0101/Before-you-begin?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656689914381,
      "syssize" : 1133,
      "sysdate" : 1656689916000,
      "haslayout" : "1",
      "topparent" : "5295297",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5295297,
      "content_description" : "In this guide, learn about Arm Fast Models and how to get started with it.",
      "wordcount" : 120,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656689916000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102441/0101/Before-you-begin?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102441/0101/Before-you-begin?lang=en",
      "modified" : 1656689907000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656689916892828945,
      "uri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
      "syscollection" : "default"
    },
    "Title" : "Before you begin",
    "Uri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "PrintableUri" : "https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "ClickUri" : "https://developer.arm.com/documentation/102441/0101/Before-you-begin?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102441/0101/en/Before-you-begin",
    "Excerpt" : "Before you begin Before you work through this guide, you will need an Arm account. You will use this account for downloads and license creation.",
    "FirstSentences" : "Before you begin Before you work through this guide, you will need an Arm account. You will use this account for downloads and license creation. If you do not already have an Arm account, visit ..."
  }, {
    "title" : "Keil MCB Evaluation Boards based on Arm",
    "uri" : "https://developer.arm.com/documentation/101679/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101679/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101679/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101679/0100/en",
    "excerpt" : "Keil MCB Evaluation Boards based on Arm About this book This user's guide combines ... Note that the boards are not commercially available anymore. ... MCBSTM32EXL), MCBSTM32F200 (incl.",
    "firstSentences" : "Keil MCB Evaluation Boards based on Arm About this book This user's guide combines documentation for the discontinued Keil MCB boards with processors based on Arm Cortex-M, Arm7 and Arm9 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2590,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Keil MCB Evaluation Boards based on Arm ",
      "document_number" : "101679",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5094611",
      "sysurihash" : "KGWXx9ðeXz4toSBX",
      "urihash" : "KGWXx9ðeXz4toSBX",
      "sysuri" : "https://developer.arm.com/documentation/101679/0100/en",
      "systransactionid" : 912385,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656806400000,
      "topparentid" : 5094611,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656961809000,
      "sysconcepts" : "boards documentation ; incl ; format ; Arm9 ; Cortex-M ; Arm ; Keil ; unextracted archive ; local directory ; MCBSTR750 ; MCBSTM32E ; MCBNUC1xx ; schematics",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "boards documentation ; incl ; format ; Arm9 ; Cortex-M ; Arm ; Keil ; unextracted archive ; local directory ; MCBSTR750 ; MCBSTM32E ; MCBNUC1xx ; schematics",
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1657004317000,
      "permanentid" : "d02c5c2da1c63211b3f9c38e10cad52b99f0020005a8162032efa0477032",
      "syslanguage" : [ "English" ],
      "itemid" : "62c33b11b334256d9ea8dfed",
      "transactionid" : 912385,
      "title" : "Keil MCB Evaluation Boards based on Arm ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1657004317000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Development platforms" ],
      "document_id" : "101679:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657004317365565964,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 1677,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101679/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657004307957,
      "syssize" : 1677,
      "sysdate" : 1657004317000,
      "haslayout" : "1",
      "topparent" : "5094611",
      "label_version" : "v1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5094611,
      "navigationhierarchiescategories" : [ "IoT", "Automotive", "Tools and Software products" ],
      "content_description" : "This user's guide combines documentation for the Keil MCB boards (discontinued) with processors based on Arm Cortex-M, Arm7 and Arm9 architectures.",
      "wordcount" : 122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657004317000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101679/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101679/0100/?lang=en",
      "modified" : 1657004290000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657004317365565964,
      "uri" : "https://developer.arm.com/documentation/101679/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Keil MCB Evaluation Boards based on Arm",
    "Uri" : "https://developer.arm.com/documentation/101679/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101679/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101679/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101679/0100/en",
    "Excerpt" : "Keil MCB Evaluation Boards based on Arm About this book This user's guide combines ... Note that the boards are not commercially available anymore. ... MCBSTM32EXL), MCBSTM32F200 (incl.",
    "FirstSentences" : "Keil MCB Evaluation Boards based on Arm About this book This user's guide combines documentation for the discontinued Keil MCB boards with processors based on Arm Cortex-M, Arm7 and Arm9 ..."
  }, {
    "title" : "Learn the architecture - Introducing the Arm architecture",
    "uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "excerpt" : "Non-Conﬁdential Page 2 of 24 ... Document ID: 102404_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Non-Conﬁdential Copyright © 2019, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102404_0200_02_en Learn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2588,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Introducing the Arm architecture",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
      "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Introducing the Arm architecture ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "3nS34quññlIi8h3s",
        "urihash" : "3nS34quññlIi8h3s",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fdd3",
        "transactionid" : 1010811,
        "title" : "Learn the architecture - Introducing the Arm architecture ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636514805356,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 4436,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636514805356,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introducing the Arm architecture",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
      "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
    },
    "childResults" : [ {
      "title" : "Common architecture terms",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "excerpt" : "Each thread is a PE. ... For Cortex-A processors, some IMP DEF choices will be fixed, and some will be ... Unlike IMP DEF behaviors, the TRM does not usually describe all the UNPREDICTABLE ...",
      "firstSentences" : "Common architecture terms The architecture uses several terms, usually written in small capital letters in documentation, which have very specific meanings. The Arm Architecture Reference Manuals ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2588,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Common architecture terms ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "s1o1hzhctYXDln4L",
        "urihash" : "s1o1hzhctYXDln4L",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "Arm architecture ; Reference Manuals ; PE ; Processing Element Processing ; features ; caches ; synthesis options ; instructions ; micro-architectures ; translation ; multiple times ; use of the CP15DMB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "Arm architecture ; Reference Manuals ; PE ; Processing Element Processing ; features ; caches ; synthesis options ; instructions ; micro-architectures ; translation ; multiple times ; use of the CP15DMB",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "5dd8f236f16f16ca3432cb7efb545ec8fddd8906c44114fa554d2de41b72",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fddf",
        "transactionid" : 1010811,
        "title" : "Common architecture terms ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636975819273,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 4044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 4044,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Common-architecture-terms?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636975819273,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
        "syscollection" : "default"
      },
      "Title" : "Common architecture terms",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "Excerpt" : "Each thread is a PE. ... For Cortex-A processors, some IMP DEF choices will be fixed, and some will be ... Unlike IMP DEF behaviors, the TRM does not usually describe all the UNPREDICTABLE ...",
      "FirstSentences" : "Common architecture terms The architecture uses several terms, usually written in small capital letters in documentation, which have very specific meanings. The Arm Architecture Reference Manuals ..."
    }, {
      "title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "excerpt" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One ( ... A reserved field might be used in some future version of the architecture.",
      "firstSentences" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One (RES0\\/RES1) is used to describe a field that is unused and has no functional effect ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2588,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "MS8JZzEUðt5IUGpb",
        "urihash" : "MS8JZzEUðt5IUGpb",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "RES1 fields ; RES0 ; stateful ; new behavior ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "RES1 fields ; RES0 ; stateful ; new behavior ; architecture",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "f50efcfcba44dfc23390897c8f72218776a4d0dde4a0c547b66d38470136",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fde0",
        "transactionid" : 1010811,
        "title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636941162469,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 711,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636941162469,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
        "syscollection" : "default"
      },
      "Title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "Excerpt" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One ( ... A reserved field might be used in some future version of the architecture.",
      "FirstSentences" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One (RES0\\/RES1) is used to describe a field that is unused and has no functional effect ..."
    }, {
      "title" : "Other Arm architectures",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "excerpt" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one ... Arm has similar specifications for many of the components that make up a modern ...",
      "firstSentences" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one. Arm has similar specifications for many of the components that make up a modern System ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2588,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other Arm architectures ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "2sGSEkSX7bVkYrSe",
        "urihash" : "2sGSEkSX7bVkYrSe",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "Arm architectures ; Generic Timer ; controller ; specifications ; diagram ; SoC ; Trusted Base ; protocols ; design guidelines ; scheduler tick ; common reference ; non-processor masters ; modern System-on-Chip ; functionality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "Arm architectures ; Generic Timer ; controller ; specifications ; diagram ; SoC ; Trusted Base ; protocols ; design guidelines ; scheduler tick ; common reference ; non-processor masters ; modern System-on-Chip ; functionality",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "6b768244415087c188c18b8c1ca448653b9914b4f847cd6966b4dc74d006",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fddd",
        "transactionid" : 1010811,
        "title" : "Other Arm architectures ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636878630020,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 1381,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 1381,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Other-Arm-architectures?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636878630020,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
        "syscollection" : "default"
      },
      "Title" : "Other Arm architectures",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "Excerpt" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one ... Arm has similar specifications for many of the components that make up a modern ...",
      "FirstSentences" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one. Arm has similar specifications for many of the components that make up a modern System ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Introducing the Arm architecture ",
      "document_number" : "102404",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4849485",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "VEUwtCLjAdK1xññT",
      "urihash" : "VEUwtCLjAdK1xññT",
      "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
      "keywords" : "05c5622, Learn the architecture",
      "systransactionid" : 1010811,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1617062400000,
      "topparentid" : 4849485,
      "numberofpages" : 24,
      "sysconcepts" : "micro-architectures ; instructions ; Arm architecture ; specifications ; hardware ; BSA ; patents ; standardization ; languages ; hypervisors ; compliant ; compatibility ; SecurCore ; offerings ; controller ; programmer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4849485,
      "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
      "concepts" : "micro-architectures ; instructions ; Arm architecture ; specifications ; hardware ; BSA ; patents ; standardization ; languages ; hypervisors ; compliant ; compatibility ; SecurCore ; offerings ; controller ; programmer",
      "documenttype" : "pdf",
      "isattachment" : "4849485",
      "sysindexeddate" : 1666961637000,
      "permanentid" : "8bcb954680e473f296a8e653bf04152839a7ec1eff8855fbd3523dcf4a2d",
      "syslanguage" : [ "English" ],
      "itemid" : "635bd0ccc5a70d2cdb15fde4",
      "transactionid" : 1010811,
      "title" : "Learn the architecture - Introducing the Arm architecture ",
      "subject" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "date" : 1666961637000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102404:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666961637628167652,
      "sysisattachment" : "4849485",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4849485,
      "size" : 447183,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666961631792,
      "syssubject" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "syssize" : 447183,
      "sysdate" : 1666961637000,
      "topparent" : "4849485",
      "author" : "Arm Ltd.",
      "label_version" : "2.0",
      "systopparentid" : 4849485,
      "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "wordcount" : 960,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666961637000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666961637628167652,
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Introducing the Arm architecture",
    "Uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "Excerpt" : "Non-Conﬁdential Page 2 of 24 ... Document ID: 102404_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Non-Conﬁdential Copyright © 2019, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102404_0200_02_en Learn ..."
  }, {
    "title" : "Licensing User's Guide",
    "uri" : "https://developer.arm.com/documentation/101454/0110/en",
    "printableUri" : "https://developer.arm.com/documentation/101454/0110/en",
    "clickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
    "excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
    "firstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2578,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Third Party Licenses",
      "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "printableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "clickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "excerpt" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software ... \\r\\n\\r\\nSECTION 1: THIRD PARTY SOFTWARE PROJECTS\\r\\n",
      "firstSentences" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software included in this release of 'Arm FuSa RTS Safety Package'.\\r\\nRefer to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2578,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Licensing User's Guide",
        "uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "printableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "clickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "firstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Licensing User's Guide ",
          "document_number" : "101454",
          "document_version" : "0110",
          "content_type" : "Guide",
          "systopparent" : "5243982",
          "sysurihash" : "NPXoð7O6qrzYqbOg",
          "urihash" : "NPXoð7O6qrzYqbOg",
          "sysuri" : "https://developer.arm.com/documentation/101454/0110/en",
          "systransactionid" : 902362,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1649980800000,
          "topparentid" : 5243982,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651578519000,
          "sysconcepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
          "concepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655115515000,
          "permanentid" : "9b625bef7e85b7c188cb3daf83a5ba1cf5e1dc928fb7bebc7ee12d035ef0",
          "syslanguage" : [ "English" ],
          "itemid" : "627116977e121f01fd22e8a9",
          "transactionid" : 902362,
          "title" : "Licensing User's Guide ",
          "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
          "date" : 1655115515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101454:0110:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655115515238665996,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 586,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655115482941,
          "syssize" : 586,
          "sysdate" : 1655115515000,
          "haslayout" : "1",
          "topparent" : "5243982",
          "label_version" : "v1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5243982,
          "navigationhierarchiescategories" : [ "Software Licensing" ],
          "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
          "wordcount" : 55,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655115515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101454/0110/?lang=en",
          "modified" : 1655115459000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655115515238665996,
          "uri" : "https://developer.arm.com/documentation/101454/0110/en",
          "syscollection" : "default"
        },
        "Title" : "Licensing User's Guide",
        "Uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "ClickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "Excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "FirstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Third Party Licenses ",
        "document_number" : "101454",
        "document_version" : "0110",
        "content_type" : "Guide",
        "systopparent" : "5243982",
        "sysurihash" : "7hHxi13OzGkf2B7M",
        "urihash" : "7hHxi13OzGkf2B7M",
        "sysuri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
        "systransactionid" : 902362,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649980800000,
        "topparentid" : 5243982,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651578519000,
        "sysconcepts" : "third party ; Safety Package ; Arm FuSa ; release ; End User ; level copyright ; nThis file ; nSECTION ; nincludes ; nlicenses ; Agreement",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "attachmentparentid" : 5243982,
        "parentitem" : "627116977e121f01fd22e8a9",
        "concepts" : "third party ; Safety Package ; Arm FuSa ; release ; End User ; level copyright ; nThis file ; nSECTION ; nincludes ; nlicenses ; Agreement",
        "documenttype" : "html",
        "isattachment" : "5243982",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655115515000,
        "permanentid" : "065919d66c072d3b0a4ffb46bc1b34f9a1e7874bdef9ab681f641c04c515",
        "syslanguage" : [ "English" ],
        "itemid" : "627116977e121f01fd22e8d8",
        "transactionid" : 902362,
        "title" : "Third Party Licenses ",
        "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
        "date" : 1655115515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101454:0110:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115515166230595,
        "sysisattachment" : "5243982",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5243982,
        "size" : 1395,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115482913,
        "syssize" : 1395,
        "sysdate" : 1655115515000,
        "haslayout" : "1",
        "topparent" : "5243982",
        "label_version" : "v1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5243982,
        "navigationhierarchiescategories" : [ "Software Licensing" ],
        "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses?lang=en",
        "modified" : 1655115459000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115515166230595,
        "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
        "syscollection" : "default"
      },
      "Title" : "Third Party Licenses",
      "Uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "ClickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-0-1/License-Agreement-Arm-FuSa-RTS-Safety-Package/Third-Party-Licenses",
      "Excerpt" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software ... \\r\\n\\r\\nSECTION 1: THIRD PARTY SOFTWARE PROJECTS\\r\\n",
      "FirstSentences" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software included in this release of 'Arm FuSa RTS Safety Package'.\\r\\nRefer to ..."
    }, {
      "title" : "License Agreements and Terminologies",
      "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "printableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "clickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "excerpt" : "License Agreements and Terminologies The various toolchains offered by Keil have different license agreements. The same terminologies are used for all license agreements.",
      "firstSentences" : "License Agreements and Terminologies The various toolchains offered by Keil have different license agreements. The same terminologies are used for all license agreements. License agreement MDK v5. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2578,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Licensing User's Guide",
        "uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "printableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "clickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "firstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Licensing User's Guide ",
          "document_number" : "101454",
          "document_version" : "0110",
          "content_type" : "Guide",
          "systopparent" : "5243982",
          "sysurihash" : "NPXoð7O6qrzYqbOg",
          "urihash" : "NPXoð7O6qrzYqbOg",
          "sysuri" : "https://developer.arm.com/documentation/101454/0110/en",
          "systransactionid" : 902362,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1649980800000,
          "topparentid" : 5243982,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651578519000,
          "sysconcepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
          "concepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655115515000,
          "permanentid" : "9b625bef7e85b7c188cb3daf83a5ba1cf5e1dc928fb7bebc7ee12d035ef0",
          "syslanguage" : [ "English" ],
          "itemid" : "627116977e121f01fd22e8a9",
          "transactionid" : 902362,
          "title" : "Licensing User's Guide ",
          "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
          "date" : 1655115515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101454:0110:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655115515238665996,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 586,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655115482941,
          "syssize" : 586,
          "sysdate" : 1655115515000,
          "haslayout" : "1",
          "topparent" : "5243982",
          "label_version" : "v1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5243982,
          "navigationhierarchiescategories" : [ "Software Licensing" ],
          "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
          "wordcount" : 55,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655115515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101454/0110/?lang=en",
          "modified" : 1655115459000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655115515238665996,
          "uri" : "https://developer.arm.com/documentation/101454/0110/en",
          "syscollection" : "default"
        },
        "Title" : "Licensing User's Guide",
        "Uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "ClickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "Excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "FirstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "License Agreements and Terminologies ",
        "document_number" : "101454",
        "document_version" : "0110",
        "content_type" : "Guide",
        "systopparent" : "5243982",
        "sysurihash" : "AR0uQSyiGek8CpTJ",
        "urihash" : "AR0uQSyiGek8CpTJ",
        "sysuri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
        "systransactionid" : 902362,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649980800000,
        "topparentid" : 5243982,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651578519000,
        "sysconcepts" : "agreements ; v5 ; Keil ; terminologies ; FuSa ; pre-release ; product licensing ; functional safety ; Run-Time System",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "attachmentparentid" : 5243982,
        "parentitem" : "627116977e121f01fd22e8a9",
        "concepts" : "agreements ; v5 ; Keil ; terminologies ; FuSa ; pre-release ; product licensing ; functional safety ; Run-Time System",
        "documenttype" : "html",
        "isattachment" : "5243982",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655115515000,
        "permanentid" : "3359c8dfff6adb91b1dd30a7eae29243573bc71d8577009c61a53de52027",
        "syslanguage" : [ "English" ],
        "itemid" : "627116977e121f01fd22e8ab",
        "transactionid" : 902362,
        "title" : "License Agreements and Terminologies ",
        "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
        "date" : 1655115515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101454:0110:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115515129659167,
        "sysisattachment" : "5243982",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5243982,
        "size" : 1499,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115482941,
        "syssize" : 1499,
        "sysdate" : 1655115515000,
        "haslayout" : "1",
        "topparent" : "5243982",
        "label_version" : "v1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5243982,
        "navigationhierarchiescategories" : [ "Software Licensing" ],
        "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101454/0110/License-Agreements-and-Terminologies?lang=en",
        "modified" : 1655115459000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115515129659167,
        "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
        "syscollection" : "default"
      },
      "Title" : "License Agreements and Terminologies",
      "Uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "ClickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies",
      "Excerpt" : "License Agreements and Terminologies The various toolchains offered by Keil have different license agreements. The same terminologies are used for all license agreements.",
      "FirstSentences" : "License Agreements and Terminologies The various toolchains offered by Keil have different license agreements. The same terminologies are used for all license agreements. License agreement MDK v5. ..."
    }, {
      "title" : "Third Party Licenses",
      "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "printableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "clickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "excerpt" : "Subject to the terms and conditions of\\r\\n this License, each Contributor hereby ... Redistribution. ... Unless You explicitly state otherwise,\\r\\n any Contribution intentionally submitted for ...",
      "firstSentences" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software included in this release of 'Arm Run-Time System for functional\\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2578,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Licensing User's Guide",
        "uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "printableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "clickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "firstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Licensing User's Guide ",
          "document_number" : "101454",
          "document_version" : "0110",
          "content_type" : "Guide",
          "systopparent" : "5243982",
          "sysurihash" : "NPXoð7O6qrzYqbOg",
          "urihash" : "NPXoð7O6qrzYqbOg",
          "sysuri" : "https://developer.arm.com/documentation/101454/0110/en",
          "systransactionid" : 902362,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1649980800000,
          "topparentid" : 5243982,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651578519000,
          "sysconcepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
          "concepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655115515000,
          "permanentid" : "9b625bef7e85b7c188cb3daf83a5ba1cf5e1dc928fb7bebc7ee12d035ef0",
          "syslanguage" : [ "English" ],
          "itemid" : "627116977e121f01fd22e8a9",
          "transactionid" : 902362,
          "title" : "Licensing User's Guide ",
          "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
          "date" : 1655115515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101454:0110:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655115515238665996,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 586,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655115482941,
          "syssize" : 586,
          "sysdate" : 1655115515000,
          "haslayout" : "1",
          "topparent" : "5243982",
          "label_version" : "v1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5243982,
          "navigationhierarchiescategories" : [ "Software Licensing" ],
          "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
          "wordcount" : 55,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655115515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101454/0110/?lang=en",
          "modified" : 1655115459000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655115515238665996,
          "uri" : "https://developer.arm.com/documentation/101454/0110/en",
          "syscollection" : "default"
        },
        "Title" : "Licensing User's Guide",
        "Uri" : "https://developer.arm.com/documentation/101454/0110/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en",
        "ClickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
        "Excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
        "FirstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Third Party Licenses ",
        "document_number" : "101454",
        "document_version" : "0110",
        "content_type" : "Guide",
        "systopparent" : "5243982",
        "sysurihash" : "R3tqx89ðLcDuNvaV",
        "urihash" : "R3tqx89ðLcDuNvaV",
        "sysuri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
        "systransactionid" : 902362,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649980800000,
        "topparentid" : 5243982,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651578519000,
        "sysconcepts" : "Arm FuSa ; agreement ; release ; End User ; Contributor ; Object form ; acceptance ; communication ; obligations ; negligence ; responsibility ; permissions ; reproduction ; attribution ; litigation",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "attachmentparentid" : 5243982,
        "parentitem" : "627116977e121f01fd22e8a9",
        "concepts" : "Arm FuSa ; agreement ; release ; End User ; Contributor ; Object form ; acceptance ; communication ; obligations ; negligence ; responsibility ; permissions ; reproduction ; attribution ; litigation",
        "documenttype" : "html",
        "isattachment" : "5243982",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655115515000,
        "permanentid" : "74af34e881befe85f553153af1c04cbd216231f6ca46ff448eae7045b405",
        "syslanguage" : [ "English" ],
        "itemid" : "627116977e121f01fd22e8cc",
        "transactionid" : 902362,
        "title" : "Third Party Licenses ",
        "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
        "date" : 1655115515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101454:0110:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115515081306418,
        "sysisattachment" : "5243982",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5243982,
        "size" : 13455,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115482884,
        "syssize" : 13455,
        "sysdate" : 1655115515000,
        "haslayout" : "1",
        "topparent" : "5243982",
        "label_version" : "v1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5243982,
        "navigationhierarchiescategories" : [ "Software Licensing" ],
        "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
        "wordcount" : 506,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses?lang=en",
        "modified" : 1655115459000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115515081306418,
        "uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
        "syscollection" : "default"
      },
      "Title" : "Third Party Licenses",
      "Uri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "ClickUri" : "https://developer.arm.com/documentation/101454/0110/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en/License-Agreements-and-Terminologies/License-Agreement-Arm-FuSa-RTS/License-Agreement-Arm-FuSa-RTS-v1-1-0/Third-Party-Licenses",
      "Excerpt" : "Subject to the terms and conditions of\\r\\n this License, each Contributor hereby ... Redistribution. ... Unless You explicitly state otherwise,\\r\\n any Contribution intentionally submitted for ...",
      "FirstSentences" : "Third Party Licenses \\r\\n ... \\r\\nThis file lists the package level copyright and license information for third\\r\\nparty software included in this release of 'Arm Run-Time System for functional\\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Licensing User's Guide ",
      "document_number" : "101454",
      "document_version" : "0110",
      "content_type" : "Guide",
      "systopparent" : "5243982",
      "sysurihash" : "NPXoð7O6qrzYqbOg",
      "urihash" : "NPXoð7O6qrzYqbOg",
      "sysuri" : "https://developer.arm.com/documentation/101454/0110/en",
      "systransactionid" : 902362,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1649980800000,
      "topparentid" : 5243982,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651578519000,
      "sysconcepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
      "concepts" : "terminology ; agreements ; licensing ; Keil Software ; technical support ; installing ; u00B5Vision ; Management",
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655115515000,
      "permanentid" : "9b625bef7e85b7c188cb3daf83a5ba1cf5e1dc928fb7bebc7ee12d035ef0",
      "syslanguage" : [ "English" ],
      "itemid" : "627116977e121f01fd22e8a9",
      "transactionid" : 902362,
      "title" : "Licensing User's Guide ",
      "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "FuSa Run-Time System", "PK166", "PK51", "DK251" ],
      "date" : 1655115515000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "101454:0110:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655115515238665996,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 586,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655115482941,
      "syssize" : 586,
      "sysdate" : 1655115515000,
      "haslayout" : "1",
      "topparent" : "5243982",
      "label_version" : "v1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5243982,
      "navigationhierarchiescategories" : [ "Software Licensing" ],
      "content_description" : "This User's Guide describes licensing terms and license management for Keil MDK, FuSa RTS, C51, C166 and C251 products.",
      "wordcount" : 55,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655115515000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101454/0110/?lang=en",
      "modified" : 1655115459000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655115515238665996,
      "uri" : "https://developer.arm.com/documentation/101454/0110/en",
      "syscollection" : "default"
    },
    "Title" : "Licensing User's Guide",
    "Uri" : "https://developer.arm.com/documentation/101454/0110/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101454/0110/en",
    "ClickUri" : "https://developer.arm.com/documentation/101454/0110/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101454/0110/en",
    "Excerpt" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant ... License Agreements and Terminology provides copies of the license agreements for the ...",
    "FirstSentences" : "Licensing User's Guide Version 1.10 About this book All Keil Software products are licensed and grant one year of technical support and product maintenance. License Agreements and Terminology ..."
  }, {
    "title" : "Arm Neoverse N1 PMU Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628f8fa3dfaf015c2b76eae8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. Non-Confidential Page 2 of 78 ... Arm® Neoverse™ N1 PMU Guide ... PJDOC-466751330-547673",
    "firstSentences" : "Arm® Neoverse™ N1 Revision: r4p1 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 2.0 PJDOC-466751330-547673 Arm® Neoverse™ N1 PMU Guide Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2571,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "excerpt" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "firstSentences" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 PMU Guide ",
        "document_number" : "PJDOC-466751330-547673",
        "document_version" : "r4p1",
        "content_type" : "Guide",
        "systopparent" : "4610163",
        "sysurihash" : "TlIEPwRBAI09WjJQ",
        "urihash" : "TlIEPwRBAI09WjJQ",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
        "systransactionid" : 894413,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1653523200000,
        "topparentid" : 4610163,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653575587000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1653575680000,
        "permanentid" : "34b8393bedb110bd717d53f22c9588fb69a8ec3c114c924b5b2d5e0a2f0d",
        "syslanguage" : [ "English" ],
        "itemid" : "628f8fa3dfaf015c2b76eae6",
        "transactionid" : 894413,
        "title" : "Arm Neoverse N1 PMU Guide ",
        "products" : [ "Neoverse N1" ],
        "date" : 1653575680000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-547673:r4p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653575680016310824,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653575631365,
        "syssize" : 155,
        "sysdate" : 1653575680000,
        "haslayout" : "1",
        "topparent" : "4610163",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4610163,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N1.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653575680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-547673/r4p1/?lang=en",
        "modified" : 1653575587000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653575680016310824,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "Excerpt" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "FirstSentences" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N1 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "excerpt" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "firstSentences" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2571,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 PMU Guide ",
        "document_number" : "PJDOC-466751330-547673",
        "document_version" : "r4p1",
        "content_type" : "Guide",
        "systopparent" : "4610163",
        "sysurihash" : "TlIEPwRBAI09WjJQ",
        "urihash" : "TlIEPwRBAI09WjJQ",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
        "systransactionid" : 894413,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1653523200000,
        "topparentid" : 4610163,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653575587000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1653575680000,
        "permanentid" : "34b8393bedb110bd717d53f22c9588fb69a8ec3c114c924b5b2d5e0a2f0d",
        "syslanguage" : [ "English" ],
        "itemid" : "628f8fa3dfaf015c2b76eae6",
        "transactionid" : 894413,
        "title" : "Arm Neoverse N1 PMU Guide ",
        "products" : [ "Neoverse N1" ],
        "date" : 1653575680000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-547673:r4p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653575680016310824,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653575631365,
        "syssize" : 155,
        "sysdate" : 1653575680000,
        "haslayout" : "1",
        "topparent" : "4610163",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4610163,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N1.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653575680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-547673/r4p1/?lang=en",
        "modified" : 1653575587000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653575680016310824,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en",
      "Excerpt" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU",
      "FirstSentences" : "Arm Neoverse N1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 PMU Guide Neoverse N1Neoverse N1 PMUPMU"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse N1 PMU Guide ",
      "document_number" : "PJDOC-466751330-547673",
      "document_version" : "r4p1",
      "content_type" : "Guide",
      "systopparent" : "4610163",
      "sysauthor" : "Arm",
      "sysurihash" : "rNV7R73QlcSsl5WG",
      "urihash" : "rNV7R73QlcSsl5WG",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
      "systransactionid" : 894414,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653523200000,
      "topparentid" : 4610163,
      "numberofpages" : 78,
      "sysconcepts" : "instructions ; documentation ; speculatively executed ; accesses ; caches ; arm ; PMU events ; Neoverse N1 ; taken locally ; exceptions ; interfaces ; maintenance operations ; memory accesses ; translations ; allocations ; counters",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
      "attachmentparentid" : 4610163,
      "parentitem" : "628f8fa3dfaf015c2b76eae6",
      "concepts" : "instructions ; documentation ; speculatively executed ; accesses ; caches ; arm ; PMU events ; Neoverse N1 ; taken locally ; exceptions ; interfaces ; maintenance operations ; memory accesses ; translations ; allocations ; counters",
      "documenttype" : "pdf",
      "isattachment" : "4610163",
      "sysindexeddate" : 1653575682000,
      "permanentid" : "477287686d069c6384a5db993dd7bd795f59426145207a14b8a8962471db",
      "syslanguage" : [ "English" ],
      "itemid" : "628f8fa3dfaf015c2b76eae8",
      "transactionid" : 894414,
      "title" : "Arm Neoverse N1 PMU Guide ",
      "date" : 1653575682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-466751330-547673:r4p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653575682197862616,
      "sysisattachment" : "4610163",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4610163,
      "size" : 1961276,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628f8fa3dfaf015c2b76eae8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653575633540,
      "syssize" : 1961276,
      "sysdate" : 1653575682000,
      "topparent" : "4610163",
      "author" : "Arm",
      "label_version" : "r4p1",
      "systopparentid" : 4610163,
      "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse N1.",
      "wordcount" : 1532,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653575682000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628f8fa3dfaf015c2b76eae8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653575682197862616,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N1 PMU Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628f8fa3dfaf015c2b76eae8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-547673/r4p1/en/pdf/Arm_Neoverse_N1_PMU_Guide.pdf",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. Non-Confidential Page 2 of 78 ... Arm® Neoverse™ N1 PMU Guide ... PJDOC-466751330-547673",
    "FirstSentences" : "Arm® Neoverse™ N1 Revision: r4p1 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 2.0 PJDOC-466751330-547673 Arm® Neoverse™ N1 PMU Guide Arm® ..."
  }, {
    "title" : "Arm Neoverse V1 PMU Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628e0230dfaf015c2b76b914",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "excerpt" : "Limited (or its affiliates) in the US and/or elsewhere. ... Arm® Neoverse™ V1 PMU Guide ... Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. ... developer.arm.com",
    "firstSentences" : "Arm® Neoverse™ V1 Revision: r1p1 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-1063724031-605393 Arm® Neoverse™ V1 PMU Guide Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2571,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "excerpt" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "firstSentences" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 PMU Guide ",
        "document_number" : "PJDOC-1063724031-605393",
        "document_version" : "r1p1",
        "content_type" : "Guide",
        "systopparent" : "5269073",
        "sysurihash" : "siM3WOMkH4dlkjZE",
        "urihash" : "siM3WOMkH4dlkjZE",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
        "systransactionid" : 894323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1653436800000,
        "topparentid" : 5269073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653473840000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1653561606000,
        "permanentid" : "82d0125dfea73c6e9971d83b30247776307b5cfd621708925f8fe5293a5e",
        "syslanguage" : [ "English" ],
        "itemid" : "628e0230dfaf015c2b76b912",
        "transactionid" : 894323,
        "title" : "Arm Neoverse V1 PMU Guide ",
        "products" : [ "Neoverse V1" ],
        "date" : 1653561606000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-1063724031-605393:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653561606658683212,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 179,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653561586304,
        "syssize" : 179,
        "sysdate" : 1653561606000,
        "haslayout" : "1",
        "topparent" : "5269073",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269073,
        "navigationhierarchiescategories" : [ "Processor products", "Cloud to edge, Networking" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse V1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653561606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-1063724031-605393/r1p1/?lang=en",
        "modified" : 1653561564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653561606658683212,
        "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "Excerpt" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "FirstSentences" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse V1 PMU Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "excerpt" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "firstSentences" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2571,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 PMU Guide ",
        "document_number" : "PJDOC-1063724031-605393",
        "document_version" : "r1p1",
        "content_type" : "Guide",
        "systopparent" : "5269073",
        "sysurihash" : "siM3WOMkH4dlkjZE",
        "urihash" : "siM3WOMkH4dlkjZE",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
        "systransactionid" : 894323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1653436800000,
        "topparentid" : 5269073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653473840000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1653561606000,
        "permanentid" : "82d0125dfea73c6e9971d83b30247776307b5cfd621708925f8fe5293a5e",
        "syslanguage" : [ "English" ],
        "itemid" : "628e0230dfaf015c2b76b912",
        "transactionid" : 894323,
        "title" : "Arm Neoverse V1 PMU Guide ",
        "products" : [ "Neoverse V1" ],
        "date" : 1653561606000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-1063724031-605393:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653561606658683212,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 179,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653561586304,
        "syssize" : 179,
        "sysdate" : 1653561606000,
        "haslayout" : "1",
        "topparent" : "5269073",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269073,
        "navigationhierarchiescategories" : [ "Processor products", "Cloud to edge, Networking" ],
        "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse V1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653561606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-1063724031-605393/r1p1/?lang=en",
        "modified" : 1653561564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653561606658683212,
        "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 PMU Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en",
      "Excerpt" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit",
      "FirstSentences" : "Arm Neoverse V1 PMU Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 PMU Guide Neoverse V1Neoverse V1 PMUPMUPerformance Monitor Unit"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 PMU Guide ",
      "document_number" : "PJDOC-1063724031-605393",
      "document_version" : "r1p1",
      "content_type" : "Guide",
      "systopparent" : "5269073",
      "sysurihash" : "5eDNHP85Faw5RZaS",
      "urihash" : "5eDNHP85Faw5RZaS",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
      "systransactionid" : 894323,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653436800000,
      "topparentid" : 5269073,
      "numberofpages" : 75,
      "sysconcepts" : "CPU ; translations ; accesses ; speculatively executed ; instructions ; caches ; arm ; PMU events ; taken locally ; documentation ; interfaces ; maintenance operations ; memory accesses ; Arm Limited ; allocations ; Neoverse V1",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5269073,
      "parentitem" : "628e0230dfaf015c2b76b912",
      "concepts" : "CPU ; translations ; accesses ; speculatively executed ; instructions ; caches ; arm ; PMU events ; taken locally ; documentation ; interfaces ; maintenance operations ; memory accesses ; Arm Limited ; allocations ; Neoverse V1",
      "documenttype" : "pdf",
      "isattachment" : "5269073",
      "sysindexeddate" : 1653561608000,
      "permanentid" : "c176a123062c99e07f0ad6d320284a0949b9a36393aa9647898a224ef3a0",
      "syslanguage" : [ "English" ],
      "itemid" : "628e0230dfaf015c2b76b914",
      "transactionid" : 894323,
      "title" : "Arm Neoverse V1 PMU Guide ",
      "date" : 1653561608000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-1063724031-605393:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653561608166560780,
      "sysisattachment" : "5269073",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5269073,
      "size" : 1462044,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628e0230dfaf015c2b76b914",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653561588271,
      "syssize" : 1462044,
      "sysdate" : 1653561608000,
      "topparent" : "5269073",
      "label_version" : "r1p1",
      "systopparentid" : 5269073,
      "content_description" : "This document describes the behavior of the different Performance Monitor Unit (PMU) events implemented in the Neoverse V1.",
      "wordcount" : 1536,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653561608000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628e0230dfaf015c2b76b914",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653561608166560780,
      "uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 PMU Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628e0230dfaf015c2b76b914",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-1063724031-605393/r1p1/en/pdf/Arm_Neoverse_V1_PMU_Guide.pdf",
    "Excerpt" : "Limited (or its affiliates) in the US and/or elsewhere. ... Arm® Neoverse™ V1 PMU Guide ... Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. ... developer.arm.com",
    "FirstSentences" : "Arm® Neoverse™ V1 Revision: r1p1 PMU Guide Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-1063724031-605393 Arm® Neoverse™ V1 PMU Guide Arm ..."
  }, {
    "title" : "Accelerating DSP functions with dot product instructions",
    "uri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61b85a52a2506b46a5c323aa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "excerpt" : "Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... 102651",
    "firstSentences" : "Neoverse N1 Accelerating DSP functions with dot product instructions Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102651 All rights reserved. Neoverse N1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2565,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Accelerating DSP functions with dot product instructions",
      "uri" : "https://developer.arm.com/documentation/102651/a/en",
      "printableUri" : "https://developer.arm.com/documentation/102651/a/en",
      "clickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
      "excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
      "firstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accelerating DSP functions with dot product instructions ",
        "document_number" : "102651",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4937023",
        "sysurihash" : "hQ4aQDHdzu9Jjg9J",
        "urihash" : "hQ4aQDHdzu9Jjg9J",
        "sysuri" : "https://developer.arm.com/documentation/102651/a/en",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1632873660000,
        "topparentid" : 4937023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639471698000,
        "sysconcepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
        "concepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572080000,
        "permanentid" : "ce444e3f04365c1acaec68f746d3f62c6083d6275e433c10aab25a98b19a",
        "syslanguage" : [ "English" ],
        "itemid" : "61b85a52a2506b46a5c323a0",
        "transactionid" : 988369,
        "title" : "Accelerating DSP functions with dot product instructions ",
        "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
        "date" : 1665572080000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102651:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572080073542097,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 924,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572078259,
        "syssize" : 924,
        "sysdate" : 1665572080000,
        "haslayout" : "1",
        "topparent" : "4937023",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937023,
        "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572080000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102651/a/?lang=en",
        "modified" : 1644934990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572080073542097,
        "uri" : "https://developer.arm.com/documentation/102651/a/en",
        "syscollection" : "default"
      },
      "Title" : "Accelerating DSP functions with dot product instructions",
      "Uri" : "https://developer.arm.com/documentation/102651/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
      "Excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
      "FirstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ..."
    },
    "childResults" : [ {
      "title" : "Accelerating DSP functions with dot product instructions",
      "uri" : "https://developer.arm.com/documentation/102651/a/en",
      "printableUri" : "https://developer.arm.com/documentation/102651/a/en",
      "clickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
      "excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
      "firstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2565,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accelerating DSP functions with dot product instructions ",
        "document_number" : "102651",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4937023",
        "sysurihash" : "hQ4aQDHdzu9Jjg9J",
        "urihash" : "hQ4aQDHdzu9Jjg9J",
        "sysuri" : "https://developer.arm.com/documentation/102651/a/en",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1632873660000,
        "topparentid" : 4937023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639471698000,
        "sysconcepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
        "concepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572080000,
        "permanentid" : "ce444e3f04365c1acaec68f746d3f62c6083d6275e433c10aab25a98b19a",
        "syslanguage" : [ "English" ],
        "itemid" : "61b85a52a2506b46a5c323a0",
        "transactionid" : 988369,
        "title" : "Accelerating DSP functions with dot product instructions ",
        "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
        "date" : 1665572080000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102651:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572080073542097,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 924,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572078259,
        "syssize" : 924,
        "sysdate" : 1665572080000,
        "haslayout" : "1",
        "topparent" : "4937023",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937023,
        "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572080000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102651/a/?lang=en",
        "modified" : 1644934990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572080073542097,
        "uri" : "https://developer.arm.com/documentation/102651/a/en",
        "syscollection" : "default"
      },
      "Title" : "Accelerating DSP functions with dot product instructions",
      "Uri" : "https://developer.arm.com/documentation/102651/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
      "Excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
      "FirstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102651/a/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "excerpt" : "Next steps In this guide, we introduced three optimization techniques that use the dot product instructions ... The instructions improve performance by more than 15% on the latest processors.",
      "firstSentences" : "Next steps In this guide, we introduced three optimization techniques that use the dot product instructions from Armv8.4-A and shown how to use these techniques in a video encode library. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2565,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Accelerating DSP functions with dot product instructions",
        "uri" : "https://developer.arm.com/documentation/102651/a/en",
        "printableUri" : "https://developer.arm.com/documentation/102651/a/en",
        "clickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
        "excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
        "firstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Accelerating DSP functions with dot product instructions ",
          "document_number" : "102651",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "4937023",
          "sysurihash" : "hQ4aQDHdzu9Jjg9J",
          "urihash" : "hQ4aQDHdzu9Jjg9J",
          "sysuri" : "https://developer.arm.com/documentation/102651/a/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1632873660000,
          "topparentid" : 4937023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639471698000,
          "sysconcepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
          "concepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572080000,
          "permanentid" : "ce444e3f04365c1acaec68f746d3f62c6083d6275e433c10aab25a98b19a",
          "syslanguage" : [ "English" ],
          "itemid" : "61b85a52a2506b46a5c323a0",
          "transactionid" : 988369,
          "title" : "Accelerating DSP functions with dot product instructions ",
          "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
          "date" : 1665572080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102651:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572080073542097,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 924,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572078259,
          "syssize" : 924,
          "sysdate" : 1665572080000,
          "haslayout" : "1",
          "topparent" : "4937023",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937023,
          "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
          "wordcount" : 84,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102651/a/?lang=en",
          "modified" : 1644934990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572080073542097,
          "uri" : "https://developer.arm.com/documentation/102651/a/en",
          "syscollection" : "default"
        },
        "Title" : "Accelerating DSP functions with dot product instructions",
        "Uri" : "https://developer.arm.com/documentation/102651/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
        "Excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
        "FirstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102651",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4937023",
        "sysurihash" : "4fkq0Xc96x1VeFpA",
        "urihash" : "4fkq0Xc96x1VeFpA",
        "sysuri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1632873660000,
        "topparentid" : 4937023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639471698000,
        "sysconcepts" : "techniques ; Arm Neon ; instructions ; optimization ; SIMD architecture ; range of workloads ; widening ; throughput",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
        "attachmentparentid" : 4937023,
        "parentitem" : "61b85a52a2506b46a5c323a0",
        "concepts" : "techniques ; Arm Neon ; instructions ; optimization ; SIMD architecture ; range of workloads ; widening ; throughput",
        "documenttype" : "html",
        "isattachment" : "4937023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572080000,
        "permanentid" : "5fca2171c785b7e333e8878a76092e6f0c47c24bc70ef3717fd7c3abf2af",
        "syslanguage" : [ "English" ],
        "itemid" : "61b85a52a2506b46a5c323a7",
        "transactionid" : 988369,
        "title" : "Next steps ",
        "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
        "date" : 1665572080000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102651:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572080045141252,
        "sysisattachment" : "4937023",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4937023,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102651/a/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572078259,
        "syssize" : 706,
        "sysdate" : 1665572080000,
        "haslayout" : "1",
        "topparent" : "4937023",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937023,
        "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572080000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102651/a/Next-steps?lang=en",
        "modified" : 1644934990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572080045141252,
        "uri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102651/a/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/Next-steps",
      "Excerpt" : "Next steps In this guide, we introduced three optimization techniques that use the dot product instructions ... The instructions improve performance by more than 15% on the latest processors.",
      "FirstSentences" : "Next steps In this guide, we introduced three optimization techniques that use the dot product instructions from Armv8.4-A and shown how to use these techniques in a video encode library. The ..."
    }, {
      "title" : "Calculating a one-dimensional image convolution",
      "uri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "printableUri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "clickUri" : "https://developer.arm.com/documentation/102651/a/Calculating-a-one-dimensional-image-convolution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "excerpt" : "Calculating a one-dimensional image convolution In a convolution, we perform a filter function over values ... For example, one common filter function is a weighted average of pixel values.",
      "firstSentences" : "Calculating a one-dimensional image convolution In a convolution, we perform a filter function over values either side of our current element and write back the result. For example, one common ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2565,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Accelerating DSP functions with dot product instructions",
        "uri" : "https://developer.arm.com/documentation/102651/a/en",
        "printableUri" : "https://developer.arm.com/documentation/102651/a/en",
        "clickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
        "excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
        "firstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Accelerating DSP functions with dot product instructions ",
          "document_number" : "102651",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "4937023",
          "sysurihash" : "hQ4aQDHdzu9Jjg9J",
          "urihash" : "hQ4aQDHdzu9Jjg9J",
          "sysuri" : "https://developer.arm.com/documentation/102651/a/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1632873660000,
          "topparentid" : 4937023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639471698000,
          "sysconcepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
          "concepts" : "product instructions ; Cortex-A series ; processing code ; libvpx implementation ; Absolute Differences ; Convolution Averaging ; Neoverse ; own",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572080000,
          "permanentid" : "ce444e3f04365c1acaec68f746d3f62c6083d6275e433c10aab25a98b19a",
          "syslanguage" : [ "English" ],
          "itemid" : "61b85a52a2506b46a5c323a0",
          "transactionid" : 988369,
          "title" : "Accelerating DSP functions with dot product instructions ",
          "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
          "date" : 1665572080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102651:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572080073542097,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 924,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572078259,
          "syssize" : 924,
          "sysdate" : 1665572080000,
          "haslayout" : "1",
          "topparent" : "4937023",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937023,
          "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
          "wordcount" : 84,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102651/a/?lang=en",
          "modified" : 1644934990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572080073542097,
          "uri" : "https://developer.arm.com/documentation/102651/a/en",
          "syscollection" : "default"
        },
        "Title" : "Accelerating DSP functions with dot product instructions",
        "Uri" : "https://developer.arm.com/documentation/102651/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/102651/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en",
        "Excerpt" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in ... This guide introduces the following three use cases for the dot product instructions: ...",
        "FirstSentences" : "Overview In this guide, learn about the Armv8.4- dot product instructions, which are available in Cortex-A75, Cortex-A55, and Neoverse N1 and later. This guide introduces the following three use ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Calculating a one-dimensional image convolution ",
        "document_number" : "102651",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4937023",
        "sysurihash" : "lSUaFRWYcSdqbpfh",
        "urihash" : "lSUaFRWYcSdqbpfh",
        "sysuri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1632873660000,
        "topparentid" : 4937023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639471698000,
        "sysconcepts" : "dot product ; data layout ; weighted average ; filter ; pixels ; convolution ; udot v3 ; instructions ; calculation ; using vld1q ; maximum parallelism ; see Godbolt ; set of constants ; saturation ; nuint32x4",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
        "attachmentparentid" : 4937023,
        "parentitem" : "61b85a52a2506b46a5c323a0",
        "concepts" : "dot product ; data layout ; weighted average ; filter ; pixels ; convolution ; udot v3 ; instructions ; calculation ; using vld1q ; maximum parallelism ; see Godbolt ; set of constants ; saturation ; nuint32x4",
        "documenttype" : "html",
        "isattachment" : "4937023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572080000,
        "permanentid" : "c5e7e7740f0291765ef155eafa390b1f54bc16ee67898a38a2150dbc7526",
        "syslanguage" : [ "English" ],
        "itemid" : "61b85a52a2506b46a5c323a3",
        "transactionid" : 988369,
        "title" : "Calculating a one-dimensional image convolution ",
        "products" : [ "Neon", "dot", "dot product", "Cortex-A" ],
        "date" : 1665572080000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102651:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572080031537308,
        "sysisattachment" : "4937023",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4937023,
        "size" : 2502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102651/a/Calculating-a-one-dimensional-image-convolution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572078259,
        "syssize" : 2502,
        "sysdate" : 1665572080000,
        "haslayout" : "1",
        "topparent" : "4937023",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937023,
        "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572080000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102651/a/Calculating-a-one-dimensional-image-convolution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102651/a/Calculating-a-one-dimensional-image-convolution?lang=en",
        "modified" : 1644934990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572080031537308,
        "uri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
        "syscollection" : "default"
      },
      "Title" : "Calculating a one-dimensional image convolution",
      "Uri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "ClickUri" : "https://developer.arm.com/documentation/102651/a/Calculating-a-one-dimensional-image-convolution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/Calculating-a-one-dimensional-image-convolution",
      "Excerpt" : "Calculating a one-dimensional image convolution In a convolution, we perform a filter function over values ... For example, one common filter function is a weighted average of pixel values.",
      "FirstSentences" : "Calculating a one-dimensional image convolution In a convolution, we perform a filter function over values either side of our current element and write back the result. For example, one common ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Accelerating DSP functions with dot product instructions ",
      "document_number" : "102651",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "4937023",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "BXScGLYC6PbKHjxk",
      "urihash" : "BXScGLYC6PbKHjxk",
      "sysuri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
      "systransactionid" : 988369,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1632873660000,
      "topparentid" : 4937023,
      "numberofpages" : 16,
      "sysconcepts" : "optimization ; dot product ; arm ; weighted average ; parallelism ; unsigned int ; absolute difference ; widening additions ; see Godbolt ; data layout ; written agreement ; calculation ; provisions ; product instructions ; VP9 ; compiler",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
      "attachmentparentid" : 4937023,
      "parentitem" : "61b85a52a2506b46a5c323a0",
      "concepts" : "optimization ; dot product ; arm ; weighted average ; parallelism ; unsigned int ; absolute difference ; widening additions ; see Godbolt ; data layout ; written agreement ; calculation ; provisions ; product instructions ; VP9 ; compiler",
      "documenttype" : "pdf",
      "isattachment" : "4937023",
      "sysindexeddate" : 1665572080000,
      "permanentid" : "13a159972ae45710f9ecbf53926af880f0665aaca64ea277602011f5de4d",
      "syslanguage" : [ "English" ],
      "itemid" : "61b85a52a2506b46a5c323aa",
      "transactionid" : 988369,
      "title" : "Accelerating DSP functions with dot product instructions ",
      "date" : 1665572080000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102651:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665572080227522349,
      "sysisattachment" : "4937023",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937023,
      "size" : 522485,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61b85a52a2506b46a5c323aa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665572079805,
      "syssize" : 522485,
      "sysdate" : 1665572080000,
      "topparent" : "4937023",
      "author" : "Arm Limited",
      "label_version" : "1.0",
      "systopparentid" : 4937023,
      "content_description" : "In this guide, learn about the Armv8.4-A dot product instructions./>",
      "wordcount" : 766,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Cortex-A", "IP Products|Processors|Cortex-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665572080000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61b85a52a2506b46a5c323aa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665572080227522349,
      "uri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
      "syscollection" : "default"
    },
    "Title" : "Accelerating DSP functions with dot product instructions",
    "Uri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61b85a52a2506b46a5c323aa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102651/a/en/pdf/Accelerating-DSP-functions-with-DOT-instructions.pdf",
    "Excerpt" : "Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... 102651",
    "FirstSentences" : "Neoverse N1 Accelerating DSP functions with dot product instructions Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102651 All rights reserved. Neoverse N1 ..."
  }, {
    "title" : "Arm Development Studio Morello Edition User Guide",
    "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61e6ee012183326f2177326c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "excerpt" : "Copyright © 2020–2022 Arm Limited (or its aﬃliates). ... DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Development Studio Morello Edition Version 2022.0M0 User Guide Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102234_2022.0M0_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2556,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio Morello Edition User Guide",
      "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Development Studio Morello Edition User Guide ",
        "document_number" : "102234",
        "document_version" : "2022-0M0",
        "content_type" : "guide",
        "systopparent" : "5123683",
        "sysurihash" : "QoMññLOAðn6xRJbñ",
        "urihash" : "QoMññLOAðn6xRJbñ",
        "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642377600000,
        "topparentid" : 5123683,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642524155000,
        "sysconcepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147904000,
        "permanentid" : "8c9ae8cfa757f5d5c66dfa041e4793541f676d9fd159eec93b4319351eda",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6edfb2183326f21773186",
        "transactionid" : 864241,
        "title" : "Arm Development Studio Morello Edition User Guide ",
        "products" : [ "Arm Development Studio Morello Edition" ],
        "date" : 1649147904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102234:2022-0M0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147904312477532,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4984,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147631375,
        "syssize" : 4984,
        "sysdate" : 1649147904000,
        "haslayout" : "1",
        "topparent" : "5123683",
        "label_version" : "2022.0M0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5123683,
        "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2022.0M0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102234/2022-0M0/?lang=en",
        "modified" : 1642524155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147904312477532,
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Morello Edition User Guide",
      "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ..."
    },
    "childResults" : [ {
      "title" : "Arm Development Studio Morello Edition User Guide",
      "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Development Studio Morello Edition User Guide ",
        "document_number" : "102234",
        "document_version" : "2022-0M0",
        "content_type" : "guide",
        "systopparent" : "5123683",
        "sysurihash" : "QoMññLOAðn6xRJbñ",
        "urihash" : "QoMññLOAðn6xRJbñ",
        "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642377600000,
        "topparentid" : 5123683,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642524155000,
        "sysconcepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147904000,
        "permanentid" : "8c9ae8cfa757f5d5c66dfa041e4793541f676d9fd159eec93b4319351eda",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6edfb2183326f21773186",
        "transactionid" : 864241,
        "title" : "Arm Development Studio Morello Edition User Guide ",
        "products" : [ "Arm Development Studio Morello Edition" ],
        "date" : 1649147904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102234:2022-0M0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147904312477532,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4984,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147631375,
        "syssize" : 4984,
        "sysdate" : 1649147904000,
        "haslayout" : "1",
        "topparent" : "5123683",
        "label_version" : "2022.0M0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5123683,
        "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2022.0M0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102234/2022-0M0/?lang=en",
        "modified" : 1642524155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147904312477532,
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Morello Edition User Guide",
      "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ..."
    }, {
      "title" : "Memory Importer dialog box",
      "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Memory-Importer-dialog-box?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "excerpt" : "Memory Importer dialog box Use the Memory Importer dialog box to import data from a file ... Offset to Embedded Address Specifies an offset that is added to all addresses in the ... Figure 1.",
      "firstSentences" : "Memory Importer dialog box Use the Memory Importer dialog box to import data from a file into memory. Offset to Embedded Address Specifies an offset that is added to all addresses in the image ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Morello Edition User Guide",
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Morello Edition User Guide ",
          "document_number" : "102234",
          "document_version" : "2022-0M0",
          "content_type" : "guide",
          "systopparent" : "5123683",
          "sysurihash" : "QoMññLOAðn6xRJbñ",
          "urihash" : "QoMññLOAðn6xRJbñ",
          "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642377600000,
          "topparentid" : 5123683,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642524155000,
          "sysconcepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147904000,
          "permanentid" : "8c9ae8cfa757f5d5c66dfa041e4793541f676d9fd159eec93b4319351eda",
          "syslanguage" : [ "English" ],
          "itemid" : "61e6edfb2183326f21773186",
          "transactionid" : 864241,
          "title" : "Arm Development Studio Morello Edition User Guide ",
          "products" : [ "Arm Development Studio Morello Edition" ],
          "date" : 1649147904000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102234:2022-0M0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147904312477532,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147631375,
          "syssize" : 4984,
          "sysdate" : 1649147904000,
          "haslayout" : "1",
          "topparent" : "5123683",
          "label_version" : "2022.0M0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5123683,
          "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2022.0M0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147904000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102234/2022-0M0/?lang=en",
          "modified" : 1642524155000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147904312477532,
          "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Morello Edition User Guide",
        "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory Importer dialog box ",
        "document_number" : "102234",
        "document_version" : "2022-0M0",
        "content_type" : "guide",
        "systopparent" : "5123683",
        "sysurihash" : "taNdQdukUuj6Fmfc",
        "urihash" : "taNdQdukUuj6Fmfc",
        "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642377600000,
        "topparentid" : 5123683,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642524155000,
        "sysconcepts" : "memory ; formats ; prior ; offset ; workspace ; u2026 ; external folder ; field provided ; absolute",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5123683,
        "parentitem" : "61e6edfb2183326f21773186",
        "concepts" : "memory ; formats ; prior ; offset ; workspace ; u2026 ; external folder ; field provided ; absolute",
        "documenttype" : "html",
        "isattachment" : "5123683",
        "sysindexeddate" : 1649147904000,
        "permanentid" : "2adb816b29d8a5be0371aa7a2185ad9f5b4bd3c4f95c1e42d803eb2c0ad4",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6edff2183326f217731f7",
        "transactionid" : 864241,
        "title" : "Memory Importer dialog box ",
        "products" : [ "Arm Development Studio Morello Edition" ],
        "date" : 1649147904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102234:2022-0M0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147904270409074,
        "sysisattachment" : "5123683",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5123683,
        "size" : 1168,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Memory-Importer-dialog-box?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147631250,
        "syssize" : 1168,
        "sysdate" : 1649147904000,
        "haslayout" : "1",
        "topparent" : "5123683",
        "label_version" : "2022.0M0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5123683,
        "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2022.0M0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Memory-Importer-dialog-box?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102234/2022-0M0/Perspectives-and-Views/Memory-Importer-dialog-box?lang=en",
        "modified" : 1642524155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147904270409074,
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
        "syscollection" : "default"
      },
      "Title" : "Memory Importer dialog box",
      "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Memory-Importer-dialog-box?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Memory-Importer-dialog-box",
      "Excerpt" : "Memory Importer dialog box Use the Memory Importer dialog box to import data from a file ... Offset to Embedded Address Specifies an offset that is added to all addresses in the ... Figure 1.",
      "FirstSentences" : "Memory Importer dialog box Use the Memory Importer dialog box to import data from a file into memory. Offset to Embedded Address Specifies an offset that is added to all addresses in the image ..."
    }, {
      "title" : "Remote System Details view",
      "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Remote-System-Details-view?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "excerpt" : "Remote System Details view The Remote System Details view is a tabular view giving ... It enables you to: Set up a Linux connection to a remote target. ... Connect to the selected target.",
      "firstSentences" : "Remote System Details view The Remote System Details view is a tabular view giving details about local and remote systems. It enables you to: Set up a Linux connection to a remote target. Access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Morello Edition User Guide",
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "printableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "clickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Morello Edition User Guide ",
          "document_number" : "102234",
          "document_version" : "2022-0M0",
          "content_type" : "guide",
          "systopparent" : "5123683",
          "sysurihash" : "QoMññLOAðn6xRJbñ",
          "urihash" : "QoMññLOAðn6xRJbñ",
          "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642377600000,
          "topparentid" : 5123683,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642524155000,
          "sysconcepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "implementations ; documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147904000,
          "permanentid" : "8c9ae8cfa757f5d5c66dfa041e4793541f676d9fd159eec93b4319351eda",
          "syslanguage" : [ "English" ],
          "itemid" : "61e6edfb2183326f21773186",
          "transactionid" : 864241,
          "title" : "Arm Development Studio Morello Edition User Guide ",
          "products" : [ "Arm Development Studio Morello Edition" ],
          "date" : 1649147904000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102234:2022-0M0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147904312477532,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147631375,
          "syssize" : 4984,
          "sysdate" : 1649147904000,
          "haslayout" : "1",
          "topparent" : "5123683",
          "label_version" : "2022.0M0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5123683,
          "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2022.0M0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147904000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102234/2022-0M0/?lang=en",
          "modified" : 1642524155000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147904312477532,
          "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Morello Edition User Guide",
        "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Morello Edition User Guide Version 2022.0M0 Release information Issue Date Confidentiality Change 2020.1M0-00 29 October 2020 Non-Confidential First release for Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Remote System Details view ",
        "document_number" : "102234",
        "document_version" : "2022-0M0",
        "content_type" : "guide",
        "systopparent" : "5123683",
        "sysurihash" : "o2ñcPOOJHbhTitKp",
        "urihash" : "o2ñcPOOJHbhTitKp",
        "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642377600000,
        "topparentid" : 5123683,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642524155000,
        "sysconcepts" : "selected connection ; remote systems ; view ; hierarchical tree ; host workstation ; Access resources ; passwords ; Import",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5123683,
        "parentitem" : "61e6edfb2183326f21773186",
        "concepts" : "selected connection ; remote systems ; view ; hierarchical tree ; host workstation ; Access resources ; passwords ; Import",
        "documenttype" : "html",
        "isattachment" : "5123683",
        "sysindexeddate" : 1649147904000,
        "permanentid" : "a98bcd38149b4e4805f544b01a585bcc8c7d4c16f97111fed0067e84c2ff",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6edff2183326f2177320c",
        "transactionid" : 864241,
        "title" : "Remote System Details view ",
        "products" : [ "Arm Development Studio Morello Edition" ],
        "date" : 1649147904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102234:2022-0M0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147904228819694,
        "sysisattachment" : "5123683",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5123683,
        "size" : 1026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Remote-System-Details-view?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147631219,
        "syssize" : 1026,
        "sysdate" : 1649147904000,
        "haslayout" : "1",
        "topparent" : "5123683",
        "label_version" : "2022.0M0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5123683,
        "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2022.0M0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Remote-System-Details-view?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102234/2022-0M0/Perspectives-and-Views/Remote-System-Details-view?lang=en",
        "modified" : 1642524155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147904228819694,
        "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
        "syscollection" : "default"
      },
      "Title" : "Remote System Details view",
      "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "ClickUri" : "https://developer.arm.com/documentation/102234/2022-0M0/Perspectives-and-Views/Remote-System-Details-view?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/Perspectives-and-Views/Remote-System-Details-view",
      "Excerpt" : "Remote System Details view The Remote System Details view is a tabular view giving ... It enables you to: Set up a Linux connection to a remote target. ... Connect to the selected target.",
      "FirstSentences" : "Remote System Details view The Remote System Details view is a tabular view giving details about local and remote systems. It enables you to: Set up a Linux connection to a remote target. Access ..."
    } ],
    "totalNumberOfChildResults" : 138,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Development Studio Morello Edition User Guide ",
      "document_number" : "102234",
      "document_version" : "2022-0M0",
      "content_type" : "guide",
      "systopparent" : "5123683",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "vð4MO9SL73kvQQal",
      "urihash" : "vð4MO9SL73kvQQal",
      "sysuri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642377600000,
      "topparentid" : 5123683,
      "numberofpages" : 287,
      "sysconcepts" : "debugging ; targets ; connections ; watchpoints ; breakpoints ; instructions ; configurations ; Arm Limited ; Development Studio ; right-click ; scripts ; views ; commands ; configuration databases ; translations ; caches",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5123683,
      "parentitem" : "61e6edfb2183326f21773186",
      "concepts" : "debugging ; targets ; connections ; watchpoints ; breakpoints ; instructions ; configurations ; Arm Limited ; Development Studio ; right-click ; scripts ; views ; commands ; configuration databases ; translations ; caches",
      "documenttype" : "pdf",
      "isattachment" : "5123683",
      "sysindexeddate" : 1649147917000,
      "permanentid" : "025052bd60734d1314c3fcdbf427f073e8da8c8fa540ed204dc8c3a3bf6d",
      "syslanguage" : [ "English" ],
      "itemid" : "61e6ee012183326f2177326c",
      "transactionid" : 864241,
      "title" : "Arm Development Studio Morello Edition User Guide ",
      "subject" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
      "date" : 1649147917000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102234:2022-0M0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "applicationDevelopers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147917431943929,
      "sysisattachment" : "5123683",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5123683,
      "size" : 5722526,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61e6ee012183326f2177326c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147634258,
      "syssubject" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
      "syssize" : 5722526,
      "sysdate" : 1649147917000,
      "topparent" : "5123683",
      "author" : "Arm Ltd.",
      "label_version" : "2022.0M0",
      "systopparentid" : 5123683,
      "content_description" : "This book describes how to use the debugger to debug bare-metal and Linux platforms.",
      "wordcount" : 3087,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147917000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61e6ee012183326f2177326c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147917431943929,
      "uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Development Studio Morello Edition User Guide",
    "Uri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61e6ee012183326f2177326c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102234/2022-0M0/en/pdf/morello_user_guide_102234_2022.0M0_en.pdf",
    "Excerpt" : "Copyright © 2020–2022 Arm Limited (or its aﬃliates). ... DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Development Studio Morello Edition Version 2022.0M0 User Guide Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102234_2022.0M0_en Arm® ..."
  }, {
    "title" : "armral_cmplx_mat_mult_f32",
    "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "printableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "clickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "excerpt" : "armral_cmplx_mat_mult_f32 This algorithm performs the multiplication A B for matrices of float values, and ... Syntax Defined in armral.h on line 915: armral_status armral_cmplx_mat_mult_f32( ...",
    "firstSentences" : "armral_cmplx_mat_mult_f32 This algorithm performs the multiplication A B for matrices of float values, and assumes that matrices are stored in memory row-major. Syntax Defined in armral.h on line ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2556,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102249/2201/en",
      "printableUri" : "https://developer.arm.com/documentation/102249/2201/en",
      "clickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Reference Guide ",
        "document_number" : "102249",
        "document_version" : "2201",
        "content_type" : "guide",
        "systopparent" : "4946735",
        "sysurihash" : "Ie5CF9nYñRVIaT9z",
        "urihash" : "Ie5CF9nYñRVIaT9z",
        "sysuri" : "https://developer.arm.com/documentation/102249/2201/en",
        "systransactionid" : 866503,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 4946735,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642182035000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649422729000,
        "permanentid" : "02e8e63ad41734dc1c866b21995f6535e9de0f3e86931349a5d0db247ecf",
        "syslanguage" : [ "English" ],
        "itemid" : "61e1b593b691546d37bd37bb",
        "transactionid" : 866503,
        "title" : "Arm RAN Acceleration Library Reference Guide ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1649422728000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102249:2201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422728659705169,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 5103,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422604804,
        "syssize" : 5103,
        "sysdate" : 1649422728000,
        "haslayout" : "1",
        "topparent" : "4946735",
        "label_version" : "22.01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4946735,
        "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422729000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102249/2201/?lang=en",
        "modified" : 1642182035000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649422728659705169,
        "uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102249/2201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en",
      "ClickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ..."
    },
    "childResults" : [ {
      "title" : "armral_fft_execute_cs16",
      "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "printableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "clickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "excerpt" : "armral_fft_execute_cs16 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cs16 to perform the configured FFT with the arrays that ...",
      "firstSentences" : "armral_fft_execute_cs16 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cs16 to perform the configured FFT with the arrays that are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm RAN Acceleration Library Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm RAN Acceleration Library Reference Guide ",
          "document_number" : "102249",
          "document_version" : "2201",
          "content_type" : "guide",
          "systopparent" : "4946735",
          "sysurihash" : "Ie5CF9nYñRVIaT9z",
          "urihash" : "Ie5CF9nYñRVIaT9z",
          "sysuri" : "https://developer.arm.com/documentation/102249/2201/en",
          "systransactionid" : 866503,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 4946735,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642182035000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422729000,
          "permanentid" : "02e8e63ad41734dc1c866b21995f6535e9de0f3e86931349a5d0db247ecf",
          "syslanguage" : [ "English" ],
          "itemid" : "61e1b593b691546d37bd37bb",
          "transactionid" : 866503,
          "title" : "Arm RAN Acceleration Library Reference Guide ",
          "products" : [ "Arm RAN Acceleration Library" ],
          "date" : 1649422728000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102249:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422728659705169,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5103,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422604804,
          "syssize" : 5103,
          "sysdate" : 1649422728000,
          "haslayout" : "1",
          "topparent" : "4946735",
          "label_version" : "22.01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4946735,
          "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422729000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102249/2201/?lang=en",
          "modified" : 1642182035000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422728659705169,
          "uri" : "https://developer.arm.com/documentation/102249/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm RAN Acceleration Library Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "armral_fft_execute_cs16 ",
        "document_number" : "102249",
        "document_version" : "2201",
        "content_type" : "guide",
        "systopparent" : "4946735",
        "sysurihash" : "tT77YLF6VS1gR7nt",
        "urihash" : "tT77YLF6VS1gR7nt",
        "sysuri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 4946735,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642182035000,
        "sysconcepts" : "const armral ; plan ; cs16 ; int16 ; arrays ; read-only parameter ; pointer ; Syntax",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "attachmentparentid" : 4946735,
        "parentitem" : "61e1b593b691546d37bd37bb",
        "concepts" : "const armral ; plan ; cs16 ; int16 ; arrays ; read-only parameter ; pointer ; Syntax",
        "documenttype" : "html",
        "isattachment" : "4946735",
        "sysindexeddate" : 1649151502000,
        "permanentid" : "e3c854b0d85aaa4975fafb49c478c983f0ff7be5fa87b74d9332359a5648",
        "syslanguage" : [ "English" ],
        "itemid" : "61e1b594b691546d37bd37fc",
        "transactionid" : 864317,
        "title" : "armral_fft_execute_cs16 ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1649151502000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102249:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151502443045122,
        "sysisattachment" : "4946735",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4946735,
        "size" : 1115,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151191639,
        "syssize" : 1115,
        "sysdate" : 1649151502000,
        "haslayout" : "1",
        "topparent" : "4946735",
        "label_version" : "22.01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4946735,
        "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151502000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16?lang=en",
        "modified" : 1642182035000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151502443045122,
        "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
        "syscollection" : "default"
      },
      "Title" : "armral_fft_execute_cs16",
      "Uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "ClickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cs16",
      "Excerpt" : "armral_fft_execute_cs16 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cs16 to perform the configured FFT with the arrays that ...",
      "FirstSentences" : "armral_fft_execute_cs16 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cs16 to perform the configured FFT with the arrays that are ..."
    }, {
      "title" : "armral_fft_execute_cf32",
      "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "printableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "clickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "excerpt" : "armral_fft_execute_cf32 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cf32 to perform the configured FFT with the arrays that ...",
      "firstSentences" : "armral_fft_execute_cf32 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cf32 to perform the configured FFT with the arrays that are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm RAN Acceleration Library Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm RAN Acceleration Library Reference Guide ",
          "document_number" : "102249",
          "document_version" : "2201",
          "content_type" : "guide",
          "systopparent" : "4946735",
          "sysurihash" : "Ie5CF9nYñRVIaT9z",
          "urihash" : "Ie5CF9nYñRVIaT9z",
          "sysuri" : "https://developer.arm.com/documentation/102249/2201/en",
          "systransactionid" : 866503,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 4946735,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642182035000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422729000,
          "permanentid" : "02e8e63ad41734dc1c866b21995f6535e9de0f3e86931349a5d0db247ecf",
          "syslanguage" : [ "English" ],
          "itemid" : "61e1b593b691546d37bd37bb",
          "transactionid" : 866503,
          "title" : "Arm RAN Acceleration Library Reference Guide ",
          "products" : [ "Arm RAN Acceleration Library" ],
          "date" : 1649422728000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102249:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422728659705169,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5103,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422604804,
          "syssize" : 5103,
          "sysdate" : 1649422728000,
          "haslayout" : "1",
          "topparent" : "4946735",
          "label_version" : "22.01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4946735,
          "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422729000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102249/2201/?lang=en",
          "modified" : 1642182035000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422728659705169,
          "uri" : "https://developer.arm.com/documentation/102249/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm RAN Acceleration Library Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "armral_fft_execute_cf32 ",
        "document_number" : "102249",
        "document_version" : "2201",
        "content_type" : "guide",
        "systopparent" : "4946735",
        "sysurihash" : "nsi0poGbb91GHa5v",
        "urihash" : "nsi0poGbb91GHa5v",
        "sysuri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 4946735,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642182035000,
        "sysconcepts" : "const armral ; plan ; cf32 ; f32 ; arrays ; read-only parameter ; pointer ; Syntax",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "attachmentparentid" : 4946735,
        "parentitem" : "61e1b593b691546d37bd37bb",
        "concepts" : "const armral ; plan ; cf32 ; f32 ; arrays ; read-only parameter ; pointer ; Syntax",
        "documenttype" : "html",
        "isattachment" : "4946735",
        "sysindexeddate" : 1649151502000,
        "permanentid" : "332e2a26a5d98bb8b942c083f8c5ec6777961d876f0851357eef30c41b44",
        "syslanguage" : [ "English" ],
        "itemid" : "61e1b594b691546d37bd37f9",
        "transactionid" : 864317,
        "title" : "armral_fft_execute_cf32 ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1649151502000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102249:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151502349503378,
        "sysisattachment" : "4946735",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4946735,
        "size" : 1107,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151191639,
        "syssize" : 1107,
        "sysdate" : 1649151502000,
        "haslayout" : "1",
        "topparent" : "4946735",
        "label_version" : "22.01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4946735,
        "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151502000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32?lang=en",
        "modified" : 1642182035000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151502349503378,
        "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
        "syscollection" : "default"
      },
      "Title" : "armral_fft_execute_cf32",
      "Uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "ClickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Lower-PHY-support-functions/Fast-Fourier-Transforms--FFT-/armral-fft-execute-cf32",
      "Excerpt" : "armral_fft_execute_cf32 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cf32 to perform the configured FFT with the arrays that ...",
      "FirstSentences" : "armral_fft_execute_cf32 Performs a single FFT using the specified plan and arrays. Uses the plan created by armral_fft_create_plan_cf32 to perform the configured FFT with the arrays that are ..."
    }, {
      "title" : "armral_cmplx_mat_mult_i16",
      "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "printableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "clickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "excerpt" : "Parameters m A read-only parameter of type uint16_t. ... p_dst A write-only parameter of type armral_cmplx_int16_t *. Points to the output matrix. armral_cmplx_mat_mult_i16",
      "firstSentences" : "armral_cmplx_mat_mult_i16 This algorithm performs the multiplication A B for matrices, and assumes that: Matrix elements are complex int16 in Q15 format. Matrices are stored in memory in row-major ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm RAN Acceleration Library Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm RAN Acceleration Library Reference Guide ",
          "document_number" : "102249",
          "document_version" : "2201",
          "content_type" : "guide",
          "systopparent" : "4946735",
          "sysurihash" : "Ie5CF9nYñRVIaT9z",
          "urihash" : "Ie5CF9nYñRVIaT9z",
          "sysuri" : "https://developer.arm.com/documentation/102249/2201/en",
          "systransactionid" : 866503,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 4946735,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642182035000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649422729000,
          "permanentid" : "02e8e63ad41734dc1c866b21995f6535e9de0f3e86931349a5d0db247ecf",
          "syslanguage" : [ "English" ],
          "itemid" : "61e1b593b691546d37bd37bb",
          "transactionid" : 866503,
          "title" : "Arm RAN Acceleration Library Reference Guide ",
          "products" : [ "Arm RAN Acceleration Library" ],
          "date" : 1649422728000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102249:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422728659705169,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5103,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422604804,
          "syssize" : 5103,
          "sysdate" : 1649422728000,
          "haslayout" : "1",
          "topparent" : "4946735",
          "label_version" : "22.01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4946735,
          "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422729000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102249/2201/?lang=en",
          "modified" : 1642182035000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422728659705169,
          "uri" : "https://developer.arm.com/documentation/102249/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm RAN Acceleration Library Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102249/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102249/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE RAN Acceleration Library Reference Guide Version 22.01 Release information Issue Date Confidentiality Change 2010-00 2 October 2020 Non-Confidential New document for Arm RAN Acceleration ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "armral_cmplx_mat_mult_i16 ",
        "document_number" : "102249",
        "document_version" : "2201",
        "content_type" : "guide",
        "systopparent" : "4946735",
        "sysurihash" : "LrspxFHssT30ðp26",
        "urihash" : "LrspxFHssT30ðp26",
        "sysuri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 4946735,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642182035000,
        "sysconcepts" : "accumulator ; Q15 ; i16 ; mult ; mat ; type uint16 ; read-only parameter ; complex int16 ; saturation ; row-major ; algorithm",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "attachmentparentid" : 4946735,
        "parentitem" : "61e1b593b691546d37bd37bb",
        "concepts" : "accumulator ; Q15 ; i16 ; mult ; mat ; type uint16 ; read-only parameter ; complex int16 ; saturation ; row-major ; algorithm",
        "documenttype" : "html",
        "isattachment" : "4946735",
        "sysindexeddate" : 1649151502000,
        "permanentid" : "189577ec84bfa5a5a76b0497b0210ffc7be6a0603d7b64b41db3819eb03d",
        "syslanguage" : [ "English" ],
        "itemid" : "61e1b594b691546d37bd37db",
        "transactionid" : 864317,
        "title" : "armral_cmplx_mat_mult_i16 ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1649151502000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102249:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151502165212971,
        "sysisattachment" : "4946735",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4946735,
        "size" : 1422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151191639,
        "syssize" : 1422,
        "sysdate" : 1649151502000,
        "haslayout" : "1",
        "topparent" : "4946735",
        "label_version" : "22.01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4946735,
        "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151502000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16?lang=en",
        "modified" : 1642182035000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151502165212971,
        "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
        "syscollection" : "default"
      },
      "Title" : "armral_cmplx_mat_mult_i16",
      "Uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "ClickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-i16",
      "Excerpt" : "Parameters m A read-only parameter of type uint16_t. ... p_dst A write-only parameter of type armral_cmplx_int16_t *. Points to the output matrix. armral_cmplx_mat_mult_i16",
      "FirstSentences" : "armral_cmplx_mat_mult_i16 This algorithm performs the multiplication A B for matrices, and assumes that: Matrix elements are complex int16 in Q15 format. Matrices are stored in memory in row-major ..."
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "armral_cmplx_mat_mult_f32 ",
      "document_number" : "102249",
      "document_version" : "2201",
      "content_type" : "guide",
      "systopparent" : "4946735",
      "sysurihash" : "8ZqðU4mG5SjJkuCl",
      "urihash" : "8ZqðU4mG5SjJkuCl",
      "sysuri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
      "systransactionid" : 864317,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1642118400000,
      "topparentid" : 4946735,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1642182035000,
      "sysconcepts" : "f32 ; read-only parameter ; type uint16 ; memory row-major ; failure ; success ; algorithm ; mult",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "attachmentparentid" : 4946735,
      "parentitem" : "61e1b593b691546d37bd37bb",
      "concepts" : "f32 ; read-only parameter ; type uint16 ; memory row-major ; failure ; success ; algorithm ; mult",
      "documenttype" : "html",
      "isattachment" : "4946735",
      "sysindexeddate" : 1649151502000,
      "permanentid" : "71281b974131aede9c2810e1ffc2380e981e33eb9796aafc8032279d3d17",
      "syslanguage" : [ "English" ],
      "itemid" : "61e1b594b691546d37bd37dd",
      "transactionid" : 864317,
      "title" : "armral_cmplx_mat_mult_f32 ",
      "products" : [ "Arm RAN Acceleration Library" ],
      "date" : 1649151502000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102249:2201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151502984093601,
      "sysisattachment" : "4946735",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4946735,
      "size" : 1118,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151191639,
      "syssize" : 1118,
      "sysdate" : 1649151502000,
      "haslayout" : "1",
      "topparent" : "4946735",
      "label_version" : "22.01",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4946735,
      "content_description" : "This book contains reference documentation for Arm RAN Acceleration Library (ArmRAL). The book was generated from the source code using Doxygen.",
      "wordcount" : 65,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151502000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32?lang=en",
      "modified" : 1642182035000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151502984093601,
      "uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
      "syscollection" : "default"
    },
    "Title" : "armral_cmplx_mat_mult_f32",
    "Uri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "PrintableUri" : "https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "ClickUri" : "https://developer.arm.com/documentation/102249/2201/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102249/2201/en/Functions/Matrix-functions/Complex-Matrix-Matrix-Multiplication/armral-cmplx-mat-mult-f32",
    "Excerpt" : "armral_cmplx_mat_mult_f32 This algorithm performs the multiplication A B for matrices of float values, and ... Syntax Defined in armral.h on line 915: armral_status armral_cmplx_mat_mult_f32( ...",
    "FirstSentences" : "armral_cmplx_mat_mult_f32 This algorithm performs the multiplication A B for matrices of float values, and assumes that matrices are stored in memory row-major. Syntax Defined in armral.h on line ..."
  }, {
    "title" : "Conclusion",
    "uri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "printableUri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "clickUri" : "https://developer.arm.com/documentation/102610/0101/Conclusion?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "excerpt" : "Conclusion This tutorial goes through the available CSAT CoreSight Components and provides examples for ... The tutorial also explains how to create multiple instances of the same CSAT ...",
    "firstSentences" : "Conclusion This tutorial goes through the available CSAT CoreSight Components and provides examples for accessing memory and debug registers with certain components. The tutorial also explains how ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2556,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "How to use the CSAT CoreSight components",
      "uri" : "https://developer.arm.com/documentation/102610/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102610/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
      "excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
      "firstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "How to use the CSAT CoreSight components ",
        "document_number" : "102610",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4888865",
        "sysurihash" : "0gnHcGsWFAfv4aTi",
        "urihash" : "0gnHcGsWFAfv4aTi",
        "sysuri" : "https://developer.arm.com/documentation/102610/0101/en",
        "systransactionid" : 864286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638403260000,
        "topparentid" : 4888865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639394829000,
        "sysconcepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "concepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150132000,
        "permanentid" : "1d6ea66fdf83286fa3c45c41e83cb3f72883421a16304269e1754eea23da",
        "syslanguage" : [ "English" ],
        "itemid" : "61b72e0d503be65e4e3ae7a4",
        "transactionid" : 864286,
        "title" : "How to use the CSAT CoreSight components ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1649150132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102610:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150132125543679,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149942727,
        "syssize" : 1038,
        "sysdate" : 1649150132000,
        "haslayout" : "1",
        "topparent" : "4888865",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4888865,
        "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102610/0101/?lang=en",
        "modified" : 1639394829000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150132125543679,
        "uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "syscollection" : "default"
      },
      "Title" : "How to use the CSAT CoreSight components",
      "Uri" : "https://developer.arm.com/documentation/102610/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
      "Excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
      "FirstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ..."
    },
    "childResults" : [ {
      "title" : "Having multiple components of the same type",
      "uri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "printableUri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "clickUri" : "https://developer.arm.com/documentation/102610/0101/Having-multiple-components-of-the-same-type?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "excerpt" : "Having multiple components of the same type You can have more than one instance of a particular component.The first ... Any additional components needed to be marked with a .n identifier.",
      "firstSentences" : "Having multiple components of the same type You can have more than one instance of a particular component.The first component of a particular type is <component>.0 or <component>.0 by default. Any ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to use the CSAT CoreSight components",
        "uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "firstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to use the CSAT CoreSight components ",
          "document_number" : "102610",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "4888865",
          "sysurihash" : "0gnHcGsWFAfv4aTi",
          "urihash" : "0gnHcGsWFAfv4aTi",
          "sysuri" : "https://developer.arm.com/documentation/102610/0101/en",
          "systransactionid" : 864286,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638403260000,
          "topparentid" : 4888865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639394829000,
          "sysconcepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
          "concepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150132000,
          "permanentid" : "1d6ea66fdf83286fa3c45c41e83cb3f72883421a16304269e1754eea23da",
          "syslanguage" : [ "English" ],
          "itemid" : "61b72e0d503be65e4e3ae7a4",
          "transactionid" : 864286,
          "title" : "How to use the CSAT CoreSight components ",
          "products" : [ "DS-5 Development Studio" ],
          "date" : 1649150132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102610:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150132125543679,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149942727,
          "syssize" : 1038,
          "sysdate" : 1649150132000,
          "haslayout" : "1",
          "topparent" : "4888865",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4888865,
          "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
          "wordcount" : 75,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102610/0101/?lang=en",
          "modified" : 1639394829000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150132125543679,
          "uri" : "https://developer.arm.com/documentation/102610/0101/en",
          "syscollection" : "default"
        },
        "Title" : "How to use the CSAT CoreSight components",
        "Uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "Excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "FirstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Having multiple components of the same type ",
        "document_number" : "102610",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4888865",
        "sysurihash" : "5RywYqQfR457ddBd",
        "urihash" : "5RywYqQfR457ddBd",
        "sysuri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
        "systransactionid" : 864292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638403260000,
        "topparentid" : 4888865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639394829000,
        "sysconcepts" : "reads ; scripts ; identifier",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "attachmentparentid" : 4888865,
        "parentitem" : "61b72e0d503be65e4e3ae7a4",
        "concepts" : "reads ; scripts ; identifier",
        "documenttype" : "html",
        "isattachment" : "4888865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150337000,
        "permanentid" : "d324898102fe88015d4cc1425d97c348c837de4f41cb7c6bee3e012e9ca0",
        "syslanguage" : [ "English" ],
        "itemid" : "61b72e0e503be65e4e3ae7a9",
        "transactionid" : 864292,
        "title" : "Having multiple components of the same type ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1649150337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102610:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150337820973626,
        "sysisattachment" : "4888865",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4888865,
        "size" : 1285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102610/0101/Having-multiple-components-of-the-same-type?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149942727,
        "syssize" : 1285,
        "sysdate" : 1649150337000,
        "haslayout" : "1",
        "topparent" : "4888865",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4888865,
        "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/Having-multiple-components-of-the-same-type?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102610/0101/Having-multiple-components-of-the-same-type?lang=en",
        "modified" : 1639394829000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150337820973626,
        "uri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
        "syscollection" : "default"
      },
      "Title" : "Having multiple components of the same type",
      "Uri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "ClickUri" : "https://developer.arm.com/documentation/102610/0101/Having-multiple-components-of-the-same-type?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Having-multiple-components-of-the-same-type",
      "Excerpt" : "Having multiple components of the same type You can have more than one instance of a particular component.The first ... Any additional components needed to be marked with a .n identifier.",
      "FirstSentences" : "Having multiple components of the same type You can have more than one instance of a particular component.The first component of a particular type is <component>.0 or <component>.0 by default. Any ..."
    }, {
      "title" : "Test platform information",
      "uri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "printableUri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "clickUri" : "https://developer.arm.com/documentation/102610/0101/Test-platform-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "excerpt" : "Test platform information Testing Information The CSAT scripts in this tutorial have been tested with the Arm Versatile Express ... CSAT version 2.6.3 which ships with DS-5 5.24.1 was used.",
      "firstSentences" : "Test platform information Testing Information The CSAT scripts in this tutorial have been tested with the Arm Versatile Express with the CoreTile Express A15x2 A7x3 (V2P-CA15_A7) and the Juno R2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to use the CSAT CoreSight components",
        "uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "firstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to use the CSAT CoreSight components ",
          "document_number" : "102610",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "4888865",
          "sysurihash" : "0gnHcGsWFAfv4aTi",
          "urihash" : "0gnHcGsWFAfv4aTi",
          "sysuri" : "https://developer.arm.com/documentation/102610/0101/en",
          "systransactionid" : 864286,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638403260000,
          "topparentid" : 4888865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639394829000,
          "sysconcepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
          "concepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150132000,
          "permanentid" : "1d6ea66fdf83286fa3c45c41e83cb3f72883421a16304269e1754eea23da",
          "syslanguage" : [ "English" ],
          "itemid" : "61b72e0d503be65e4e3ae7a4",
          "transactionid" : 864286,
          "title" : "How to use the CSAT CoreSight components ",
          "products" : [ "DS-5 Development Studio" ],
          "date" : 1649150132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102610:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150132125543679,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149942727,
          "syssize" : 1038,
          "sysdate" : 1649150132000,
          "haslayout" : "1",
          "topparent" : "4888865",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4888865,
          "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
          "wordcount" : 75,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102610/0101/?lang=en",
          "modified" : 1639394829000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150132125543679,
          "uri" : "https://developer.arm.com/documentation/102610/0101/en",
          "syscollection" : "default"
        },
        "Title" : "How to use the CSAT CoreSight components",
        "Uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "Excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "FirstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test platform information ",
        "document_number" : "102610",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4888865",
        "sysurihash" : "6HlXsdntOzrjEYfv",
        "urihash" : "6HlXsdntOzrjEYfv",
        "sysuri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638403260000,
        "topparentid" : 4888865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639394829000,
        "sysconcepts" : "Juno R2 Cortex ; CSAT ; scripts ; CA15 ; V2P ; registers ; ETM ; cores ; Peripheral Bus Access Port ; included cscompdata ; TRCTRACEIDR traceidr ; ETMTRACEIDR cstid ; ETMIDR etmid ; EDDEVAFF0 devaff0 ; Affinity MPIDR ; currportsize",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "attachmentparentid" : 4888865,
        "parentitem" : "61b72e0d503be65e4e3ae7a4",
        "concepts" : "Juno R2 Cortex ; CSAT ; scripts ; CA15 ; V2P ; registers ; ETM ; cores ; Peripheral Bus Access Port ; included cscompdata ; TRCTRACEIDR traceidr ; ETMTRACEIDR cstid ; ETMIDR etmid ; EDDEVAFF0 devaff0 ; Affinity MPIDR ; currportsize",
        "documenttype" : "html",
        "isattachment" : "4888865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150187000,
        "permanentid" : "cbafe3abcce2cca5820af2d0bfed91675517ec70aa88b055b183093de9b1",
        "syslanguage" : [ "English" ],
        "itemid" : "61b72e0d503be65e4e3ae7a6",
        "transactionid" : 864287,
        "title" : "Test platform information ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1649150187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102610:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150187325817059,
        "sysisattachment" : "4888865",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4888865,
        "size" : 2964,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102610/0101/Test-platform-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149942727,
        "syssize" : 2964,
        "sysdate" : 1649150187000,
        "haslayout" : "1",
        "topparent" : "4888865",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4888865,
        "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
        "wordcount" : 208,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/Test-platform-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102610/0101/Test-platform-information?lang=en",
        "modified" : 1639394829000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150187325817059,
        "uri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
        "syscollection" : "default"
      },
      "Title" : "Test platform information",
      "Uri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "ClickUri" : "https://developer.arm.com/documentation/102610/0101/Test-platform-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Test-platform-information",
      "Excerpt" : "Test platform information Testing Information The CSAT scripts in this tutorial have been tested with the Arm Versatile Express ... CSAT version 2.6.3 which ships with DS-5 5.24.1 was used.",
      "FirstSentences" : "Test platform information Testing Information The CSAT scripts in this tutorial have been tested with the Arm Versatile Express with the CoreTile Express A15x2 A7x3 (V2P-CA15_A7) and the Juno R2 ..."
    }, {
      "title" : "Resources",
      "uri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
      "printableUri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
      "clickUri" : "https://developer.arm.com/documentation/102610/0101/Resources?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Resources",
      "excerpt" : "Resources Cortex-A7 MPCore Technical Reference Manual Arm Cortex-A72 MPCore Processor Technical Reference Manual Embedded Trace Macrocell (ETMv4) Architecture Specification Embedded Trace ...",
      "firstSentences" : "Resources Cortex-A7 MPCore Technical Reference Manual Arm Cortex-A72 MPCore Processor Technical Reference Manual Embedded Trace Macrocell (ETMv4) Architecture Specification Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2556,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to use the CSAT CoreSight components",
        "uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "firstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to use the CSAT CoreSight components ",
          "document_number" : "102610",
          "document_version" : "0101",
          "content_type" : "guide",
          "systopparent" : "4888865",
          "sysurihash" : "0gnHcGsWFAfv4aTi",
          "urihash" : "0gnHcGsWFAfv4aTi",
          "sysuri" : "https://developer.arm.com/documentation/102610/0101/en",
          "systransactionid" : 864286,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638403260000,
          "topparentid" : 4888865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639394829000,
          "sysconcepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
          "concepts" : "CoreSight components ; User Manual ; resource ; bottom ; alias ; registers ; bus ; control ; documentation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150132000,
          "permanentid" : "1d6ea66fdf83286fa3c45c41e83cb3f72883421a16304269e1754eea23da",
          "syslanguage" : [ "English" ],
          "itemid" : "61b72e0d503be65e4e3ae7a4",
          "transactionid" : 864286,
          "title" : "How to use the CSAT CoreSight components ",
          "products" : [ "DS-5 Development Studio" ],
          "date" : 1649150132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102610:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150132125543679,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149942727,
          "syssize" : 1038,
          "sysdate" : 1649150132000,
          "haslayout" : "1",
          "topparent" : "4888865",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4888865,
          "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
          "wordcount" : 75,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102610/0101/?lang=en",
          "modified" : 1639394829000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150132125543679,
          "uri" : "https://developer.arm.com/documentation/102610/0101/en",
          "syscollection" : "default"
        },
        "Title" : "How to use the CSAT CoreSight components",
        "Uri" : "https://developer.arm.com/documentation/102610/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102610/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en",
        "Excerpt" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to ... A CoreSight device is a device which adheres to the Arm CoreSight Architecture ...",
        "FirstSentences" : "Introduction to using the CSAT CoreSight components CSAT includes something called a CoreSight component to provide a convenient way to access and control particular CoreSight devices on the debug ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Resources ",
        "document_number" : "102610",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4888865",
        "sysurihash" : "nuEWjtedSJbV9lrV",
        "urihash" : "nuEWjtedSJbV9lrV",
        "sysuri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638403260000,
        "topparentid" : 4888865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639394829000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "attachmentparentid" : 4888865,
        "parentitem" : "61b72e0d503be65e4e3ae7a4",
        "documenttype" : "html",
        "isattachment" : "4888865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150183000,
        "permanentid" : "981e122e304eb5c74c3d36bd1096985dbca8e94bc692d74bdce620d6d69f",
        "syslanguage" : [ "English" ],
        "itemid" : "61b72e0e503be65e4e3ae7ac",
        "transactionid" : 864287,
        "title" : "Resources ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1649150183000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102610:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150183942180659,
        "sysisattachment" : "4888865",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4888865,
        "size" : 498,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102610/0101/Resources?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149942727,
        "syssize" : 498,
        "sysdate" : 1649150183000,
        "haslayout" : "1",
        "topparent" : "4888865",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4888865,
        "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150183000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/Resources?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102610/0101/Resources?lang=en",
        "modified" : 1639394829000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150183942180659,
        "uri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
        "syscollection" : "default"
      },
      "Title" : "Resources",
      "Uri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
      "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en/Resources",
      "ClickUri" : "https://developer.arm.com/documentation/102610/0101/Resources?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Resources",
      "Excerpt" : "Resources Cortex-A7 MPCore Technical Reference Manual Arm Cortex-A72 MPCore Processor Technical Reference Manual Embedded Trace Macrocell (ETMv4) Architecture Specification Embedded Trace ...",
      "FirstSentences" : "Resources Cortex-A7 MPCore Technical Reference Manual Arm Cortex-A72 MPCore Processor Technical Reference Manual Embedded Trace Macrocell (ETMv4) Architecture Specification Embedded Trace ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Conclusion ",
      "document_number" : "102610",
      "document_version" : "0101",
      "content_type" : "guide",
      "systopparent" : "4888865",
      "sysurihash" : "1ReHdW4KxhLYBXuE",
      "urihash" : "1ReHdW4KxhLYBXuE",
      "sysuri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
      "systransactionid" : 864292,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1638403260000,
      "topparentid" : 4888865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639394829000,
      "sysconcepts" : "CoreSight Components ; aliases ; memory",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
      "attachmentparentid" : 4888865,
      "parentitem" : "61b72e0d503be65e4e3ae7a4",
      "concepts" : "CoreSight Components ; aliases ; memory",
      "documenttype" : "html",
      "isattachment" : "4888865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150337000,
      "permanentid" : "ec471acd4d52ab6b66c475fda5c6e7a92bda8ecfcef56b47db1f9f5f6d71",
      "syslanguage" : [ "English" ],
      "itemid" : "61b72e0e503be65e4e3ae7ab",
      "transactionid" : 864292,
      "title" : "Conclusion ",
      "products" : [ "DS-5 Development Studio" ],
      "date" : 1649150337000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102610:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150337929581630,
      "sysisattachment" : "4888865",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4888865,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102610/0101/Conclusion?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149942727,
      "syssize" : 507,
      "sysdate" : 1649150337000,
      "haslayout" : "1",
      "topparent" : "4888865",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4888865,
      "content_description" : "This tutorial shows you how to use the CSAT CoreSight components.",
      "wordcount" : 51,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150337000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102610/0101/Conclusion?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102610/0101/Conclusion?lang=en",
      "modified" : 1639394829000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150337929581630,
      "uri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
      "syscollection" : "default"
    },
    "Title" : "Conclusion",
    "Uri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "PrintableUri" : "https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "ClickUri" : "https://developer.arm.com/documentation/102610/0101/Conclusion?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102610/0101/en/Conclusion",
    "Excerpt" : "Conclusion This tutorial goes through the available CSAT CoreSight Components and provides examples for ... The tutorial also explains how to create multiple instances of the same CSAT ...",
    "FirstSentences" : "Conclusion This tutorial goes through the available CSAT CoreSight Components and provides examples for accessing memory and debug registers with certain components. The tutorial also explains how ..."
  } ]
}