

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Oct 20 16:31:12 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 04/07/2022 GMT
    15                           ; 
    16                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   007F9C                     __pcinit:
    53                           	callstack 0
    54   007F9C                     start_initialization:
    55                           	callstack 0
    56   007F9C                     __initialization:
    57                           	callstack 0
    58   007F9C                     end_of_initialization:
    59                           	callstack 0
    60   007F9C                     __end_of__initialization:
    61                           	callstack 0
    62   007F9C  0100               	movlb	0
    63   007F9E  EFD1  F03F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000001                     ?_mypow:
    69   000001                     _mypow$0:
    70                           	callstack 0
    71   000001                     main@res:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76   000003                     _mypow$1:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x2
    80   000003                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 27 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;  res             2    0[COMRAM] volatile unsigned int 
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   101 ;;      Params:         0       0       0       0       0       0       0
   102 ;;      Locals:         2       0       0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; Hardware stack levels required when called: 1
   107 ;; This function calls:
   108 ;;		_mypow
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   007FA2                     __ptext0:
   116                           	callstack 0
   117   007FA2                     _main:
   118                           	callstack 30
   119   007FA2                     
   120                           ;main.c: 28:     volatile unsigned int res = mypow(3, 0);
   121   007FA2  0E00               	movlw	0
   122   007FA4  6E02               	movwf	(_mypow$0+1)^0,c
   123   007FA6  0E03               	movlw	3
   124   007FA8  6E01               	movwf	_mypow$0^0,c
   125   007FAA  0E00               	movlw	0
   126   007FAC  6E04               	movwf	(_mypow$1+1)^0,c
   127   007FAE  0E00               	movlw	0
   128   007FB0  6E03               	movwf	_mypow$1^0,c
   129   007FB2  ECE3  F03F         	call	_mypow	;wreg free
   130   007FB6  C001  F001         	movff	?_mypow,main@res	;volatile
   131   007FBA  C002  F002         	movff	?_mypow+1,main@res+1	;volatile
   132   007FBE                     l7:
   133   007FBE  EFDF  F03F         	goto	l7
   134   007FC2  EF00  F000         	goto	start
   135   007FC6                     __end_of_main:
   136                           	callstack 0
   137   000000                     
   138                           	psect	rparam
   139   000000                     
   140                           	psect	idloc
   141                           
   142                           ;Config register IDLOC0 @ 0x200000
   143                           ;	unspecified, using default values
   144   200000                     	org	2097152
   145   200000  FF                 	db	255
   146                           
   147                           ;Config register IDLOC1 @ 0x200001
   148                           ;	unspecified, using default values
   149   200001                     	org	2097153
   150   200001  FF                 	db	255
   151                           
   152                           ;Config register IDLOC2 @ 0x200002
   153                           ;	unspecified, using default values
   154   200002                     	org	2097154
   155   200002  FF                 	db	255
   156                           
   157                           ;Config register IDLOC3 @ 0x200003
   158                           ;	unspecified, using default values
   159   200003                     	org	2097155
   160   200003  FF                 	db	255
   161                           
   162                           ;Config register IDLOC4 @ 0x200004
   163                           ;	unspecified, using default values
   164   200004                     	org	2097156
   165   200004  FF                 	db	255
   166                           
   167                           ;Config register IDLOC5 @ 0x200005
   168                           ;	unspecified, using default values
   169   200005                     	org	2097157
   170   200005  FF                 	db	255
   171                           
   172                           ;Config register IDLOC6 @ 0x200006
   173                           ;	unspecified, using default values
   174   200006                     	org	2097158
   175   200006  FF                 	db	255
   176                           
   177                           ;Config register IDLOC7 @ 0x200007
   178                           ;	unspecified, using default values
   179   200007                     	org	2097159
   180   200007  FF                 	db	255
   181                           
   182                           	psect	config
   183                           
   184                           ; Padding undefined space
   185   300000                     	org	3145728
   186   300000  FF                 	db	255
   187                           
   188                           ;Config register CONFIG1H @ 0x300001
   189                           ;	unspecified, using default values
   190                           ;	Oscillator Selection bits
   191                           ;	OSC = 0x7, unprogrammed default
   192                           ;	Fail-Safe Clock Monitor Enable bit
   193                           ;	FCMEN = 0x0, unprogrammed default
   194                           ;	Internal/External Oscillator Switchover bit
   195                           ;	IESO = 0x0, unprogrammed default
   196   300001                     	org	3145729
   197   300001  07                 	db	7
   198                           
   199                           ;Config register CONFIG2L @ 0x300002
   200                           ;	unspecified, using default values
   201                           ;	Power-up Timer Enable bit
   202                           ;	PWRT = 0x1, unprogrammed default
   203                           ;	Brown-out Reset Enable bits
   204                           ;	BOREN = 0x3, unprogrammed default
   205                           ;	Brown Out Reset Voltage bits
   206                           ;	BORV = 0x3, unprogrammed default
   207   300002                     	org	3145730
   208   300002  1F                 	db	31
   209                           
   210                           ;Config register CONFIG2H @ 0x300003
   211                           ;	unspecified, using default values
   212                           ;	Watchdog Timer Enable bit
   213                           ;	WDT = 0x1, unprogrammed default
   214                           ;	Watchdog Timer Postscale Select bits
   215                           ;	WDTPS = 0xF, unprogrammed default
   216   300003                     	org	3145731
   217   300003  1F                 	db	31
   218                           
   219                           ; Padding undefined space
   220   300004                     	org	3145732
   221   300004  FF                 	db	255
   222                           
   223                           ;Config register CONFIG3H @ 0x300005
   224                           ;	unspecified, using default values
   225                           ;	CCP2 MUX bit
   226                           ;	CCP2MX = 0x1, unprogrammed default
   227                           ;	PORTB A/D Enable bit
   228                           ;	PBADEN = 0x1, unprogrammed default
   229                           ;	Low-Power Timer1 Oscillator Enable bit
   230                           ;	LPT1OSC = 0x0, unprogrammed default
   231                           ;	MCLR Pin Enable bit
   232                           ;	MCLRE = 0x1, unprogrammed default
   233   300005                     	org	3145733
   234   300005  83                 	db	131
   235                           
   236                           ;Config register CONFIG4L @ 0x300006
   237                           ;	unspecified, using default values
   238                           ;	Stack Full/Underflow Reset Enable bit
   239                           ;	STVREN = 0x1, unprogrammed default
   240                           ;	Single-Supply ICSP Enable bit
   241                           ;	LVP = 0x1, unprogrammed default
   242                           ;	Extended Instruction Set Enable bit
   243                           ;	XINST = 0x0, unprogrammed default
   244                           ;	Background Debugger Enable bit
   245                           ;	DEBUG = 0x1, unprogrammed default
   246   300006                     	org	3145734
   247   300006  85                 	db	133
   248                           
   249                           ; Padding undefined space
   250   300007                     	org	3145735
   251   300007  FF                 	db	255
   252                           
   253                           ;Config register CONFIG5L @ 0x300008
   254                           ;	unspecified, using default values
   255                           ;	Code Protection bit
   256                           ;	CP0 = 0x1, unprogrammed default
   257                           ;	Code Protection bit
   258                           ;	CP1 = 0x1, unprogrammed default
   259                           ;	Code Protection bit
   260                           ;	CP2 = 0x1, unprogrammed default
   261                           ;	Code Protection bit
   262                           ;	CP3 = 0x1, unprogrammed default
   263   300008                     	org	3145736
   264   300008  0F                 	db	15
   265                           
   266                           ;Config register CONFIG5H @ 0x300009
   267                           ;	unspecified, using default values
   268                           ;	Boot Block Code Protection bit
   269                           ;	CPB = 0x1, unprogrammed default
   270                           ;	Data EEPROM Code Protection bit
   271                           ;	CPD = 0x1, unprogrammed default
   272   300009                     	org	3145737
   273   300009  C0                 	db	192
   274                           
   275                           ;Config register CONFIG6L @ 0x30000A
   276                           ;	unspecified, using default values
   277                           ;	Write Protection bit
   278                           ;	WRT0 = 0x1, unprogrammed default
   279                           ;	Write Protection bit
   280                           ;	WRT1 = 0x1, unprogrammed default
   281                           ;	Write Protection bit
   282                           ;	WRT2 = 0x1, unprogrammed default
   283                           ;	Write Protection bit
   284                           ;	WRT3 = 0x1, unprogrammed default
   285   30000A                     	org	3145738
   286   30000A  0F                 	db	15
   287                           
   288                           ;Config register CONFIG6H @ 0x30000B
   289                           ;	unspecified, using default values
   290                           ;	Configuration Register Write Protection bit
   291                           ;	WRTC = 0x1, unprogrammed default
   292                           ;	Boot Block Write Protection bit
   293                           ;	WRTB = 0x1, unprogrammed default
   294                           ;	Data EEPROM Write Protection bit
   295                           ;	WRTD = 0x1, unprogrammed default
   296   30000B                     	org	3145739
   297   30000B  E0                 	db	224
   298                           
   299                           ;Config register CONFIG7L @ 0x30000C
   300                           ;	unspecified, using default values
   301                           ;	Table Read Protection bit
   302                           ;	EBTR0 = 0x1, unprogrammed default
   303                           ;	Table Read Protection bit
   304                           ;	EBTR1 = 0x1, unprogrammed default
   305                           ;	Table Read Protection bit
   306                           ;	EBTR2 = 0x1, unprogrammed default
   307                           ;	Table Read Protection bit
   308                           ;	EBTR3 = 0x1, unprogrammed default
   309   30000C                     	org	3145740
   310   30000C  0F                 	db	15
   311                           
   312                           ;Config register CONFIG7H @ 0x30000D
   313                           ;	unspecified, using default values
   314                           ;	Boot Block Table Read Protection bit
   315                           ;	EBTRB = 0x1, unprogrammed default
   316   30000D                     	org	3145741
   317   30000D  40                 	db	64
   318                           tosu	equ	0xFFF
   319                           tosh	equ	0xFFE
   320                           tosl	equ	0xFFD
   321                           stkptr	equ	0xFFC
   322                           pclatu	equ	0xFFB
   323                           pclath	equ	0xFFA
   324                           pcl	equ	0xFF9
   325                           tblptru	equ	0xFF8
   326                           tblptrh	equ	0xFF7
   327                           tblptrl	equ	0xFF6
   328                           tablat	equ	0xFF5
   329                           prodh	equ	0xFF4
   330                           prodl	equ	0xFF3
   331                           indf0	equ	0xFEF
   332                           postinc0	equ	0xFEE
   333                           postdec0	equ	0xFED
   334                           preinc0	equ	0xFEC
   335                           plusw0	equ	0xFEB
   336                           fsr0h	equ	0xFEA
   337                           fsr0l	equ	0xFE9
   338                           wreg	equ	0xFE8
   339                           indf1	equ	0xFE7
   340                           postinc1	equ	0xFE6
   341                           postdec1	equ	0xFE5
   342                           preinc1	equ	0xFE4
   343                           plusw1	equ	0xFE3
   344                           fsr1h	equ	0xFE2
   345                           fsr1l	equ	0xFE1
   346                           bsr	equ	0xFE0
   347                           indf2	equ	0xFDF
   348                           postinc2	equ	0xFDE
   349                           postdec2	equ	0xFDD
   350                           preinc2	equ	0xFDC
   351                           plusw2	equ	0xFDB
   352                           fsr2h	equ	0xFDA
   353                           fsr2l	equ	0xFD9
   354                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      25
                                              0 COMRAM     2     2      0
                              _mypow
 ---------------------------------------------------------------------------------
 (1) _mypow                                                4     0      4      24
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _mypow

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFR           80      0       0      16        0.0%
ABS                  0      0       0      17        0.0%
BIGRAM             5FF      0       0      18        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Oct 20 16:31:12 2022

                      l7 7FBE                        l8 7FBE                      l688 7FA2  
                   _main 7FA2                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _mypow 7FC6          __initialization 7F9C  
           __end_of_main 7FC6                   ??_main 0001            __activetblptr 000000  
                 ?_mypow 0001                   isa$std 000001               __accesstop 0080  
__end_of__initialization 7F9C            ___rparam_used 000001           __pcstackCOMRAM 0001  
                ??_mypow 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F9C                  __ramtop 0600                  __ptext0 7FA2  
                _mypow$0 0001                  _mypow$1 0003                  main@res 0001  
   end_of_initialization 7F9C      start_initialization 7F9C                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
