// Seed: 1272624677
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13
);
  wire id_15;
  wire id_16;
  tri1 id_17, id_18, id_19 = 1;
endmodule
macromodule module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input logic id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output logic id_7,
    input tri1 id_8,
    input logic id_9,
    input uwire id_10
);
  always begin
    id_6 = 1;
    id_7 <= id_2.id_9;
  end
  wire id_12;
  module_0(
      id_4, id_10, id_4, id_1, id_0, id_4, id_5, id_3, id_1, id_0, id_0, id_10, id_5, id_0
  );
  `define pp_13 0
  generate
    wire id_14;
  endgenerate
endmodule
