$date
  Sat Jun 17 00:21:42 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! a1[7:0] $end
$var reg 8 " a2[7:0] $end
$var reg 8 # a3[7:0] $end
$var reg 8 $ a4[7:0] $end
$var reg 8 % a5[7:0] $end
$var reg 8 & a6[7:0] $end
$var reg 8 ' a7[7:0] $end
$var reg 8 ( a8[7:0] $end
$var reg 3 ) s[2:0] $end
$var reg 8 * res[7:0] $end
$scope module mux $end
$var reg 8 + a1[7:0] $end
$var reg 8 , a2[7:0] $end
$var reg 8 - a3[7:0] $end
$var reg 8 . a4[7:0] $end
$var reg 8 / a5[7:0] $end
$var reg 8 0 a6[7:0] $end
$var reg 8 1 a7[7:0] $end
$var reg 8 2 a8[7:0] $end
$var reg 3 3 s[2:0] $end
$var reg 8 4 r[7:0] $end
$upscope $end
$enddefinitions $end
#0
b10101010 !
b11110000 "
b00000000 #
b11111111 $
b01010101 %
b00000000 &
b00000000 '
b00000000 (
b000 )
b10101010 *
b10101010 +
b11110000 ,
b00000000 -
b11111111 .
b01010101 /
b00000000 0
b00000000 1
b00000000 2
b000 3
b10101010 4
#5000000
b001 )
b11110000 *
b001 3
b11110000 4
#10000000
b010 )
b00000000 *
b010 3
b00000000 4
#15000000
b011 )
b11111111 *
b011 3
b11111111 4
