batch_build_flags[vhdl] = -b0 -b1
single_build_flags[vhdl] = -s0 -s1
global_build_flags[vhdl] = -g0 -g1

builder_name = msim
target_dir = .build

vhdl work sample_file.vhd -f0
vhdl work sample_package.vhd -f1
vhdl work sample_testbench.vhd

verilog work foo.v -some-flag some value

systemverilog work bar.sv

