// Seed: 1616577209
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input tri id_3,
    output uwire id_4,
    input wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    output tri0 id_9
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7
);
  always disable id_9;
  module_0(
      id_1, id_1, id_1, id_0, id_1, id_3, id_6, id_1, id_3, id_1
  );
endmodule
