Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jun 24 00:45:41 2025
| Host         : Sohail_PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BNN_wrapper_control_sets_placed.rpt
| Design       : BNN_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   138 |
|    Minimum number of control sets                        |   138 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   138 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   128 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           21 |
| No           | No                    | Yes                    |              19 |            8 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |            1024 |          512 |
| Yes          | No                    | Yes                    |              23 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                Enable Signal                |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|  layer1/control_fsm/state_reg[1]_1             |                                             |                            |                1 |              1 |         1.00 |
|  layer1/control_fsm/nxt_state_reg[1]_i_2_n_0   |                                             |                            |                1 |              2 |         2.00 |
|  layer1/control_fsm/accum_state_reg[1]_i_2_n_0 |                                             | layer1/control_fsm/rst_n_i |                1 |              2 |         2.00 |
|  layer1/control_fsm/en_C_reg[we]_i_2_n_0       |                                             | layer1/control_fsm/rst_n_i |                2 |              3 |         1.50 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/accum_counter[3]_i_1_n_0 | layer1/control_fsm/rst_n_i |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_C_cell[6]_i_1_n_0   | layer1/control_fsm/rst_n_i |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_12[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_13[0]    |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_5[0]     |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_7[0]     |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_12[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_2[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_8[0]     |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1][0]       |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_10[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_11[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_9[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_3[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_9[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0][0]       |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/E[0]                     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_1[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_10[0]    |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_11[0]    |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_4[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_6[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_0[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_2[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_3[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_1[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_13[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_17[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_1[0]     |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_10[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_7[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_5[0]     |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_2[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_9[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_23[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2][0]       |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_0[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_11[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_3[0]    |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_6[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_12[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_3[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_4[0]     |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[4][0]       |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_11[0]   |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_12[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_1[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_5[0]    |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_18[0]    |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_20[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1][0]       |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_2[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_7[0]     |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_22[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_2[0]    |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_19[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_15[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_21[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_1[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_6[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_7[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_8[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_0[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_11[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_12[0]   |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_4[0]    |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_9[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_6[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[4]_0[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_16[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_5[0]     |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_13[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_3[0]     |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_0[0]     |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_8[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_4[0]     |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_6[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_8[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_10[0]   |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[2]_2[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_5[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_reg[x][2]_0[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_10[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_4[0]     |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.y[1]_3[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_22[0]   |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_9[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_1[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_8[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_17[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_18[0]   |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[1][0][7]_i_2_0[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_0[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_4[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[6][0][7]_i_2_0[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_1[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_3[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_2[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_7[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_5[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_21[0]   |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_8[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_6[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_12[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_15[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[2][0][7]_i_2_0[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_11[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[3][0][7]_i_2_0[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_19[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[0][0][7]_i_2_0[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_16[0]   |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_4[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_2[0]    |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/ram[5][0][7]_i_2_0[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_23[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_3[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_13[0]   |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_14[0]   |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_20[0]   |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_0[0]    |                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_5[0]    |                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][0]_6[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_4[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_9[0]    |                            |                7 |              8 |         1.14 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][1]_5[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_7[0]    |                            |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_14[0]    |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[1]_1[0]     |                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_A_i\\.x[0]_0[0]     |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/control_fsm/addr_B_reg[x][2]_10[0]   |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                               | layer1/weights/rd_q_reg[7]_2[0]             | layer1/control_fsm/rst_n_i |                3 |             12 |         4.00 |
|  layer1/control_fsm/addr_A_reg[x][2]_i_2_n_0   |                                             | layer1/control_fsm/rst_n_i |                6 |             12 |         2.00 |
|  clk_i_IBUF_BUFG                               |                                             | layer1/control_fsm/rst_n_i |                8 |             19 |         2.38 |
|  clk_i_IBUF_BUFG                               |                                             |                            |               19 |             64 |         3.37 |
+------------------------------------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+


