<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3s/include/component/component_crccu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00797_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_crccu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3S_CRCCU_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3S_CRCCU_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00099.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00099.html#adf73eb120dddb3f84ee39d0cfbeb0077">   42</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00099.html#adf73eb120dddb3f84ee39d0cfbeb0077">CRCCU_DSCR</a>;    </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1];</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00099.html#ae92835414ac73123d4e4efacc2463981">   44</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#ae92835414ac73123d4e4efacc2463981">CRCCU_DMA_EN</a>;  </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00099.html#afa43f9cf27bc8c92e55c30b66aa68997">   45</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#afa43f9cf27bc8c92e55c30b66aa68997">CRCCU_DMA_DIS</a>; </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00099.html#ad357bcce750a70448c2984752b8dd956">   46</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#ad357bcce750a70448c2984752b8dd956">CRCCU_DMA_SR</a>;  </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00099.html#a81a3c6f352675e7a574216e875311910">   47</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#a81a3c6f352675e7a574216e875311910">CRCCU_DMA_IER</a>; </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00099.html#a115b06d3ed65c52f71439703dbc464f6">   48</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#a115b06d3ed65c52f71439703dbc464f6">CRCCU_DMA_IDR</a>; </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00099.html#ab9c3b6afe9cbaf35632d976e2f732d67">   49</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#ab9c3b6afe9cbaf35632d976e2f732d67">CRCCU_DMA_IMR</a>; </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00099.html#af1d300b5a4d6e516ba42dfcd8fd9297f">   50</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#af1d300b5a4d6e516ba42dfcd8fd9297f">CRCCU_DMA_ISR</a>; </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[4];</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00099.html#ad421e3b8d3419522abefca3f92a0c856">   52</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#ad421e3b8d3419522abefca3f92a0c856">CRCCU_CR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00099.html#a5df5786c8418c9b4011bc1e4d969d8a0">   53</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00099.html#a5df5786c8418c9b4011bc1e4d969d8a0">CRCCU_MR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00099.html#adec7cbdb36d268ae3a0c651f91b77b58">   54</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#adec7cbdb36d268ae3a0c651f91b77b58">CRCCU_SR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a00099.html#a7e00713152863cf83b20b7bcd55d8684">   55</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#a7e00713152863cf83b20b7bcd55d8684">CRCCU_IER</a>;     </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00099.html#a6948922efbf25e752e5389cf619f41f8">   56</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00099.html#a6948922efbf25e752e5389cf619f41f8">CRCCU_IDR</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00099.html#a757078f37e094d1fd955335d857a82e0">   57</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#a757078f37e094d1fd955335d857a82e0">CRCCU_IMR</a>;     </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00099.html#a919c845fe8e615a2439eee2cddad6141">   58</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00099.html#a919c845fe8e615a2439eee2cddad6141">CRCCU_ISR</a>;     </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;} <a class="code" href="a00099.html">Crccu</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* -------- CRCCU_DSCR : (CRCCU Offset: 0x00000000) CRCCU Descriptor Base Register -------- */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR_Pos 9</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a01401.html#gac10e6e0d0c08d9186901ec9b7634e3fe">   63</a></span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR_Msk (0x7fffffu &lt;&lt; CRCCU_DSCR_DSCR_Pos) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR(value) ((CRCCU_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; CRCCU_DSCR_DSCR_Pos)))</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* -------- CRCCU_DMA_EN : (CRCCU Offset: 0x00000008) CRCCU DMA Enable Register -------- */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a01401.html#ga6f5ca125cf5182bfcabd5c1468a0cda5">   66</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_EN_DMAEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_DIS : (CRCCU Offset: 0x0000000C) CRCCU DMA Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a01401.html#ga3d5d492026c8f3d8e299b1d8031c7994">   68</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_DIS_DMADIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_SR : (CRCCU Offset: 0x00000010) CRCCU DMA Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01401.html#ga1d1e4779443bf65136f2d77d5dadcba1">   70</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_SR_DMASR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IER : (CRCCU Offset: 0x00000014) CRCCU DMA Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01401.html#gaa274d56499a414e8064f025145f17cf2">   72</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IER_DMAIER (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IDR : (CRCCU Offset: 0x00000018) CRCCU DMA Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a01401.html#ga4bd8be1565277c599a970eec2ae474a1">   74</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IDR_DMAIDR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IMR : (CRCCU Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01401.html#ga1c7abc67d48f4205308be2fcd8cde09c">   76</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IMR_DMAIMR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_ISR : (CRCCU Offset: 0x00000020) CRCCU DMA Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01401.html#ga01eb1268db496e3559a8f7d37d364d8d">   78</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_ISR_DMAISR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_CR : (CRCCU Offset: 0x00000034) CRCCU Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01401.html#ga1b82a081291ae58646278eacbb2418a3">   80</a></span>&#160;<span class="preprocessor">#define CRCCU_CR_RESET (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_MR : (CRCCU Offset: 0x00000038) CRCCU Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01401.html#ga17651df18a893339dd6ea71c4d43dc4a">   82</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01401.html#gaa65a71013c14ad001c51549df55c713a">   83</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_COMPARE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define CRCCU_MR_PTYPE_Pos 2</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01401.html#gab6d03d09b0a2c2eae131964cb17c06df">   85</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_PTYPE_Msk (0x3u &lt;&lt; CRCCU_MR_PTYPE_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01401.html#gafb1d1ce53803b7a5ff91dd7e75003297">   86</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CCITT8023 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01401.html#ga0c8af71bc5ecf89d1a1178c0939593d1">   87</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CASTAGNOLI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01401.html#ga418f13a2fb1bccb0f1097e7d9996e083">   88</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CCITT16 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER_Pos 4</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01401.html#ga2e2e3eecd35cb1baafd03275a64a293c">   90</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER_Msk (0xfu &lt;&lt; CRCCU_MR_DIVIDER_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER(value) ((CRCCU_MR_DIVIDER_Msk &amp; ((value) &lt;&lt; CRCCU_MR_DIVIDER_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* -------- CRCCU_SR : (CRCCU Offset: 0x0000003C) CRCCU Status Register -------- */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define CRCCU_SR_CRC_Pos 0</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01401.html#gacad690634af077a49f3d8ae77a532805">   94</a></span>&#160;<span class="preprocessor">#define CRCCU_SR_CRC_Msk (0xffffffffu &lt;&lt; CRCCU_SR_CRC_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IER : (CRCCU Offset: 0x00000040) CRCCU Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01401.html#ga71f01f9fe8c897c07b01cc7f2a08afd0">   96</a></span>&#160;<span class="preprocessor">#define CRCCU_IER_ERRIER (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IDR : (CRCCU Offset: 0x00000044) CRCCU Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01401.html#ga25766b094028d97fa884077f1da9a35a">   98</a></span>&#160;<span class="preprocessor">#define CRCCU_IDR_ERRIDR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IMR : (CRCCU Offset: 0x00000048) CRCCU Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01401.html#gadf9d0d58b66767692f48308e4d7d8014">  100</a></span>&#160;<span class="preprocessor">#define CRCCU_IMR_ERRIMR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_ISR : (CRCCU Offset: 0x0000004C) CRCCU Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01401.html#gab4a0b17c9a663c94cfe150b4b30c8e84">  102</a></span>&#160;<span class="preprocessor">#define CRCCU_ISR_ERRISR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3S_CRCCU_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00099_html_adec7cbdb36d268ae3a0c651f91b77b58"><div class="ttname"><a href="a00099.html#adec7cbdb36d268ae3a0c651f91b77b58">Crccu::CRCCU_SR</a></div><div class="ttdeci">RoReg CRCCU_SR</div><div class="ttdoc">(Crccu Offset: 0x0000003C) CRCCU Status Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:54</div></div>
<div class="ttc" id="a00099_html_ad421e3b8d3419522abefca3f92a0c856"><div class="ttname"><a href="a00099.html#ad421e3b8d3419522abefca3f92a0c856">Crccu::CRCCU_CR</a></div><div class="ttdeci">WoReg CRCCU_CR</div><div class="ttdoc">(Crccu Offset: 0x00000034) CRCCU Control Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:52</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00099_html_a81a3c6f352675e7a574216e875311910"><div class="ttname"><a href="a00099.html#a81a3c6f352675e7a574216e875311910">Crccu::CRCCU_DMA_IER</a></div><div class="ttdeci">WoReg CRCCU_DMA_IER</div><div class="ttdoc">(Crccu Offset: 0x00000014) CRCCU DMA Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:47</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00099_html"><div class="ttname"><a href="a00099.html">Crccu</a></div><div class="ttdoc">Crccu hardware registers. </div><div class="ttdef"><b>Definition:</b> component_crccu.h:41</div></div>
<div class="ttc" id="a00099_html_a757078f37e094d1fd955335d857a82e0"><div class="ttname"><a href="a00099.html#a757078f37e094d1fd955335d857a82e0">Crccu::CRCCU_IMR</a></div><div class="ttdeci">RoReg CRCCU_IMR</div><div class="ttdoc">(Crccu Offset: 0x00000048) CRCCU Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:57</div></div>
<div class="ttc" id="a00099_html_ae92835414ac73123d4e4efacc2463981"><div class="ttname"><a href="a00099.html#ae92835414ac73123d4e4efacc2463981">Crccu::CRCCU_DMA_EN</a></div><div class="ttdeci">WoReg CRCCU_DMA_EN</div><div class="ttdoc">(Crccu Offset: 0x00000008) CRCCU DMA Enable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:44</div></div>
<div class="ttc" id="a00099_html_a5df5786c8418c9b4011bc1e4d969d8a0"><div class="ttname"><a href="a00099.html#a5df5786c8418c9b4011bc1e4d969d8a0">Crccu::CRCCU_MR</a></div><div class="ttdeci">RwReg CRCCU_MR</div><div class="ttdoc">(Crccu Offset: 0x00000038) CRCCU Mode Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:53</div></div>
<div class="ttc" id="a00099_html_ab9c3b6afe9cbaf35632d976e2f732d67"><div class="ttname"><a href="a00099.html#ab9c3b6afe9cbaf35632d976e2f732d67">Crccu::CRCCU_DMA_IMR</a></div><div class="ttdeci">RoReg CRCCU_DMA_IMR</div><div class="ttdoc">(Crccu Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:49</div></div>
<div class="ttc" id="a00099_html_a919c845fe8e615a2439eee2cddad6141"><div class="ttname"><a href="a00099.html#a919c845fe8e615a2439eee2cddad6141">Crccu::CRCCU_ISR</a></div><div class="ttdeci">RoReg CRCCU_ISR</div><div class="ttdoc">(Crccu Offset: 0x0000004C) CRCCU Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:58</div></div>
<div class="ttc" id="a00099_html_ad357bcce750a70448c2984752b8dd956"><div class="ttname"><a href="a00099.html#ad357bcce750a70448c2984752b8dd956">Crccu::CRCCU_DMA_SR</a></div><div class="ttdeci">RoReg CRCCU_DMA_SR</div><div class="ttdoc">(Crccu Offset: 0x00000010) CRCCU DMA Status Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:46</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00099_html_adf73eb120dddb3f84ee39d0cfbeb0077"><div class="ttname"><a href="a00099.html#adf73eb120dddb3f84ee39d0cfbeb0077">Crccu::CRCCU_DSCR</a></div><div class="ttdeci">RwReg CRCCU_DSCR</div><div class="ttdoc">(Crccu Offset: 0x00000000) CRCCU Descriptor Base Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:42</div></div>
<div class="ttc" id="a00099_html_af1d300b5a4d6e516ba42dfcd8fd9297f"><div class="ttname"><a href="a00099.html#af1d300b5a4d6e516ba42dfcd8fd9297f">Crccu::CRCCU_DMA_ISR</a></div><div class="ttdeci">RoReg CRCCU_DMA_ISR</div><div class="ttdoc">(Crccu Offset: 0x00000020) CRCCU DMA Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:50</div></div>
<div class="ttc" id="a00099_html_a6948922efbf25e752e5389cf619f41f8"><div class="ttname"><a href="a00099.html#a6948922efbf25e752e5389cf619f41f8">Crccu::CRCCU_IDR</a></div><div class="ttdeci">WoReg CRCCU_IDR</div><div class="ttdoc">(Crccu Offset: 0x00000044) CRCCU Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:56</div></div>
<div class="ttc" id="a00099_html_a7e00713152863cf83b20b7bcd55d8684"><div class="ttname"><a href="a00099.html#a7e00713152863cf83b20b7bcd55d8684">Crccu::CRCCU_IER</a></div><div class="ttdeci">WoReg CRCCU_IER</div><div class="ttdoc">(Crccu Offset: 0x00000040) CRCCU Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:55</div></div>
<div class="ttc" id="a00099_html_a115b06d3ed65c52f71439703dbc464f6"><div class="ttname"><a href="a00099.html#a115b06d3ed65c52f71439703dbc464f6">Crccu::CRCCU_DMA_IDR</a></div><div class="ttdeci">WoReg CRCCU_DMA_IDR</div><div class="ttdoc">(Crccu Offset: 0x00000018) CRCCU DMA Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:48</div></div>
<div class="ttc" id="a00099_html_afa43f9cf27bc8c92e55c30b66aa68997"><div class="ttname"><a href="a00099.html#afa43f9cf27bc8c92e55c30b66aa68997">Crccu::CRCCU_DMA_DIS</a></div><div class="ttdeci">WoReg CRCCU_DMA_DIS</div><div class="ttdoc">(Crccu Offset: 0x0000000C) CRCCU DMA Disable Register </div><div class="ttdef"><b>Definition:</b> component_crccu.h:45</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_43d57d06d537429faefae442f644baee.html">sam3s</a></li><li class="navelem"><a class="el" href="dir_8ffeb36a3f8931e8abdd6c652f5728da.html">include</a></li><li class="navelem"><a class="el" href="dir_2d3a04c392f8f53a9eb1402ef63ec7ba.html">component</a></li><li class="navelem"><b>component_crccu.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
