{"0.9.0":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"http://shtaxxx.github.io/flipSyrup/","keywords":"FPGA,Verilog HDL,Memory System Abstraction,IP-core,AMBA AXI4, FPGA-based Rapid Prototyping, Cycle-Accurate Simulation","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"flipsyrup","package_url":"https://pypi.org/project/flipsyrup/","platform":"UNKNOWN","project_url":"https://pypi.org/project/flipsyrup/","project_urls":{"Download":"UNKNOWN","Homepage":"http://shtaxxx.github.io/flipSyrup/"},"provides_extra":null,"release_url":"https://pypi.org/project/flipsyrup/0.9.0/","requires_dist":null,"requires_python":null,"summary":"Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms","version":"0.9.0","yanked":false,"yanked_reason":null},"last_serial":1304038,"urls":[{"comment_text":"","digests":{"blake2b_256":"50ae0e957d30bc8da8de88841c932229b35f43039ac9b96476b1eb9822ae5ace","md5":"a70d1e086447fc21e075560c2606c424","sha256":"55d9f5337881491a3c1c913e05c9050ff473aa760e0993c08e6743561c44dc11"},"downloads":-1,"filename":"flipsyrup-0.9.0.tar.gz","has_sig":false,"md5_digest":"a70d1e086447fc21e075560c2606c424","packagetype":"sdist","python_version":"source","requires_python":null,"size":159171,"upload_time":"2014-11-12T14:36:18","upload_time_iso_8601":"2014-11-12T14:36:18.301858Z","url":"https://files.pythonhosted.org/packages/50/ae/0e957d30bc8da8de88841c932229b35f43039ac9b96476b1eb9822ae5ace/flipsyrup-0.9.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}