/*
 * s2mf301-muic-hv.h - MUIC for the Samsung s2mf301
 *
 * Copyright (C) 2019 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 */

#ifndef __S2MF301_MUIC_HV_H__
#define __S2MF301_MUIC_HV_H__

#define MUIC_HV_DEV_NAME		"muic-s2mf301-hv"

/* S2MF301 AFC_INT register (0x00) */
#define S2MF301_AFC_INT_MRxRdy_SHIFT        7
#define S2MF301_AFC_INT_MRxPerr_SHIFT       6
#define S2MF301_AFC_INT_MRxTrf_SHIFT        5
#define S2MF301_AFC_INT_MRxBufOw_SHIFT      4
#define S2MF301_AFC_INT_MPNack_SHIFT        3
#define S2MF301_AFC_INT_DNRes_SHIFT         2
#define S2MF301_AFC_INT_VDNMon_SHIFT        1
#define S2MF301_AFC_INT_AFC_LOOP_SHIFT      0

#define S2MF301_AFC_INT_MRxRdy_MASK         (0x1 << S2MF301_AFC_INT_MRxRdy_SHIFT)
#define S2MF301_AFC_INT_MRxPerr_MASK        (0x1 << S2MF301_AFC_INT_MRxPerr_SHIFT)
#define S2MF301_AFC_INT_MRxTrf_MASK         (0x1 << S2MF301_AFC_INT_MRxTrf_SHIFT)
#define S2MF301_AFC_INT_MRxBufOw_MASK       (0x1 << S2MF301_AFC_INT_MRxBufOw_SHIFT)
#define S2MF301_AFC_INT_MPNack_MASK         (0x1 << S2MF301_AFC_INT_MPNack_SHIFT)
#define S2MF301_AFC_INT_DNRes_MASK          (0x1 << S2MF301_AFC_INT_DNRes_SHIFT)
#define S2MF301_AFC_INT_VDNMon_MASK         (0x1 << S2MF301_AFC_INT_VDNMon_SHIFT)
#define S2MF301_AFC_INT_AFC_LOOP_MASK       (0x1 << S2MF301_AFC_INT_AFC_LOOP_SHIFT)

/* S2MF301 AFC_INT_MASK register (0x02) */
#define S2MF301_AFC_INT_MASK_MRxRdy_SHIFT        7
#define S2MF301_AFC_INT_MASK_MRxPerr_SHIFT       6
#define S2MF301_AFC_INT_MASK_MRxTrf_SHIFT        5
#define S2MF301_AFC_INT_MASK_MRxBufOw_SHIFT      4
#define S2MF301_AFC_INT_MASK_MPNack_SHIFT        3
#define S2MF301_AFC_INT_MASK_DNRes_SHIFT         2
#define S2MF301_AFC_INT_MASK_VDNMon_SHIFT        1
#define S2MF301_AFC_INT_MASK_AFC_LOOP_SHIFT      0

#define S2MF301_AFC_INT_MASK_MRxRdy_MASK         (0x1 << S2MF301_AFC_INT_MASK_MRxRdy_SHIFT)
#define S2MF301_AFC_INT_MASK_MRxPerr_MASK        (0x1 << S2MF301_AFC_INT_MASK_MRxPerr_SHIFT)
#define S2MF301_AFC_INT_MASK_MRxTrf_MASK         (0x1 << S2MF301_AFC_INT_MASK_MRxTrf_SHIFT)
#define S2MF301_AFC_INT_MASK_MRxBufOw_MASK       (0x1 << S2MF301_AFC_INT_MASK_MRxBufOw_SHIFT)
#define S2MF301_AFC_INT_MASK_MPNack_MASK         (0x1 << S2MF301_AFC_INT_MASK_MPNack_SHIFT)
#define S2MF301_AFC_INT_MASK_DNRes_MASK          (0x1 << S2MF301_AFC_INT_MASK_DNRes_SHIFT)
#define S2MF301_AFC_INT_MASK_VDNMon_MASK         (0x1 << S2MF301_AFC_INT_MASK_VDNMon_SHIFT)
#define S2MF301_AFC_INT_MASK_AFC_LOOP_MASK       (0x1 << S2MF301_AFC_INT_MASK_AFC_LOOP_SHIFT)

/* S2MF301 AFC_STATUS register (0x04)*/
#define S2MF301_MUIC_AFC_STATUS_RSVD1_SHIFT             7
#define S2MF301_MUIC_AFC_STATUS_MPNack_3OR_LATCH_SHIFT  6
#define S2MF301_MUIC_AFC_STATUS_DNRes_SHIFT             5
#define S2MF301_MUIC_AFC_STATUS_VDNMon_SHIFT            4
#define S2MF301_MUIC_AFC_STATUS_RSVD2_SHIFT             3
#define S2MF301_MUIC_AFC_STATUS_RSVD3_SHIFT             2
#define S2MF301_MUIC_AFC_STATUS_RSVD4_SHIFT             1
#define S2MF301_MUIC_AFC_STATUS_AFC_LOOP_OUT_SHIFT      0

#define S2MF301_MUIC_AFC_STATUS_RSVD1_MASK              (0x1 << S2MF301_MUIC_AFC_STATUS_RSVD1_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_MPNack_3OR_LATCH_MASK   (0x1 << S2MF301_MUIC_AFC_STATUS_MPNack_3OR_LATCH_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_DNRes_MASK              (0x1 << S2MF301_MUIC_AFC_STATUS_DNRes_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_VDNMon_MASK             (0x1 << S2MF301_MUIC_AFC_STATUS_VDNMon_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_RSVD2_MASK              (0x1 << S2MF301_MUIC_AFC_STATUS_RSVD2_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_RSVD3_MASK              (0x1 << S2MF301_MUIC_AFC_STATUS_RSVD3_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_RSVD4_MASK              (0x1 << S2MF301_MUIC_AFC_STATUS_RSVD4_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_AFC_LOOP_OUT_MASK       (0x1 << S2MF301_MUIC_AFC_STATUS_AFC_LOOP_OUT_SHIFT)

#define S2MF301_MUIC_AFC_STATUS_KILLER_CHECK_MASK	(0x3 << S2MF301_MUIC_AFC_STATUS_VDNMon_SHIFT)
#define S2MF301_MUIC_AFC_STATUS_KILLER_CHECK_SHIFT	(S2MF301_MUIC_AFC_STATUS_VDNMon_SHIFT)

/* S2MF301 AFC_CTRL1 register (0x08)*/
#define S2MF301_MUIC_AFC_CTRL1_AFC_EN_SHIFT             7
#define S2MF301_MUIC_AFC_CTRL1_CTRL_IDM_ON_SHIFT        6
#define S2MF301_MUIC_AFC_CTRL1_RSVD_SHIFT               5
#define S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT           3
#define S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT           1
#define S2MF301_MUIC_AFC_CTRL1_DPDNVd_EN_SHIFT          0

#define S2MF301_MUIC_AFC_CTRL1_AFC_EN_MASK              (0x1 << S2MF301_MUIC_AFC_CTRL1_AFC_EN_SHIFT)
#define S2MF301_MUIC_AFC_CTRL1_CTRL_IDM_ON_MASK         (0x1 << S2MF301_MUIC_AFC_CTRL1_CTRL_IDM_ON_SHIFT)
#define S2MF301_MUIC_AFC_CTRL1_RSVD_MASK                (0x1 << S2MF301_MUIC_AFC_CTRL1_RSVD_SHIFT)
#define S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_MASK            (0x3 << S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_MASK            (0x3 << S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_CTRL1_DPDNVd_EN_MASK           (0x1 << S2MF301_MUIC_AFC_CTRL1_DPDNVd_EN_SHIFT)

#define S2MF301_MUIC_AFC_DPDN_HIZ	(0x0)
#define S2MF301_MUIC_AFC_DPDN_GND	(0x1)
#define S2MF301_MUIC_AFC_DPDN_0p6V	(0x2)
#define S2MF301_MUIC_AFC_DPDN_3p3V	(0x3)

#define S2MF301_MUIC_AFC_DPVd_HIZ	(S2MF301_MUIC_AFC_DPDN_HIZ	<< S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DPVd_GND	(S2MF301_MUIC_AFC_DPDN_GND	<< S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DPVd_0p6V	(S2MF301_MUIC_AFC_DPDN_0p6V	<< S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DPVd_3p3V	(S2MF301_MUIC_AFC_DPDN_3p3V	<< S2MF301_MUIC_AFC_CTRL1_DPVd_SEL_SHIFT)

#define S2MF301_MUIC_AFC_DNVd_HIZ	(S2MF301_MUIC_AFC_DPDN_HIZ	<< S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DNVd_GND	(S2MF301_MUIC_AFC_DPDN_GND	<< S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DNVd_0p6V	(S2MF301_MUIC_AFC_DPDN_0p6V	<< S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT)
#define S2MF301_MUIC_AFC_DNVd_3p3V	(S2MF301_MUIC_AFC_DPDN_3p3V	<< S2MF301_MUIC_AFC_CTRL1_DNVd_SEL_SHIFT)

/* S2MF301 AFC_CTRL2 register (0x09)*/
#define S2MF301_MUIC_AFC_CTRL2_RST_DM_HIGH_100UI_START_SHIFT    7
#define S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DP_RESET_SHIFT          6
#define S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DM_RESET_SHIFT          5
#define S2MF301_MUIC_AFC_CTRL2_MPING_START_SHIFT                4
#define S2MF301_MUIC_AFC_CTRL2_MPING_TXDATA_START_SHIFT         3
#define S2MF301_MUIC_AFC_CTRL2_DNRESEN_SHIFT                    2
#define S2MF301_MUIC_AFC_CTRL2_DP06EN_SHIFT                     1
#define S2MF301_MUIC_AFC_CTRL2_MPING_RST_SHIFT                  0

#define S2MF301_MUIC_AFC_CTRL2_RST_DM_HIGH_100UI_START_MASK     (0x1 << S2MF301_MUIC_AFC_CTRL2_RST_DM_HIGH_100UI_START_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DP_RESET_MASK           (0x1 << S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DP_RESET_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DM_RESET_MASK           (0x1 << S2MF301_MUIC_AFC_CTRL2_QC_CMODE_DM_RESET_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_MPING_START_MASK                 (0x1 << S2MF301_MUIC_AFC_CTRL2_MPING_START_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_MPING_TXDATA_START_MASK          (0x1 << S2MF301_MUIC_AFC_CTRL2_MPING_TXDATA_START_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_DNRESEN_MASK                     (0x1 << S2MF301_MUIC_AFC_CTRL2_DNRESEN_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_DP06EN_MASK                      (0x1 << S2MF301_MUIC_AFC_CTRL2_DP06EN_SHIFT)
#define S2MF301_MUIC_AFC_CTRL2_MPING_RST_MASK                   (0x1 << S2MF301_MUIC_AFC_CTRL2_MPING_RST_SHIFT)

/* S2MF301 AFC_LOGIC_RDATA2 register (0x1C)*/
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_DPCOMP_OUT_SHIFT              7
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_SLAVE_ACK_VALUE_SHIFT    6
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_PARITY_ERR_SHIFT         5
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_RX_BYTE_NUM_SHIFT             4

#define S2MF301_MUIC_AFC_LOGIC_RDATA2_DPCOMP_OUT_MASK               (0x1 << S2MF301_MUIC_AFC_LOGIC_RDATA2_DPCOMP_OUT_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_SLAVE_ACK_VALUE_MASK     (0x1 << S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_SLAVE_ACK_VALUE_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_PARITY_ERR_MASK          (0x1 << S2MF301_MUIC_AFC_LOGIC_RDATA2_LAST_PARITY_ERR_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_RDATA2_RX_BYTE_NUM_MASK              (0x1 << S2MF301_MUIC_AFC_LOGIC_RDATA2_RX_BYTE_NUM_SHIFT)

/* S2MF301 AFC_LOGIC_CTRL1 register (0x1D)*/
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_MPING_NUM_SHIFT        5
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_ERR_PARITY_RX_SLAVE_EN_SHIFT  4
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_INTERVAL_512UI_EN_SHIFT       3
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_RST_EN_SHIFT           2
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_DM_HIGH_REG_RST_EN_SHIFT      1
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_DETACH_RST_EN_SHIFT           0

#define S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_MPING_NUM_MASK         (0x7 << S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_MPING_NUM_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_ERR_PARITY_RX_SLAVE_EN_MASK   (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL1_ERR_PARITY_RX_SLAVE_EN_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_INTERVAL_512UI_EN_MASK        (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL1_INTERVAL_512UI_EN_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_RST_EN_MASK            (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL1_NO_RES_RST_EN_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_DM_HIGH_REG_RST_EN_MASK       (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL1_DM_HIGH_REG_RST_EN_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL1_DETACH_RST_EN_MASK            (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL1_DETACH_RST_EN_SHIFT)

/* S2MF301 AFC_LOGIC_CTRL2 register (0x1E)*/
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_REG_AFC_RST_SHIFT              7
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_REQUEST_OTP_REDUMP_SHIFT   6
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_UI_MASTER_SLAVE_SEL_SHIFT      5
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_EN_VDM0P6_SHIFT                4
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_LOOP_SHIFT                 3
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_SEL_PROTOCOL_SW_ON_SHIFT    2
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_COMPHYS_SHIFT               0

#define S2MF301_MUIC_AFC_LOGIC_CTRL2_REG_AFC_RST_MASK               (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_REG_AFC_RST_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_REQUEST_OTP_REDUMP_MASK    (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_REQUEST_OTP_REDUMP_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_UI_MASTER_SLAVE_SEL_MASK       (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_UI_MASTER_SLAVE_SEL_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_EN_VDM0P6_MASK                 (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_EN_VDM0P6_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_LOOP_MASK                  (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_AFC_LOOP_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_SEL_PROTOCOL_SW_ON_MASK     (0x1 << S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_SEL_PROTOCOL_SW_ON_SHIFT)
#define S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_COMPHYS_MASK                (0x3 << S2MF301_MUIC_AFC_LOGIC_CTRL2_RX_COMPHYS_SHIFT)

/* S2MF301 QC30_DP_STEP register (0x20)*/
#define S2MF301_MUIC_QC30_DP_STEP_QC30_DP_START_SHIFT     7
#define S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DP_STEP_SHIFT   0

#define S2MF301_MUIC_QC30_DP_STEP_QC30_DP_START_MASK      (0x1 << S2MF301_MUIC_QC30_DP_STEP_QC30_DP_START_SHIFT)
#define S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DP_STEP_MASK    (0x1 << S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DP_STEP_SHIFT)

/* S2MF301 QC30_DM_STEP register (0x21)*/
#define S2MF301_MUIC_QC30_DP_STEP_QC30_DM_START_SHIFT     7
#define S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DM_STEP_SHIFT   0

#define S2MF301_MUIC_QC30_DP_STEP_QC30_DM_START_MASK      (0x1 << S2MF301_MUIC_QC30_DP_STEP_QC30_DM_START_SHIFT)
#define S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DM_STEP_MASK    (0x1 << S2MF301_MUIC_QC30_DP_STEP_QC_CONT_DM_STEP_SHIFT)

/* S2MF301 AFC_MONITOR register (0x22)*/
#define S2MF301_MUIC_AFC_MONITOR_AFC_MONITOR_SHIFT     0

#define S2MF301_MUIC_AFC_MONITOR_AFC_MONITOR_MASK      (0x7F << S2MF301_MUIC_AFC_MONITOR_AFC_MONITOR_SHIFT)

/* S2MF301 AFC_OTP0 register (0x26)*/
#define S2MF301_MUIC_AFC_OTP0_DEB_SEL_SHIFT             6
#define S2MF301_MUIC_AFC_OTP0_LDO_AFC_ON_SHIFT          5
#define S2MF301_MUIC_AFC_OTP0_LDO_AFC_SEL_SHIFT         0

#define S2MF301_MUIC_AFC_OTP0_DEB_SEL_MASK              (0x1 << S2MF301_MUIC_AFC_OTP0_DEB_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP0_LDO_AFC_ON_MASK           (0x1 << S2MF301_MUIC_AFC_OTP0_LDO_AFC_ON_SHIFT)
#define S2MF301_MUIC_AFC_OTP0_LDO_AFC_SEL_MASK          (0x1F << S2MF301_MUIC_AFC_OTP0_LDO_AFC_SEL_SHIFT)

/* S2MF301 AFC_OTP1 register (0x27)*/
#define S2MF301_MUIC_AFC_OTP1_FC_TRIM_5U_SHIFT          1
#define S2MF301_MUIC_AFC_OTP1_RX_FIT_TRIM_SHIFT         0

#define S2MF301_MUIC_AFC_OTP1_FC_TRIM_5U_MASK           (0x1 << S2MF301_MUIC_AFC_OTP1_FC_TRIM_5U_SHIFT)
#define S2MF301_MUIC_AFC_OTP1_RX_FIT_TRIM_MASK          (0x7F << S2MF301_MUIC_AFC_OTP1_RX_FIT_TRIM_SHIFT)

/* S2MF301 AFC_OTP2 register (0x28)*/
#define S2MF301_MUIC_AFC_OTP2_QC_PULSE_SHIFT            6
#define S2MF301_MUIC_AFC_OTP2_DRVP_TRIM_SHIFT           3
#define S2MF301_MUIC_AFC_OTP2_DRVN_TRIM_SHIFT           0

#define S2MF301_MUIC_AFC_OTP2_QC_PULSE_MASK             (0x1 << S2MF301_MUIC_AFC_OTP2_QC_PULSE_SHIFT)
#define S2MF301_MUIC_AFC_OTP2_DRVP_TRIM_MASK            (0x7 << S2MF301_MUIC_AFC_OTP2_DRVP_TRIM_SHIFT)
#define S2MF301_MUIC_AFC_OTP2_DRVN_TRIM_MASK            (0x7 << S2MF301_MUIC_AFC_OTP2_DRVN_TRIM_SHIFT)

/* S2MF301 AFC_OTP3 register (0x29)*/
#define S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_SHIFT        5
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT       0

#define S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_MASK         (0x7 << S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_MASK        (0x1F << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)

#define S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_0p5V         (0x1 << S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_0p4V         (0x2 << S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_0p3V         (0x4 << S2MF301_MUIC_AFC_OTP3_COMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_0p6V        (0x1 << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_0p55V       (0x2 << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_0p5V        (0x4 << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_1p2V        (0x8 << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_1p65V       (0x10 << S2MF301_MUIC_AFC_OTP3_HCOMP_REF_SEL_SHIFT)

/* S2MF301 AFC_OTP5 register (0x2B)*/
#define S2MF301_MUIC_AFC_OTP5_SLV_SEL_SHIFT                 7
#define S2MF301_MUIC_AFC_OTP5_SLV_FREE_SHIFT                6
#define S2MF301_MUIC_AFC_OTP5_AFC_RXCOMP_VREF_SEL_SHIFT     4
#define S2MF301_MUIC_AFC_OTP5_DNRES_WINDOW_ALWAYS_ON_SHIFT  3
#define S2MF301_MUIC_AFC_OTP5_T_RES_DETECT_SHIFT            0

#define S2MF301_MUIC_AFC_OTP5_SLV_SEL_MASK                  (0x1 << S2MF301_MUIC_AFC_OTP5_SLV_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP5_SLV_FREE_MASK                 (0x1 << S2MF301_MUIC_AFC_OTP5_SLV_FREE_SHIFT)
#define S2MF301_MUIC_AFC_OTP5_AFC_RXCOMP_VREF_SEL_MASK      (0x3 << S2MF301_MUIC_AFC_OTP5_AFC_RXCOMP_VREF_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP5_DNRES_WINDOW_ALWAYS_ON_MASK   (0x1 << S2MF301_MUIC_AFC_OTP5_DNRES_WINDOW_ALWAYS_ON_SHIFT)
#define S2MF301_MUIC_AFC_OTP5_T_RES_DETECT_MASK             (0x7 << S2MF301_MUIC_AFC_OTP5_T_RES_DETECT_SHIFT)

/* S2MF301 AFC_OTP6 register (0x2C)*/
#define S2MF301_MUIC_AFC_OTP6_DIS_AFC_CKG_RST_SHIFT         7
#define S2MF301_MUIC_AFC_OTP6_CTRL_IDM_ON_REG_SEL_SHIFT     6
#define S2MF301_MUIC_AFC_OTP6_UI_MARGIN_OFF_SHIFT           5
#define S2MF301_MUIC_AFC_OTP6_DBNC_NOT_SHIFT                4
#define S2MF301_MUIC_AFC_OTP6_DN_IN_DNBC_SEL_SHIFT          2
#define S2MF301_MUIC_AFC_OTP6_16UI_CNT_SEL_SHIFT            0

#define S2MF301_MUIC_AFC_OTP6_DIS_AFC_CKG_RST_MASK          (0x1 << S2MF301_MUIC_AFC_OTP6_DIS_AFC_CKG_RST_SHIFT)
#define S2MF301_MUIC_AFC_OTP6_CTRL_IDM_ON_REG_SEL_MASK      (0x1 << S2MF301_MUIC_AFC_OTP6_CTRL_IDM_ON_REG_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP6_UI_MARGIN_OFF_MASK            (0x1 << S2MF301_MUIC_AFC_OTP6_UI_MARGIN_OFF_SHIFT)
#define S2MF301_MUIC_AFC_OTP6_DBNC_NOT_MASK                 (0x1 << S2MF301_MUIC_AFC_OTP6_DBNC_NOT_SHIFT)
#define S2MF301_MUIC_AFC_OTP6_DN_IN_DNBC_SEL_MASK           (0x3 << S2MF301_MUIC_AFC_OTP6_DN_IN_DNBC_SEL_SHIFT)
#define S2MF301_MUIC_AFC_OTP6_16UI_CNT_SEL_MASK             (0x3 << S2MF301_MUIC_AFC_OTP6_16UI_CNT_SEL_SHIFT)

#define S2MF301_TX_BYTE_5V 0x0
#define S2MF301_TX_BYTE_6V 0x1
#define S2MF301_TX_BYTE_7V 0x2
#define S2MF301_TX_BYTE_8V 0x3
#define S2MF301_TX_BYTE_9V 0x4
#define S2MF301_TX_BYTE_10V 0x5
#define S2MF301_TX_BYTE_11V 0x6
#define S2MF301_TX_BYTE_12V 0x7
#define S2MF301_TX_BYTE_13V 0x8
#define S2MF301_TX_BYTE_14V 0x9
#define S2MF301_TX_BYTE_15V 0xA
#define S2MF301_TX_BYTE_16V 0xB
#define S2MF301_TX_BYTE_17V 0xC
#define S2MF301_TX_BYTE_18V 0xD
#define S2MF301_TX_BYTE_19V 0xE
#define S2MF301_TX_BYTE_20V 0xF

#define S2MF301_TX_BYTE_0p75A 0x0
#define S2MF301_TX_BYTE_0p90A 0x1
#define S2MF301_TX_BYTE_1p05A 0x2
#define S2MF301_TX_BYTE_1p20A 0x3
#define S2MF301_TX_BYTE_1p35A 0x4
#define S2MF301_TX_BYTE_1p50A 0x5
#define S2MF301_TX_BYTE_1p65A 0x6
#define S2MF301_TX_BYTE_1p80A 0x7
#define S2MF301_TX_BYTE_1p95A 0x8
#define S2MF301_TX_BYTE_2p10A 0x9
#define S2MF301_TX_BYTE_2p25A 0xA
#define S2MF301_TX_BYTE_2p40A 0xB
#define S2MF301_TX_BYTE_2p55A 0xC
#define S2MF301_TX_BYTE_2p70A 0xD
#define S2MF301_TX_BYTE_2p85A 0xE
#define S2MF301_TX_BYTE_3p00A 0xF

#if IS_ENABLED(CONFIG_HV_MUIC_S2MF301_AFC)
struct s2mf301_muic_data;
extern int s2mf301_hv_muic_init(struct s2mf301_muic_data *muic_data);
extern void s2mf301_hv_muic_remove(struct s2mf301_muic_data *muic_data);
extern muic_attached_dev_t s2mf301_hv_muic_check_id_err(struct s2mf301_muic_data *muic_data,
		muic_attached_dev_t new_dev);
#ifdef CONFIG_HV_MUIC_VOLTAGE_CTRL
extern int muic_afc_set_voltage(int vol);
extern int muic_afc_get_voltage(void);
#endif /* CONFIG_HV_MUIC_VOLTAGE_CTRL */
#endif /* CONFIG_HV_MUIC_S2MF301_AFC */
#endif /* __S2MF301_MUIC_HV_H__ */
