Analysis & Synthesis report for getting-started
Mon May 13 23:03:49 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated
 17. Source assignments for bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated
 18. Parameter Settings for User Entity Instance: V_Sync:inst5
 19. Parameter Settings for User Entity Instance: pll:inst2|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: H_Sync:inst6
 21. Parameter Settings for User Entity Instance: Display_Ready:inst7
 22. Parameter Settings for User Entity Instance: bram2:inst17|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: bram2:inst11|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult2
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 13 23:03:49 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; getting-started                                ;
; Top-level Entity Name              ; getting-started                                ;
; Family                             ; Cyclone IV GX                                  ;
; Total logic elements               ; 1,169                                          ;
;     Total combinational functions  ; 1,157                                          ;
;     Dedicated logic registers      ; 174                                            ;
; Total registers                    ; 174                                            ;
; Total pins                         ; 28                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 5,529,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total GXB Receiver Channel PCS     ; 0                                              ;
; Total GXB Receiver Channel PMA     ; 0                                              ;
; Total GXB Transmitter Channel PCS  ; 0                                              ;
; Total GXB Transmitter Channel PMA  ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31I7    ;                    ;
; Top-level entity name                                            ; getting-started    ; getting-started    ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Auto RAM to Logic Cell Conversion                                ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; output_files/getting-started.bdf ; yes             ; User Block Diagram/Schematic File  ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf         ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v                                    ;         ;
; output_files/VS_Counter.v        ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v                ;         ;
; output_files/HS_Counter.v        ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v                ;         ;
; output_files/V_Sync.v            ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v                    ;         ;
; output_files/H_Sync.v            ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v                    ;         ;
; output_files/Display_Ready.v     ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v             ;         ;
; output_files/AssignRGBToPins.v   ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/AssignRGBToPins.v           ;         ;
; bram2.v                          ; yes             ; User Wizard-Generated File         ; C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v                                  ;         ;
; AddressDisplayLogic.v            ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/AddressDisplayLogic.v                    ;         ;
; ColorScaler.v                    ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v                            ;         ;
; DoubbleBuffer.v                  ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v                          ;         ;
; BouncingBall.v                   ; yes             ; User Verilog HDL File              ; C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/birdp/main-data/hdev/fpga-gpu/db/pll_altpll.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_eof1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf                   ;         ;
; db/decode_b2b.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_b2b.tdf                        ;         ;
; db/decode_4ea.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_4ea.tdf                        ;         ;
; db/mux_ssb.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/birdp/main-data/hdev/fpga-gpu/db/mux_ssb.tdf                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc          ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf          ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc           ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc          ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc           ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc          ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc        ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc      ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc    ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf          ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+--------------------------+------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                        ;
+--------------------------+------------------------------------------------------------------------------+
; I/O pins                 ; 28                                                                           ;
; Total memory bits        ; 5529600                                                                      ;
;                          ;                                                                              ;
; DSP block 9-bit elements ; 0                                                                            ;
;                          ;                                                                              ;
; Total PLLs               ; 1                                                                            ;
;     -- PLLs              ; 1                                                                            ;
;                          ;                                                                              ;
; Maximum fan-out node     ; pll:inst2|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 794                                                                          ;
; Total fan-out            ; 16056                                                                        ;
; Average fan-out          ; 7.75                                                                         ;
+--------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |getting-started                          ; 1157 (0)            ; 174 (0)                   ; 5529600     ; 0            ; 0       ; 0         ; 0         ; 28   ; 0            ; |getting-started                                                                                                    ; getting-started     ; work         ;
;    |AddressDisplayLogic:inst12|           ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|AddressDisplayLogic:inst12                                                                         ; AddressDisplayLogic ; work         ;
;    |BouncingBall:inst|                    ; 301 (301)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|BouncingBall:inst                                                                                  ; BouncingBall        ; work         ;
;    |ColorScaler:inst14|                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14                                                                                 ; ColorScaler         ; work         ;
;       |lpm_mult:Mult0|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult0                                                                  ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult0|multcore:mult_core                                               ; multcore            ; work         ;
;       |lpm_mult:Mult1|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult1                                                                  ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult1|multcore:mult_core                                               ; multcore            ; work         ;
;       |lpm_mult:Mult2|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult2                                                                  ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|ColorScaler:inst14|lpm_mult:Mult2|multcore:mult_core                                               ; multcore            ; work         ;
;    |Display_Ready:inst7|                  ; 36 (36)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|Display_Ready:inst7                                                                                ; Display_Ready       ; work         ;
;    |DoubbleBuffer:inst18|                 ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|DoubbleBuffer:inst18                                                                               ; DoubbleBuffer       ; work         ;
;    |HS_Counter:inst4|                     ; 16 (16)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|HS_Counter:inst4                                                                                   ; HS_Counter          ; work         ;
;    |H_Sync:inst6|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|H_Sync:inst6                                                                                       ; H_Sync              ; work         ;
;    |VS_Counter:inst3|                     ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|VS_Counter:inst3                                                                                   ; VS_Counter          ; work         ;
;    |V_Sync:inst5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|V_Sync:inst5                                                                                       ; V_Sync              ; work         ;
;    |bram2:inst11|                         ; 272 (0)             ; 12 (0)                    ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11                                                                                       ; bram2               ; work         ;
;       |altsyncram:altsyncram_component|   ; 272 (0)             ; 12 (0)                    ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_eof1:auto_generated| ; 272 (0)             ; 12 (12)                   ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated                        ; altsyncram_eof1     ; work         ;
;             |decode_4ea:rden_decode|      ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_4ea:rden_decode ; decode_4ea          ; work         ;
;             |decode_b2b:decode3|          ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_b2b:decode3     ; decode_b2b          ; work         ;
;             |mux_ssb:mux2|                ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|mux_ssb:mux2           ; mux_ssb             ; work         ;
;    |bram2:inst17|                         ; 272 (0)             ; 12 (0)                    ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17                                                                                       ; bram2               ; work         ;
;       |altsyncram:altsyncram_component|   ; 272 (0)             ; 12 (0)                    ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_eof1:auto_generated| ; 272 (0)             ; 12 (12)                   ; 2764800     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated                        ; altsyncram_eof1     ; work         ;
;             |decode_4ea:rden_decode|      ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_4ea:rden_decode ; decode_4ea          ; work         ;
;             |decode_b2b:decode3|          ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_b2b:decode3     ; decode_b2b          ; work         ;
;             |mux_ssb:mux2|                ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|mux_ssb:mux2           ; mux_ssb             ; work         ;
;    |pll:inst2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|pll:inst2                                                                                          ; pll                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|pll:inst2|altpll:altpll_component                                                                  ; altpll              ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |getting-started|pll:inst2|altpll:altpll_component|pll_altpll:auto_generated                                        ; pll_altpll          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 307200       ; 9            ; --           ; --           ; 2764800 ; None ;
; bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 307200       ; 9            ; --           ; --           ; 2764800 ; None ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |getting-started|pll:inst2    ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |getting-started|bram2:inst11 ; bram2.v         ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |getting-started|bram2:inst17 ; bram2.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; DoubbleBuffer:inst18|data_1[6]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[6]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[7]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[7]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[8]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[8]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[3]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[3]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[4]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[4]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[5]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[5]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[0]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[0]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[1]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[1]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_1[2]                      ; BouncingBall:inst|swap ; yes                    ;
; DoubbleBuffer:inst18|data_2[2]                      ; BouncingBall:inst|swap ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; BouncingBall:inst|data[7,8]            ; Merged with BouncingBall:inst|data[6]  ;
; BouncingBall:inst|data[4,5]            ; Merged with BouncingBall:inst|data[3]  ;
; BouncingBall:inst|data[1,2]            ; Merged with BouncingBall:inst|data[0]  ;
; BouncingBall:inst|dy[0]                ; Stuck at VCC due to stuck port data_in ;
; BouncingBall:inst|dx[0]                ; Stuck at VCC due to stuck port data_in ;
; BouncingBall:inst|dy[1..4,6..29]       ; Merged with BouncingBall:inst|dy[5]    ;
; BouncingBall:inst|y[0]                 ; Merged with BouncingBall:inst|x[0]     ;
; BouncingBall:inst|dy[31]               ; Merged with BouncingBall:inst|dy[30]   ;
; BouncingBall:inst|dx[2..29]            ; Merged with BouncingBall:inst|dx[1]    ;
; BouncingBall:inst|dx[31]               ; Merged with BouncingBall:inst|dx[30]   ;
; BouncingBall:inst|dy[30]               ; Merged with BouncingBall:inst|dy[5]    ;
; BouncingBall:inst|dx[30]               ; Merged with BouncingBall:inst|dx[1]    ;
; BouncingBall:inst|cnt[0]               ; Merged with HS_Counter:inst4|count[0]  ;
; BouncingBall:inst|cnt[1]               ; Merged with HS_Counter:inst4|count[1]  ;
; BouncingBall:inst|cnt[19..31]          ; Lost fanout                            ;
; Total Number of Removed Registers = 84 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 174   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; BouncingBall:inst|x[8]                 ; 3       ;
; BouncingBall:inst|x[6]                 ; 3       ;
; BouncingBall:inst|y[7]                 ; 3       ;
; BouncingBall:inst|y[6]                 ; 3       ;
; BouncingBall:inst|y[5]                 ; 3       ;
; BouncingBall:inst|y[4]                 ; 3       ;
; BouncingBall:inst|dy[5]                ; 32      ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                      ;
+----------------------------------------------+----------+---------------------+
; Node                                         ; Action   ; Reason              ;
+----------------------------------------------+----------+---------------------+
; BouncingBall:inst|Add1~0                     ; Modified ; Timing optimization ;
; BouncingBall:inst|Add1~1                     ; Modified ; Timing optimization ;
; BouncingBall:inst|Add8~1                     ; Modified ; Timing optimization ;
; BouncingBall:inst|Add10~0                    ; Modified ; Timing optimization ;
; BouncingBall:inst|always4~1                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~3                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~4                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~5                  ; Modified ; Timing optimization ;
; BouncingBall:inst|always4~5_RESYN158_BDD159  ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~5_RESYN160_BDD161  ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~5_RESYN162_BDD163  ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~7                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~8                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~9                  ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~10                 ; Modified ; Timing optimization ;
; BouncingBall:inst|always4~10_RESYN164_BDD165 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~10_RESYN166_BDD167 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~10_RESYN168_BDD169 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~11                 ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~12                 ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~13                 ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~14                 ; Modified ; Timing optimization ;
; BouncingBall:inst|always4~14_RESYN180_BDD181 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~14_RESYN182_BDD183 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~14_RESYN184_BDD185 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~14_RESYN186_BDD187 ; Created  ; Timing optimization ;
; BouncingBall:inst|always4~19                 ; Deleted  ; Timing optimization ;
; BouncingBall:inst|always4~20                 ; Modified ; Timing optimization ;
; BouncingBall:inst|always4~20_RESYN170_BDD171 ; Created  ; Timing optimization ;
; DoubbleBuffer:inst18|addr_1[7]~13            ; Modified ; Timing optimization ;
; DoubbleBuffer:inst18|addr_2[7]~13            ; Modified ; Timing optimization ;
; H_Sync:inst6|LessThan1~0                     ; Deleted  ; Timing optimization ;
; H_Sync:inst6|LessThan1~0_wirecell            ; Modified ; Timing optimization ;
; VS_Counter:inst3|Add0~1                      ; Modified ; Timing optimization ;
; VS_Counter:inst3|count~3                     ; Modified ; Timing optimization ;
; V_Sync:inst5|LessThan1~0                     ; Deleted  ; Timing optimization ;
; V_Sync:inst5|LessThan1~0_wirecell            ; Modified ; Timing optimization ;
+----------------------------------------------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |getting-started|AddressDisplayLogic:inst12|output_r[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: V_Sync:inst5 ;
+----------------+------------+-----------------------------+
; Parameter Name ; Value      ; Type                        ;
+----------------+------------+-----------------------------+
; LOWER_LIMIT    ; 0000000000 ; Unsigned Binary             ;
; UPPER_LIMIT    ; 0000000001 ; Unsigned Binary             ;
+----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2000                  ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX         ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: H_Sync:inst6 ;
+----------------+------------+-----------------------------+
; Parameter Name ; Value      ; Type                        ;
+----------------+------------+-----------------------------+
; LOWER_LIMIT    ; 0000000000 ; Unsigned Binary             ;
; UPPER_LIMIT    ; 0001011111 ; Unsigned Binary             ;
+----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display_Ready:inst7 ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; LOWER_LIMIT1   ; 0010001111 ; Unsigned Binary                    ;
; UPPER_LIMIT1   ; 1100001110 ; Unsigned Binary                    ;
; LOWER_LIMIT2   ; 0000100011 ; Unsigned Binary                    ;
; UPPER_LIMIT2   ; 1000000010 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram2:inst17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_eof1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram2:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_eof1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult0   ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3             ; Untyped             ;
; LPM_WIDTHB                                     ; 7             ; Untyped             ;
; LPM_WIDTHP                                     ; 10            ; Untyped             ;
; LPM_WIDTHR                                     ; 10            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult1   ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3             ; Untyped             ;
; LPM_WIDTHB                                     ; 7             ; Untyped             ;
; LPM_WIDTHP                                     ; 10            ; Untyped             ;
; LPM_WIDTHR                                     ; 10            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ColorScaler:inst14|lpm_mult:Mult2   ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3             ; Untyped             ;
; LPM_WIDTHB                                     ; 7             ; Untyped             ;
; LPM_WIDTHP                                     ; 10            ; Untyped             ;
; LPM_WIDTHR                                     ; 10            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; bram2:inst17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 9                                            ;
;     -- NUMWORDS_A                         ; 307200                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; bram2:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 9                                            ;
;     -- NUMWORDS_A                         ; 307200                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 3                                 ;
; Entity Instance                       ; ColorScaler:inst14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 10                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; ColorScaler:inst14|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 3                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 10                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; ColorScaler:inst14|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 3                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 10                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 174                         ;
;     ENA               ; 10                          ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 20                          ;
;     plain             ; 124                         ;
; cycloneiii_lcell_comb ; 1157                        ;
;     arith             ; 267                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 121                         ;
;     normal            ; 890                         ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 715                         ;
; cycloneiii_ram_block  ; 684                         ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.80                        ;
; Average LUT depth     ; 5.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon May 13 23:03:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file output_files/getting-started.bdf
    Info (12023): Found entity 1: getting-started
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vs_counter.v
    Info (12023): Found entity 1: VS_Counter File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/hs_counter.v
    Info (12023): Found entity 1: HS_Counter File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/v_sync.v
    Info (12023): Found entity 1: V_Sync File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/h_sync.v
    Info (12023): Found entity 1: H_Sync File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/display_ready.v
    Info (12023): Found entity 1: Display_Ready File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/assignrgbtopins.v
    Info (12023): Found entity 1: AssignRGBToPins File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/AssignRGBToPins.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/displaylines.v
    Info (12023): Found entity 1: DisplayLines File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.v
    Info (12023): Found entity 1: FrameBuffer File: C:/Users/birdp/main-data/hdev/fpga-gpu/FrameBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/testbuffer.v
    Info (12023): Found entity 1: TestBuffer File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/TestBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bram2.v
    Info (12023): Found entity 1: bram2 File: C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file addressdisplaylogic.v
    Info (12023): Found entity 1: AddressDisplayLogic File: C:/Users/birdp/main-data/hdev/fpga-gpu/AddressDisplayLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbufferframe.v
    Info (12023): Found entity 1: TestBufferFrame File: C:/Users/birdp/main-data/hdev/fpga-gpu/TestBufferFrame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colorscaler.v
    Info (12023): Found entity 1: ColorScaler File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file doubblebuffer.v
    Info (12023): Found entity 1: DoubbleBuffer File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bouncingball.v
    Info (12023): Found entity 1: BouncingBall File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 1
Info (12127): Elaborating entity "getting-started" for the top level hierarchy
Info (12128): Elaborating entity "V_Sync" for hierarchy "V_Sync:inst5"
Warning (10235): Verilog HDL Always Construct warning at V_Sync.v(13): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v Line: 13
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst2|altpll:altpll_component" File: C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll:inst2|altpll:altpll_component" File: C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v Line: 91
Info (12133): Instantiated megafunction "pll:inst2|altpll:altpll_component" with the following parameter: File: C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst2|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VS_Counter" for hierarchy "VS_Counter:inst3"
Warning (10230): Verilog HDL assignment warning at VS_Counter.v(16): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v Line: 16
Info (12128): Elaborating entity "HS_Counter" for hierarchy "HS_Counter:inst4"
Warning (10230): Verilog HDL assignment warning at HS_Counter.v(17): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v Line: 17
Info (12128): Elaborating entity "H_Sync" for hierarchy "H_Sync:inst6"
Warning (10235): Verilog HDL Always Construct warning at H_Sync.v(13): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v Line: 13
Info (12128): Elaborating entity "AssignRGBToPins" for hierarchy "AssignRGBToPins:inst8"
Info (12128): Elaborating entity "ColorScaler" for hierarchy "ColorScaler:inst14"
Warning (10230): Verilog HDL assignment warning at ColorScaler.v(10): truncated value with size 32 to match size of target (8) File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 10
Warning (10230): Verilog HDL assignment warning at ColorScaler.v(11): truncated value with size 32 to match size of target (8) File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 11
Warning (10230): Verilog HDL assignment warning at ColorScaler.v(12): truncated value with size 32 to match size of target (8) File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 12
Info (12128): Elaborating entity "AddressDisplayLogic" for hierarchy "AddressDisplayLogic:inst12"
Warning (10230): Verilog HDL assignment warning at AddressDisplayLogic.v(14): truncated value with size 32 to match size of target (19) File: C:/Users/birdp/main-data/hdev/fpga-gpu/AddressDisplayLogic.v Line: 14
Info (12128): Elaborating entity "Display_Ready" for hierarchy "Display_Ready:inst7"
Warning (10230): Verilog HDL assignment warning at Display_Ready.v(22): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v Line: 22
Warning (10230): Verilog HDL assignment warning at Display_Ready.v(29): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v Line: 29
Info (12128): Elaborating entity "DoubbleBuffer" for hierarchy "DoubbleBuffer:inst18"
Warning (10240): Verilog HDL Always Construct warning at DoubbleBuffer.v(40): inferring latch(es) for variable "data_1", which holds its previous value in one or more paths through the always construct File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at DoubbleBuffer.v(40): inferring latch(es) for variable "data_2", which holds its previous value in one or more paths through the always construct File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 40
Info (10041): Inferred latch for "data_2[0]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[1]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[2]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[3]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[4]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[5]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[6]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[7]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_2[8]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[0]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[1]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[2]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[3]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[4]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[5]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[6]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[7]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (10041): Inferred latch for "data_1[8]" at DoubbleBuffer.v(51) File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (12128): Elaborating entity "BouncingBall" for hierarchy "BouncingBall:inst"
Warning (10036): Verilog HDL or VHDL warning at BouncingBall.v(8): object "color_r" assigned a value but never read File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 8
Warning (10036): Verilog HDL or VHDL warning at BouncingBall.v(9): object "color_g" assigned a value but never read File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at BouncingBall.v(10): object "color_b" assigned a value but never read File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 10
Warning (10230): Verilog HDL assignment warning at BouncingBall.v(17): truncated value with size 32 to match size of target (19) File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 17
Warning (10230): Verilog HDL assignment warning at BouncingBall.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 36
Warning (10230): Verilog HDL assignment warning at BouncingBall.v(42): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 42
Warning (10230): Verilog HDL assignment warning at BouncingBall.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 51
Warning (10230): Verilog HDL assignment warning at BouncingBall.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v Line: 54
Info (12128): Elaborating entity "bram2" for hierarchy "bram2:inst17"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bram2:inst17|altsyncram:altsyncram_component" File: C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v Line: 86
Info (12130): Elaborated megafunction instantiation "bram2:inst17|altsyncram:altsyncram_component" File: C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v Line: 86
Info (12133): Instantiated megafunction "bram2:inst17|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf
    Info (12023): Found entity 1: altsyncram_eof1 File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_eof1" for hierarchy "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_b2b.tdf
    Info (12023): Found entity 1: decode_b2b File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_b2b.tdf Line: 23
Info (12128): Elaborating entity "decode_b2b" for hierarchy "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_b2b:decode3" File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4ea.tdf
    Info (12023): Found entity 1: decode_4ea File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_4ea.tdf Line: 23
Info (12128): Elaborating entity "decode_4ea" for hierarchy "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|decode_4ea:rden_decode" File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssb.tdf
    Info (12023): Found entity 1: mux_ssb File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/mux_ssb.tdf Line: 23
Info (12128): Elaborating entity "mux_ssb" for hierarchy "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|mux_ssb:mux2" File: C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf Line: 47
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ColorScaler:inst14|Mult0" File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 10
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ColorScaler:inst14|Mult1" File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ColorScaler:inst14|Mult2" File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 12
Info (12130): Elaborated megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0" File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 10
Info (12133): Instantiated megafunction "ColorScaler:inst14|lpm_mult:Mult0" with the following parameter: File: C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v Line: 10
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ColorScaler:inst14|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[7]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[6]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[8]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[6]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[7]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[6]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[8]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[6]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[4]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[3]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[5]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[3]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[4]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[3]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[5]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[3]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[1]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[0]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_1[2]" merged with LATCH primitive "DoubbleBuffer:inst18|data_1[0]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[1]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[0]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
    Info (13026): Duplicate LATCH primitive "DoubbleBuffer:inst18|data_2[2]" merged with LATCH primitive "DoubbleBuffer:inst18|data_2[0]" File: C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'getting-started.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000 BouncingBall:inst|cnt[18]
    Info (332111):    1.000 BouncingBall:inst|swap
    Info (332111):   20.000      clk-two
    Info (332111):   39.721 inst2|altpll_component|auto_generated|pll1|clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 764 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1950 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1237 logic cells
    Info (21064): Implemented 684 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5098 megabytes
    Info: Processing ended: Mon May 13 23:03:49 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:18


