# Microelectronic Systems Laboratories 
<p align="center">
<a href="https://imgbb.com/"><img src="https://i.ibb.co/Ny6wg11/polito-logo-new.png"></a>
</p>  

<p align="center">
 <img alt="Languages" src="https://img.shields.io/badge/Languages-VHDL-orange"/>
 <img alt="developement" src="https://img.shields.io/badge/developement-in progress-orange"/>   
</p>

## Index

* [Index](#index)
* [Team](#team)
* [DLX](DLX_project)
* Labs
  - [Lab1](#lab1)
    - [requirements](Labs/gr38_lab01/lab1.pdf)
    - [solution](Labs/gr38_lab01) 
  - [Lab2](#lab2)
    - [requirements](Labs/gr38_lab02/Lab2.pdf)
    - [solution](Labs/gr38_lab02) 
  - [Lab3](#lab3)
    - [requirements](Labs/gr38_lab03/lab3.pdf)
    - [solution](Labs/gr38_lab03) 
  - [Lab4](#lab4)
    - [requirements](Labs/gr38_lab04/lab4.pdf)
    - [solution](Labs/gr38_lab04)
  - [Lab5](#lab5)
    - [requirements](Labs/gr38_lab05/lab5.pdf)
    - [solution](Labs/gr38_lab05)
  - [Lab6](#lab6)
    - [requirements](Labs/gr38_lab06/lab6.pdf)
    - [solution](Labs/gr38_lab06)

## Team

- <img alt="avatar" src="https://github.com/palmleon.png" width="20px" height="20px"> **Leonardo Palmucci** - [palmleon](https://github.com/palmleon) 
- <img alt="avatar" src="https://github.com/Edward-Manca.png" width="20px" height="20px"> **Edward Manca** - [Edward-Manca](https://github.com/Edward-Manca)

## DLX Project

[ REDACTED ]

## Labs

###	Lab1

VHDL and Synthesis
- generic Multiplexer
- generic Ripple Carry Adder
- Accumulator
- basic ALU

### Lab2
Hierarchical Arithmetical Blocks
- Pentium 4 Adder
  - Sparse Tree Carry Generator
  - Carry Select-like Sum Generator
- Parallel Multiplier based on Booth's algorithm

### Lab3

Windowed Register File and Low-Power Synthesis
- Register File
- Windowed Register File (Register File + Register Management Logic)
- SI-PI-SO-ALU for Low-Power Synthesis

### Lab4

Control Unit for a simplified version of the DLX datapath:
- Hardwired CU
- FSM CU
- Microprogrammed CU

### Lab5

Switch level analysis with ELDO:
- Gate characterization for output load
- Gate characterization for transition time
- Comparison between gates of different size
- Comparison between high speed and low leakage optimization
- FF

### Lab6

Physical Design using Innovus:
- RCA (128 bit)
- P4 adder (32 bit)
- Booth's Multiplier
