<p>As shown in 
  <span data-type="figure" id="idfbe6ddbd-8afb-6dc1-6ea6-e03db7995bb3" data-value="23e8d442-4fc4-f33c-c1ec-a364d69d03f7" data-role="tag">Figure 7</span>, the 
  <span data-type="drawingObject" id="ida70233f8-8fae-045c-56bc-f09c28359eba" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> may comprise multiple 
  <span data-type="term" id="id55984c01-bb97-736c-b92d-a9b52439ed7b" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> and may provide functionality for simultaneous execution of instructions or for simultaneous execution of one instruction on more than one piece of data. In some embodiments, the 
  <span data-type="drawingObject" id="id79b3e2a3-be89-49b0-3cb6-c940f3296482" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> may comprise a parallel processor with one or more cores. In one of these embodiments, the 
  <span data-type="drawingObject" id="idf79ed739-6eef-ff3e-6dd8-103b65215247" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> is a shared memory parallel device, with multiple 
  <span data-type="term" id="iddf0a2541-174f-c5bc-d603-062cf8125a9e" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> and/or multiple processor cores, accessing all available memory as a single global address space. In another of these embodiments, the 
  <span data-type="drawingObject" id="idfd330795-088b-2a20-3040-bb82017c87b1" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> is a distributed memory parallel device with multiple 
  <span data-type="term" id="id1db995d0-bda9-e6df-2bc3-43ba57dbca1e" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> each accessing local memory only. In still another of these embodiments, the 
  <span data-type="drawingObject" id="idd35951cc-3aea-a6d3-6c81-9377fe3e15ec" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> has both some memory which is shared and some memory which can only be accessed by particular 
  <span data-type="term" id="id2415fcc8-1b3a-3e08-0b14-1c425fc582cc" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> or subsets of 
  <span data-type="term" id="id17119b2d-820b-17e1-abbc-5d0f8dd53661" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span>. In still even another of these embodiments, the 
  <span data-type="drawingObject" id="ida48e0979-d42a-bf3f-34a9-3b367280ebf5" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span>, such as a multi-core 
  <span data-type="term" id="idd509d27e-17d3-1e7d-3f3a-a4d408500e62" data-value="eff19262-9169-e324-09e8-451fa8f62867" data-role="tag">microprocessor</span>, combines two or more independent 
  <span data-type="term" id="id8215a9ec-adfa-6624-377c-8e507c9a426d" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> into a single package, often a single integrated circuit (IC). In yet another of these embodiments, the 
  <span data-type="drawingObject" id="idef1ec58b-8fae-05d3-a56d-15273af68a8c" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> includes a chip having a CELL BROADBAND ENGINE architecture and including a Power processor element and a plurality of synergistic processing elements, the Power processor element and the plurality of synergistic processing elements linked together by an internal high speed bus, which may be referred to as an element interconnect bus.&nbsp;
</p>
<p>&nbsp;</p>
<p>In some embodiments, the 
  <span data-type="term" id="id30853c6e-5e67-b72b-ba4f-5f9a12154aab" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> provide functionality for execution of a 
  <span data-type="term" id="id9e73cf43-1f89-c833-f0fb-9c96c0c017f2" data-value="d36e71df-c3d5-8aad-64b9-e2bc76af3fc0" data-role="tag">single instruction</span> simultaneously on multiple pieces of data (SIMD). In other embodiments, the 
  <span data-type="term" id="iddb2011b2-3fce-9f76-da07-ae94e36f046b" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span> provide functionality for execution of multiple instructions simultaneously on multiple pieces of data (MIMD). In still other embodiments, the processor may use any combination of SIMD and MIMD cores in a single device.&nbsp;
</p>