{"vcs1":{"timestamp_begin":1681613787.583737291, "rt":0.59, "ut":0.21, "st":0.11}}
{"vcselab":{"timestamp_begin":1681613788.207803000, "rt":0.84, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1681613789.070549677, "rt":0.69, "ut":0.07, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613787.292652926}
{"VCS_COMP_START_TIME": 1681613787.292652926}
{"VCS_COMP_END_TIME": 1681613790.693393354}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
