$comment
	File created using the following command:
		vcd file Aula2.msim.vcd -direction
$end
$date
	Wed Aug 23 13:10:27 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [2] $end
$var wire 1 1 PC_OUT [1] $end
$var wire 1 2 PC_OUT [0] $end
$var wire 1 3 SW [9] $end
$var wire 1 4 SW [8] $end
$var wire 1 5 SW [7] $end
$var wire 1 6 SW [6] $end
$var wire 1 7 SW [5] $end
$var wire 1 8 SW [4] $end
$var wire 1 9 SW [3] $end
$var wire 1 : SW [2] $end
$var wire 1 ; SW [1] $end
$var wire 1 < SW [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var wire 1 @ devoe $end
$var wire 1 A devclrn $end
$var wire 1 B devpor $end
$var wire 1 C ww_devoe $end
$var wire 1 D ww_devclrn $end
$var wire 1 E ww_devpor $end
$var wire 1 F ww_CLOCK_50 $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_SW [9] $end
$var wire 1 L ww_SW [8] $end
$var wire 1 M ww_SW [7] $end
$var wire 1 N ww_SW [6] $end
$var wire 1 O ww_SW [5] $end
$var wire 1 P ww_SW [4] $end
$var wire 1 Q ww_SW [3] $end
$var wire 1 R ww_SW [2] $end
$var wire 1 S ww_SW [1] $end
$var wire 1 T ww_SW [0] $end
$var wire 1 U ww_PC_OUT [2] $end
$var wire 1 V ww_PC_OUT [1] $end
$var wire 1 W ww_PC_OUT [0] $end
$var wire 1 X ww_LEDR [9] $end
$var wire 1 Y ww_LEDR [8] $end
$var wire 1 Z ww_LEDR [7] $end
$var wire 1 [ ww_LEDR [6] $end
$var wire 1 \ ww_LEDR [5] $end
$var wire 1 ] ww_LEDR [4] $end
$var wire 1 ^ ww_LEDR [3] $end
$var wire 1 _ ww_LEDR [2] $end
$var wire 1 ` ww_LEDR [1] $end
$var wire 1 a ww_LEDR [0] $end
$var wire 1 b \CLOCK_50~input_o\ $end
$var wire 1 c \KEY[1]~input_o\ $end
$var wire 1 d \KEY[2]~input_o\ $end
$var wire 1 e \KEY[3]~input_o\ $end
$var wire 1 f \SW[4]~input_o\ $end
$var wire 1 g \SW[5]~input_o\ $end
$var wire 1 h \PC_OUT[0]~output_o\ $end
$var wire 1 i \PC_OUT[1]~output_o\ $end
$var wire 1 j \PC_OUT[2]~output_o\ $end
$var wire 1 k \LEDR[0]~output_o\ $end
$var wire 1 l \LEDR[1]~output_o\ $end
$var wire 1 m \LEDR[2]~output_o\ $end
$var wire 1 n \LEDR[3]~output_o\ $end
$var wire 1 o \LEDR[4]~output_o\ $end
$var wire 1 p \LEDR[5]~output_o\ $end
$var wire 1 q \LEDR[6]~output_o\ $end
$var wire 1 r \LEDR[7]~output_o\ $end
$var wire 1 s \LEDR[8]~output_o\ $end
$var wire 1 t \LEDR[9]~output_o\ $end
$var wire 1 u \KEY[0]~input_o\ $end
$var wire 1 v \PC|DOUT[0]~2_combout\ $end
$var wire 1 w \PC|DOUT[1]~0_combout\ $end
$var wire 1 x \PC|DOUT[2]~1_combout\ $end
$var wire 1 y \SW[6]~input_o\ $end
$var wire 1 z \ULA1|Add0~18_cout\ $end
$var wire 1 { \ULA1|Add0~1_sumout\ $end
$var wire 1 | \SW[0]~input_o\ $end
$var wire 1 } \ROM1|memROM~0_combout\ $end
$var wire 1 ~ \ROM1|memROM~2_combout\ $end
$var wire 1 !! \ROM1|memROM~1_combout\ $end
$var wire 1 "! \SW[7]~input_o\ $end
$var wire 1 #! \ULA1|Add0~2\ $end
$var wire 1 $! \ULA1|Add0~5_sumout\ $end
$var wire 1 %! \SW[1]~input_o\ $end
$var wire 1 &! \SW[8]~input_o\ $end
$var wire 1 '! \ULA1|Add0~6\ $end
$var wire 1 (! \ULA1|Add0~9_sumout\ $end
$var wire 1 )! \SW[2]~input_o\ $end
$var wire 1 *! \SW[9]~input_o\ $end
$var wire 1 +! \ULA1|Add0~10\ $end
$var wire 1 ,! \ULA1|Add0~13_sumout\ $end
$var wire 1 -! \SW[3]~input_o\ $end
$var wire 1 .! \REGA|DOUT\ [3] $end
$var wire 1 /! \REGA|DOUT\ [2] $end
$var wire 1 0! \REGA|DOUT\ [1] $end
$var wire 1 1! \REGA|DOUT\ [0] $end
$var wire 1 2! \PC|DOUT\ [2] $end
$var wire 1 3! \PC|DOUT\ [1] $end
$var wire 1 4! \PC|DOUT\ [0] $end
$var wire 1 5! \ALT_INV_SW[9]~input_o\ $end
$var wire 1 6! \ALT_INV_SW[8]~input_o\ $end
$var wire 1 7! \ALT_INV_SW[7]~input_o\ $end
$var wire 1 8! \ALT_INV_SW[6]~input_o\ $end
$var wire 1 9! \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 :! \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ;! \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 <! \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 =! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 >! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ?! \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 @! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 A! \ROM1|ALT_INV_memROM~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0=
1>
x?
1@
1A
1B
1C
1D
1E
xF
xb
xc
xd
xe
xf
xg
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
1r
0s
1t
1u
1v
0w
0x
1y
0z
1{
1|
1}
1~
0!!
1"!
0#!
1$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
15!
16!
07!
08!
0@!
0A!
x"
x#
x$
1%
03
04
15
16
x7
x8
09
0:
1;
1<
xG
xH
xI
1J
0K
0L
1M
1N
xO
xP
0Q
0R
1S
1T
0U
0V
0W
1X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
0.!
0/!
00!
01!
02!
03!
04!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1&
0'
1(
1)
0*
0+
0,
0-
0.
0/
00
01
02
$end
#20000
0%
0J
0u
#40000
1%
1J
1u
14!
0?!
0v
1w
0}
1!!
1@!
1h
1W
12
1s
0r
1Y
0Z
0(
1'
#60000
0%
0J
0u
#80000
1%
1J
1u
04!
13!
11!
10!
0;!
0<!
0>!
1?!
1v
0{
1#!
0$!
1'!
1l
1k
1i
0h
1(!
1$!
1`
1a
1V
0W
1/
1.
02
11
#100000
0%
0J
0u
#120000
1%
1J
1u
14!
01!
1/!
0:!
1<!
0?!
0v
0w
1x
1{
0#!
0(!
1+!
1m
0k
1h
1,!
0$!
1_
0a
1W
0/
1-
12
#140000
0%
0J
0u
#160000
1%
1J
1u
04!
03!
12!
11!
00!
0/!
1.!
09!
1:!
1;!
0<!
0=!
1>!
1?!
1v
1z
0'!
1n
0m
0l
1k
1j
0i
0h
1(!
0+!
0{
1#!
0q
1^
0_
0`
1a
1U
0V
0W
1$!
0,!
0[
1/
0.
0-
1,
02
01
10
0)
#180000
0%
14
05
06
1:
0;
0<
0J
0T
0S
1R
0N
0M
1L
1&!
0"!
0y
1)!
0%!
0|
0u
18!
17!
06!
0(!
0$!
1'!
1{
1(!
#200000
1%
1J
1u
14!
1/!
0.!
19!
0:!
0?!
0v
1w
0~
0!!
0(!
1+!
1,!
1A!
0n
1m
1h
0,!
0^
1_
1W
1-
0,
12
0s
0t
0Y
0X
0'
0&
#220000
0%
0J
0u
#240000
1%
1J
1u
04!
13!
0>!
1?!
1v
1i
0h
1V
0W
02
11
#260000
0%
0J
0u
#270000
04
0:
0R
0L
0&!
0)!
16!
1(!
#280000
1%
1J
1u
14!
0?!
0v
0w
0x
1h
1W
12
#300000
0%
0J
0u
#320000
1%
1J
1u
04!
03!
02!
1=!
1>!
1?!
1v
0z
0{
1}
1~
1$!
0'!
0(!
1,!
0A!
0@!
0j
0i
0h
1(!
0+!
1{
0#!
1q
01!
0/!
0U
0V
0W
0$!
0,!
1:!
1<!
1[
02
01
00
1t
1r
1)
0{
0(!
1X
1Z
1(
1&
0m
0k
0_
0a
0/
0-
#340000
0%
0J
0u
#360000
1%
1J
1u
14!
0?!
0v
1w
0}
1!!
1@!
1h
1W
12
1s
0r
1Y
0Z
0(
1'
#380000
0%
0J
0u
#400000
1%
1J
1u
04!
13!
0>!
1?!
1v
1i
0h
1V
0W
02
11
#420000
0%
0J
0u
#440000
1%
1J
1u
14!
0?!
0v
0w
1x
1h
1W
12
#460000
0%
0J
0u
#480000
1%
1J
1u
04!
03!
12!
0=!
1>!
1?!
1v
1z
1{
1$!
1(!
1,!
1j
0i
0h
0{
1#!
0q
1U
0V
0W
0$!
1'!
0[
02
01
10
0)
0(!
1+!
0,!
#500000
0%
0J
0u
#520000
1%
1J
1u
14!
0?!
0v
1w
0~
0!!
1A!
1h
1W
12
0s
0t
0Y
0X
0'
0&
#540000
0%
0J
0u
#560000
1%
1J
1u
04!
13!
0>!
1?!
1v
1i
0h
1V
0W
02
11
#580000
0%
0J
0u
#600000
1%
1J
1u
14!
0?!
0v
0w
0x
1h
1W
12
#620000
0%
0J
0u
#640000
1%
1J
1u
04!
03!
02!
1=!
1>!
1?!
1v
0z
1{
0#!
1}
1~
1$!
0'!
1(!
0+!
1,!
0A!
0@!
0j
0i
0h
0,!
0(!
0$!
0{
1q
0U
0V
0W
1[
02
01
00
1t
1r
1)
1X
1Z
1(
1&
#660000
0%
0J
0u
#680000
1%
1J
1u
14!
0?!
0v
1w
0}
1!!
1@!
1h
1W
12
1s
0r
1Y
0Z
0(
1'
#700000
0%
0J
0u
#720000
1%
1J
1u
04!
13!
0>!
1?!
1v
1i
0h
1V
0W
02
11
#740000
0%
0J
0u
#760000
1%
1J
1u
14!
0?!
0v
0w
1x
1h
1W
12
#780000
0%
0J
0u
#800000
1%
1J
1u
04!
03!
12!
0=!
1>!
1?!
1v
1z
1{
1$!
1(!
1,!
1j
0i
0h
0{
1#!
0q
1U
0V
0W
0$!
1'!
0[
02
01
10
0)
0(!
1+!
0,!
#820000
0%
0J
0u
#840000
1%
1J
1u
14!
0?!
0v
1w
0~
0!!
1A!
1h
1W
12
0s
0t
0Y
0X
0'
0&
#860000
0%
0J
0u
#880000
1%
1J
1u
04!
13!
0>!
1?!
1v
1i
0h
1V
0W
02
11
#900000
0%
0J
0u
#920000
1%
1J
1u
14!
0?!
0v
0w
0x
1h
1W
12
#940000
0%
0J
0u
#960000
1%
1J
1u
04!
03!
02!
1=!
1>!
1?!
1v
0z
1{
0#!
1}
1~
1$!
0'!
1(!
0+!
1,!
0A!
0@!
0j
0i
0h
0,!
0(!
0$!
0{
1q
0U
0V
0W
1[
02
01
00
1t
1r
1)
1X
1Z
1(
1&
#980000
0%
0J
0u
#1000000
