digraph "CFG for '_Z15remap_reductionPjS_S_jjS_j' function" {
	label="CFG for '_Z15remap_reductionPjS_S_jjS_j' function";

	Node0x5019640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = mul i32 %13, %12\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp ult i32 %16, %4\l  br i1 %17, label %18, label %46\l|{<s0>T|<s1>F}}"];
	Node0x5019640:s0 -> Node0x501b590;
	Node0x5019640:s1 -> Node0x501b620;
	Node0x501b590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%18:\l18:                                               \l  %19 = zext i32 %16 to i64\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %19\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %22 = icmp eq i32 %21, 0\l  br i1 %22, label %46, label %23\l|{<s0>T|<s1>F}}"];
	Node0x501b590:s0 -> Node0x501b620;
	Node0x501b590:s1 -> Node0x501c100;
	Node0x501c100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%23:\l23:                                               \l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %19\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %26 = shl i32 %3, 1\l  %27 = zext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %27\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %19\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %31 = zext i32 %4 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %31\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %32, i64 %19\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %35 = icmp eq i32 %3, 0\l  %36 = icmp ult i32 %34, %30\l  %37 = select i1 %35, i1 %36, i1 false\l  %38 = select i1 %37, i32 %34, i32 %30\l  %39 = select i1 %37, i32 %30, i32 %34\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %27\l  %41 = zext i32 %25 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %40, i64 %41\l  store i32 %38, i32 addrspace(1)* %42, align 4, !tbaa !7\l  %43 = zext i32 %6 to i64\l  %44 = getelementptr inbounds i32, i32 addrspace(1)* %40, i64 %43\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %44, i64 %41\l  store i32 %39, i32 addrspace(1)* %45, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x501c100 -> Node0x501b620;
	Node0x501b620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
