INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Project/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_20kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_20kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Project/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sim_1/new/test_clk_20hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_20khz
