Project Information                                 e:\term3\lab20\regfile.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 10/14/16 01:11:45

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

regfile   EPF10K10LC84-3   19     11     0    0         0  %    131      22 %

User Pins:                 19     11     0  



Project Information                                 e:\term3\lab20\regfile.rpt

** FILE HIERARCHY **



|altdpram:7|
|altdpram:7|lpm_mux:mux|
|altdpram:7|lpm_mux:mux|bypassff:sel_latency_ff0|
|altdpram:7|lpm_mux:mux|altshift:external_latency_ffs|
|altdpram:7|lpm_mux:mux|muxlut:135|
|altdpram:7|lpm_mux:mux|muxlut:135|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:135|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:135|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:156|
|altdpram:7|lpm_mux:mux|muxlut:156|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:156|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:156|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:177|
|altdpram:7|lpm_mux:mux|muxlut:177|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:177|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:177|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:198|
|altdpram:7|lpm_mux:mux|muxlut:198|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:198|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:198|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:219|
|altdpram:7|lpm_mux:mux|muxlut:219|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:219|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:219|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:240|
|altdpram:7|lpm_mux:mux|muxlut:240|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:240|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:240|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:261|
|altdpram:7|lpm_mux:mux|muxlut:261|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:261|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:261|muxlut:77|
|altdpram:7|lpm_mux:mux|muxlut:282|
|altdpram:7|lpm_mux:mux|muxlut:282|muxlut:43|
|altdpram:7|lpm_mux:mux|muxlut:282|muxlut:60|
|altdpram:7|lpm_mux:mux|muxlut:282|muxlut:77|
|altdpram:7|lpm_decode:wdecoder|
|altdpram:7|lpm_decode:wdecoder|altshift:external_latency_ffs|
|altdpram:7|lpm_decode:wdecoder|declut:decoder|
|lpm_counter:8|
|lpm_counter:8|f8count:p8c0|


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

***** Logic for device 'regfile' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                R     R  R  R  R  R     R           R     R  R  R  R     O     
                E     E  E  E  E  E     E           E     E  E  E  E     N     
                S     S  S  S  S  S  V  S           S  G  S  S  S  S     F     
                E     E  E  E  E  E  C  E           E  N  E  E  E  E     _  ^  
                R     R  R  R  R  R  C  R  A     A  R  D  R  R  R  R  #  D  n  
                V  D  V  V  V  V  V  I  V  R     R  V  I  V  V  V  V  T  O  C  
                E  I  E  E  E  E  E  N  E  D  R  D  E  N  E  E  E  E  C  N  E  
                D  1  D  D  D  D  D  T  D  1  D  0  D  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | DI3 
      ^nCE | 14                                                              72 | DI0 
      #TDI | 15                                                              71 | DI2 
  RESERVED | 16                                                              70 | DO2 
  RESERVED | 17                                                              69 | RESERVED 
       DO0 | 18                                                              68 | GNDINT 
       DO3 | 19                                                              67 | AWR1 
    VCCINT | 20                                                              66 | AWR0 
       DI7 | 21                                                              65 | AWR2 
       DI6 | 22                        EPF10K10LC84-3                        64 | WR 
       DO6 | 23                                                              63 | VCCINT 
       DO7 | 24                                                              62 | DI5 
  RESERVED | 25                                                              61 | DI4 
    GNDINT | 26                                                              60 | load 
        q0 | 27                                                              59 | DO4 
        q2 | 28                                                              58 | q1 
       DO5 | 29                                                              57 | #TMS 
       DO1 | 30                                                              56 | #nTRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | RESERVED 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  R  R  R  R  V  G  a  c  A  V  G  R  R  R  R  R  R  R  
                C  n  E  E  E  E  E  C  N  c  l  R  C  N  E  E  E  E  E  E  E  
                C  C  S  S  S  S  S  C  D  l  k  D  C  D  S  S  S  S  S  S  S  
                I  O  E  E  E  E  E  I  I  r     2  I  I  E  E  E  E  E  E  E  
                N  N  R  R  R  R  R  N  N           N  N  R  R  R  R  R  R  R  
                T  F  V  V  V  V  V  T  T           T  T  V  V  V  V  V  V  V  
                   I  E  E  E  E  E                       E  E  E  E  E  E  E  
                   G  D  D  D  D  D                       D  D  D  D  D  D  D  
                                                                               
                                                                               


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A7       5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       9/22( 40%)   
A8       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      11/22( 50%)   
A9       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       7/22( 31%)   
A10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A11      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
A12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A14      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      10/22( 45%)   
A17      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
B1       3/ 8( 37%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       4/22( 18%)   
B2       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B3       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B4       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B5       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B6       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B9       6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   
B10      5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       9/22( 40%)   
B11      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
B15      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      10/22( 45%)   
B18      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
C2       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C7       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       7/22( 31%)   
C8       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   
C11      6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      10/22( 45%)   
C12      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      11/22( 50%)   
C13      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    1/2    1/2       1/22(  4%)   
C16      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      10/22( 45%)   
C19      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            24/53     ( 45%)
Total logic cells used:                        131/576    ( 22%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.24/4    ( 81%)
Total fan-in:                                 425/2304    ( 18%)

Total input pins required:                      19
Total input I/O cell registers required:         0
Total output pins required:                     11
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    131
Total flipflops required:                        3
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        32/ 576   (  5%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   5   8   8   1   7   1   0   0   8   0   0   7   0   0   0   0   0   0   0     45/0  
 B:      3   1   1   1   1   1   0   0   6   5   7   0   0   0   0   8   0   0   7   0   0   0   0   0   0     41/0  
 C:      0   1   0   0   0   0   6   6   0   0   6   8   0   3   0   0   8   0   0   7   0   0   0   0   0     45/0  

Total:   3   2   1   1   1   1  11  14  14   6  20   9   0   3   8   8   8   7   7   7   0   0   0   0   0    131/0  



Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  42      -     -    -    --      INPUT  G             0    0    0    0  aclr
  84      -     -    -    --      INPUT                0    0    0   32  ARD0
   2      -     -    -    --      INPUT                0    0    0   16  ARD1
  44      -     -    -    --      INPUT                0    0    0   16  ARD2
  66      -     -    B    --      INPUT                0    0    0    8  AWR0
  67      -     -    B    --      INPUT                0    0    0    8  AWR1
  65      -     -    B    --      INPUT                0    0    0    8  AWR2
  43      -     -    -    --      INPUT  G             0    0    0    0  clk
  72      -     -    A    --      INPUT                0    0    0    8  DI0
  10      -     -    -    01      INPUT                0    0    0    8  DI1
  71      -     -    A    --      INPUT                0    0    0    8  DI2
  73      -     -    A    --      INPUT                0    0    0    8  DI3
  61      -     -    C    --      INPUT                0    0    0    8  DI4
  62      -     -    C    --      INPUT                0    0    0    8  DI5
  22      -     -    B    --      INPUT                0    0    0    8  DI6
  21      -     -    B    --      INPUT                0    0    0    8  DI7
  60      -     -    C    --      INPUT                0    0    0    3  load
   1      -     -    -    --      INPUT                0    0    0    8  RD
  64      -     -    B    --      INPUT                0    0    0    8  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  18      -     -    A    --     OUTPUT                0    1    0    0  DO0
  30      -     -    C    --     OUTPUT                0    1    0    0  DO1
  70      -     -    A    --     OUTPUT                0    1    0    0  DO2
  19      -     -    A    --     OUTPUT                0    1    0    0  DO3
  59      -     -    C    --     OUTPUT                0    1    0    0  DO4
  29      -     -    C    --     OUTPUT                0    1    0    0  DO5
  23      -     -    B    --     OUTPUT                0    1    0    0  DO6
  24      -     -    B    --     OUTPUT                0    1    0    0  DO7
  27      -     -    C    --     OUTPUT                0    1    0    0  q0
  58      -     -    C    --     OUTPUT                0    1    0    0  q1
  28      -     -    C    --     OUTPUT                0    1    0    0  q2


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    A    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_0
   -      1     -    C    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_1
   -      1     -    A    17      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_2
   -      2     -    A    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_3
   -      1     -    C    19      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_4
   -      2     -    C    12      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_5
   -      2     -    B    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_6
   -      4     -    B    18      LCELL                1    1    0    1  |ALTDPRAM:7|cells0_7
   -      4     -    A    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_0
   -      2     -    C    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_1
   -      4     -    A    17      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_2
   -      8     -    A    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_3
   -      7     -    C    19      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_4
   -      8     -    C    12      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_5
   -      7     -    B    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_6
   -      7     -    B    18      LCELL                1    1    0    1  |ALTDPRAM:7|cells1_7
   -      8     -    A    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_0
   -      6     -    C    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_1
   -      3     -    A    17      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_2
   -      6     -    A    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_3
   -      3     -    C    19      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_4
   -      4     -    C    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_5
   -      5     -    B    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_6
   -      5     -    B    18      LCELL                1    1    0    1  |ALTDPRAM:7|cells2_7
   -      5     -    A    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_0
   -      2     -    C    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_1
   -      2     -    A    17      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_2
   -      4     -    A    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_3
   -      2     -    C    19      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_4
   -      5     -    C    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_5
   -      6     -    B    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_6
   -      6     -    B    18      LCELL                1    1    0    1  |ALTDPRAM:7|cells3_7
   -      7     -    A    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_0
   -      6     -    B    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_1
   -      4     -    A    14      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_2
   -      7     -    A    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_3
   -      3     -    C    16      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_4
   -      4     -    C    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_5
   -      5     -    B    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_6
   -      8     -    B    15      LCELL                1    1    0    1  |ALTDPRAM:7|cells4_7
   -      6     -    A    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_0
   -      4     -    B    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_1
   -      3     -    A    14      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_2
   -      1     -    A    12      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_3
   -      8     -    C    16      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_4
   -      3     -    C    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_5
   -      3     -    B    09      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_6
   -      1     -    B    15      LCELL                1    1    0    1  |ALTDPRAM:7|cells5_7
   -      2     -    A    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_0
   -      1     -    C    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_1
   -      1     -    A    14      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_2
   -      1     -    A    08      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_3
   -      1     -    C    16      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_4
   -      6     -    C    02      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_5
   -      2     -    B    10      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_6
   -      3     -    B    15      LCELL                1    1    0    1  |ALTDPRAM:7|cells6_7
   -      3     -    A    11      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_0
   -      2     -    C    07      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_1
   -      2     -    A    14      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_2
   -      1     -    A    10      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_3
   -      2     -    C    16      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_4
   -      1     -    C    12      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_5
   -      1     -    B    10      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_6
   -      2     -    B    15      LCELL                1    1    0    1  |ALTDPRAM:7|cells7_7
   -      6     -    B    02       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode0_3
   -      1     -    B    01       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode1_3
   -      7     -    B    01       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode2_3
   -      3     -    B    01       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode3_3
   -      3     -    B    06       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode4_3
   -      2     -    B    05       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode5_3
   -      3     -    B    04       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode6_3
   -      1     -    B    03       AND2                4    0    0    8  |ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode7_3
   -      3     -    A    09        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:43|~44~1
   -      1     -    A    07        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:43|~49~1
   -      4     -    A    11        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:60|~44~1
   -      5     -    A    11        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:60|~49~1
   -      2     -    A    07        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:77|:37
   -      1     -    A    11        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:77|:38
   -      1     -    C    08        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:43|~44~1
   -      5     -    C    11        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:43|~49~1
   -      6     -    C    07        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:60|~44~1
   -      1     -    B    09        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:60|~49~1
   -      3     -    C    11        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:77|:37
   -      4     -    C    11        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:77|:38
   -      5     -    A    17        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:43|~44~1
   -      7     -    A    17        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:43|~49~1
   -      8     -    A    14        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:60|~44~1
   -      7     -    A    14        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:60|~49~1
   -      6     -    A    17        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:77|:37
   -      6     -    A    14        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:77|:38
   -      2     -    A    09        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:43|~44~1
   -      3     -    A    08        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:43|~49~1
   -      4     -    A    08        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:60|~44~1
   -      1     -    A    09        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:60|~49~1
   -      5     -    A    08        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:77|:37
   -      7     -    A    08        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:77|:38
   -      4     -    C    19        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:43|~44~1
   -      5     -    C    19        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:43|~49~1
   -      4     -    C    16        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:60|~44~1
   -      6     -    C    16        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:60|~49~1
   -      6     -    C    19        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:77|:37
   -      7     -    C    16        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:77|:38
   -      3     -    C    08        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:43|~44~1
   -      7     -    C    12        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:43|~49~1
   -      6     -    C    12        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:60|~44~1
   -      5     -    C    07        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:60|~49~1
   -      3     -    C    12        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:77|:37
   -      4     -    C    12        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:77|:38
   -      4     -    B    11        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:43|~44~1
   -      3     -    B    11        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:43|~49~1
   -      4     -    B    10        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:60|~44~1
   -      2     -    B    09        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:60|~49~1
   -      1     -    B    11        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:77|:37
   -      5     -    B    10        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:77|:38
   -      3     -    B    18        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:43|~44~1
   -      2     -    B    18        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:43|~49~1
   -      5     -    B    15        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:60|~44~1
   -      4     -    B    15        OR2    s           1    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:60|~49~1
   -      1     -    B    18        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:77|:37
   -      7     -    B    15        OR2                2    2    0    1  |ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:77|:38
   -      5     -    A    07      LCELL                1    2    1    0  |ALTDPRAM:7|xql0
   -      7     -    C    11      LCELL                1    2    1    0  |ALTDPRAM:7|xql1
   -      5     -    A    14      LCELL                1    2    1    0  |ALTDPRAM:7|xql2
   -      6     -    A    08      LCELL                1    2    1    0  |ALTDPRAM:7|xql3
   -      5     -    C    16      LCELL                1    2    1    0  |ALTDPRAM:7|xql4
   -      5     -    C    12      LCELL                1    2    1    0  |ALTDPRAM:7|xql5
   -      3     -    B    10      LCELL                1    2    1    0  |ALTDPRAM:7|xql6
   -      6     -    B    15      LCELL                1    2    1    0  |ALTDPRAM:7|xql7
   -      3     -    C    13       DFFE   +            1    2    1    0  |LPM_COUNTER:8|f8count:p8c0|QC (|LPM_COUNTER:8|f8count:p8c0|:6)
   -      7     -    C    13       DFFE   +            1    1    1    1  |LPM_COUNTER:8|f8count:p8c0|QB (|LPM_COUNTER:8|f8count:p8c0|:7)
   -      1     -    C    13       DFFE   +            1    0    1    2  |LPM_COUNTER:8|f8count:p8c0|QA (|LPM_COUNTER:8|f8count:p8c0|:8)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      11/ 96( 11%)     8/ 48( 16%)     2/ 48(  4%)    3/16( 18%)      3/16( 18%)     0/16(  0%)
B:      15/ 96( 15%)     4/ 48(  8%)     1/ 48(  2%)    6/16( 37%)      2/16( 12%)     0/16(  0%)
C:      13/ 96( 13%)     9/ 48( 18%)     3/ 48(  6%)    3/16( 18%)      6/16( 37%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT        3         clk


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        3         aclr


Device-Specific Information:                        e:\term3\lab20\regfile.rpt
regfile

** EQUATIONS **

aclr     : INPUT;
ARD0     : INPUT;
ARD1     : INPUT;
ARD2     : INPUT;
AWR0     : INPUT;
AWR1     : INPUT;
AWR2     : INPUT;
clk      : INPUT;
DI0      : INPUT;
DI1      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
DI4      : INPUT;
DI5      : INPUT;
DI6      : INPUT;
DI7      : INPUT;
load     : INPUT;
RD       : INPUT;
WR       : INPUT;

-- Node name is 'DO0' 
-- Equation name is 'DO0', type is output 
DO0      =  _LC5_A7;

-- Node name is 'DO1' 
-- Equation name is 'DO1', type is output 
DO1      =  _LC7_C11;

-- Node name is 'DO2' 
-- Equation name is 'DO2', type is output 
DO2      =  _LC5_A14;

-- Node name is 'DO3' 
-- Equation name is 'DO3', type is output 
DO3      =  _LC6_A8;

-- Node name is 'DO4' 
-- Equation name is 'DO4', type is output 
DO4      =  _LC5_C16;

-- Node name is 'DO5' 
-- Equation name is 'DO5', type is output 
DO5      =  _LC5_C12;

-- Node name is 'DO6' 
-- Equation name is 'DO6', type is output 
DO6      =  _LC3_B10;

-- Node name is 'DO7' 
-- Equation name is 'DO7', type is output 
DO7      =  _LC6_B15;

-- Node name is 'q0' 
-- Equation name is 'q0', type is output 
q0       =  _LC1_C13;

-- Node name is 'q1' 
-- Equation name is 'q1', type is output 
q1       =  _LC7_C13;

-- Node name is 'q2' 
-- Equation name is 'q2', type is output 
q2       =  _LC3_C13;

-- Node name is '|ALTDPRAM:7|cells0_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ001);
  _EQ001 =  _LC3_A7 & !_LC6_B2
         #  DI0 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ002);
  _EQ002 =  _LC1_C11 & !_LC6_B2
         #  DI1 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = LCELL( _EQ003);
  _EQ003 =  _LC1_A17 & !_LC6_B2
         #  DI2 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ004);
  _EQ004 =  _LC2_A8 & !_LC6_B2
         #  DI3 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = LCELL( _EQ005);
  _EQ005 =  _LC1_C19 & !_LC6_B2
         #  DI4 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = LCELL( _EQ006);
  _EQ006 =  _LC2_C12 & !_LC6_B2
         #  DI5 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = LCELL( _EQ007);
  _EQ007 =  _LC2_B11 & !_LC6_B2
         #  DI6 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells0_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ008);
  _EQ008 =  _LC4_B18 & !_LC6_B2
         #  DI7 &  _LC6_B2;

-- Node name is '|ALTDPRAM:7|cells1_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ009);
  _EQ009 = !_LC1_B1 &  _LC4_A7
         #  DI0 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ010);
  _EQ010 = !_LC1_B1 &  _LC2_C11
         #  DI1 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ011);
  _EQ011 = !_LC1_B1 &  _LC4_A17
         #  DI2 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = LCELL( _EQ012);
  _EQ012 = !_LC1_B1 &  _LC8_A8
         #  DI3 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC7_C19', type is buried 
_LC7_C19 = LCELL( _EQ013);
  _EQ013 = !_LC1_B1 &  _LC7_C19
         #  DI4 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC8_C12', type is buried 
_LC8_C12 = LCELL( _EQ014);
  _EQ014 = !_LC1_B1 &  _LC8_C12
         #  DI5 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC7_B11', type is buried 
_LC7_B11 = LCELL( _EQ015);
  _EQ015 = !_LC1_B1 &  _LC7_B11
         #  DI6 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells1_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = LCELL( _EQ016);
  _EQ016 = !_LC1_B1 &  _LC7_B18
         #  DI7 &  _LC1_B1;

-- Node name is '|ALTDPRAM:7|cells2_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = LCELL( _EQ017);
  _EQ017 = !_LC7_B1 &  _LC8_A9
         #  DI0 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = LCELL( _EQ018);
  _EQ018 =  _LC6_C8 & !_LC7_B1
         #  DI1 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = LCELL( _EQ019);
  _EQ019 =  _LC3_A17 & !_LC7_B1
         #  DI2 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = LCELL( _EQ020);
  _EQ020 =  _LC6_A9 & !_LC7_B1
         #  DI3 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_C19', type is buried 
_LC3_C19 = LCELL( _EQ021);
  _EQ021 =  _LC3_C19 & !_LC7_B1
         #  DI4 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = LCELL( _EQ022);
  _EQ022 =  _LC4_C8 & !_LC7_B1
         #  DI5 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = LCELL( _EQ023);
  _EQ023 =  _LC5_B11 & !_LC7_B1
         #  DI6 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells2_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ024);
  _EQ024 =  _LC5_B18 & !_LC7_B1
         #  DI7 &  _LC7_B1;

-- Node name is '|ALTDPRAM:7|cells3_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC5_A9', type is buried 
_LC5_A9  = LCELL( _EQ025);
  _EQ025 = !_LC3_B1 &  _LC5_A9
         #  DI0 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = LCELL( _EQ026);
  _EQ026 =  _LC2_C8 & !_LC3_B1
         #  DI1 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ027);
  _EQ027 =  _LC2_A17 & !_LC3_B1
         #  DI2 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = LCELL( _EQ028);
  _EQ028 = !_LC3_B1 &  _LC4_A9
         #  DI3 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ029);
  _EQ029 =  _LC2_C19 & !_LC3_B1
         #  DI4 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC5_C8', type is buried 
_LC5_C8  = LCELL( _EQ030);
  _EQ030 = !_LC3_B1 &  _LC5_C8
         #  DI5 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = LCELL( _EQ031);
  _EQ031 = !_LC3_B1 &  _LC6_B11
         #  DI6 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells3_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = LCELL( _EQ032);
  _EQ032 = !_LC3_B1 &  _LC6_B18
         #  DI7 &  _LC3_B1;

-- Node name is '|ALTDPRAM:7|cells4_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC7_A11', type is buried 
_LC7_A11 = LCELL( _EQ033);
  _EQ033 = !_LC3_B6 &  _LC7_A11
         #  DI0 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = LCELL( _EQ034);
  _EQ034 = !_LC3_B6 &  _LC6_B9
         #  DI1 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ035);
  _EQ035 = !_LC3_B6 &  _LC4_A14
         #  DI2 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = LCELL( _EQ036);
  _EQ036 = !_LC3_B6 &  _LC7_A9
         #  DI3 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_C16', type is buried 
_LC3_C16 = LCELL( _EQ037);
  _EQ037 = !_LC3_B6 &  _LC3_C16
         #  DI4 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = LCELL( _EQ038);
  _EQ038 = !_LC3_B6 &  _LC4_C7
         #  DI5 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = LCELL( _EQ039);
  _EQ039 = !_LC3_B6 &  _LC5_B9
         #  DI6 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells4_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = LCELL( _EQ040);
  _EQ040 = !_LC3_B6 &  _LC8_B15
         #  DI7 &  _LC3_B6;

-- Node name is '|ALTDPRAM:7|cells5_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = LCELL( _EQ041);
  _EQ041 = !_LC2_B5 &  _LC6_A11
         #  DI0 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC4_B9', type is buried 
_LC4_B9  = LCELL( _EQ042);
  _EQ042 = !_LC2_B5 &  _LC4_B9
         #  DI1 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ043);
  _EQ043 = !_LC2_B5 &  _LC3_A14
         #  DI2 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ044);
  _EQ044 =  _LC1_A12 & !_LC2_B5
         #  DI3 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC8_C16', type is buried 
_LC8_C16 = LCELL( _EQ045);
  _EQ045 = !_LC2_B5 &  _LC8_C16
         #  DI4 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ046);
  _EQ046 = !_LC2_B5 &  _LC3_C7
         #  DI5 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = LCELL( _EQ047);
  _EQ047 = !_LC2_B5 &  _LC3_B9
         #  DI6 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells5_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ048);
  _EQ048 =  _LC1_B15 & !_LC2_B5
         #  DI7 &  _LC2_B5;

-- Node name is '|ALTDPRAM:7|cells6_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ049);
  _EQ049 =  _LC2_A11 & !_LC3_B4
         #  DI0 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ050);
  _EQ050 =  _LC1_C7 & !_LC3_B4
         #  DI1 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ051);
  _EQ051 =  _LC1_A14 & !_LC3_B4
         #  DI2 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ052);
  _EQ052 =  _LC1_A8 & !_LC3_B4
         #  DI3 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_C16', type is buried 
_LC1_C16 = LCELL( _EQ053);
  _EQ053 =  _LC1_C16 & !_LC3_B4
         #  DI4 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ054);
  _EQ054 = !_LC3_B4 &  _LC6_C2
         #  DI5 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ055);
  _EQ055 =  _LC2_B10 & !_LC3_B4
         #  DI6 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells6_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = LCELL( _EQ056);
  _EQ056 = !_LC3_B4 &  _LC3_B15
         #  DI7 &  _LC3_B4;

-- Node name is '|ALTDPRAM:7|cells7_0' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _EQ057);
  _EQ057 = !_LC1_B3 &  _LC3_A11
         #  DI0 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_1' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ058);
  _EQ058 = !_LC1_B3 &  _LC2_C7
         #  DI1 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_2' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ059);
  _EQ059 = !_LC1_B3 &  _LC2_A14
         #  DI2 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_3' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = LCELL( _EQ060);
  _EQ060 =  _LC1_A10 & !_LC1_B3
         #  DI3 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_4' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = LCELL( _EQ061);
  _EQ061 = !_LC1_B3 &  _LC2_C16
         #  DI4 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_5' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ062);
  _EQ062 = !_LC1_B3 &  _LC1_C12
         #  DI5 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_6' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ063);
  _EQ063 = !_LC1_B3 &  _LC1_B10
         #  DI6 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|cells7_7' from file "altdpram.tdf" line 203, column 10
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ064);
  _EQ064 = !_LC1_B3 &  _LC2_B15
         #  DI7 &  _LC1_B3;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode0_3' from file "declut.tdf" line 77, column 52
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ065);
  _EQ065 = !AWR0 & !AWR1 & !AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode1_3' from file "declut.tdf" line 77, column 52
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ066);
  _EQ066 =  AWR0 & !AWR1 & !AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode2_3' from file "declut.tdf" line 77, column 52
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ067);
  _EQ067 = !AWR0 &  AWR1 & !AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode3_3' from file "declut.tdf" line 77, column 52
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ068);
  _EQ068 =  AWR0 &  AWR1 & !AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode4_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = LCELL( _EQ069);
  _EQ069 = !AWR0 & !AWR1 &  AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode5_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ070);
  _EQ070 =  AWR0 & !AWR1 &  AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode6_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = LCELL( _EQ071);
  _EQ071 = !AWR0 &  AWR1 &  AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_decode:wdecoder|declut:decoder|anode7_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ072);
  _EQ072 =  AWR0 &  AWR1 &  AWR2 &  WR;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC3_A9', type is buried 
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ073);
  _EQ073 =  ARD0 &  _LC5_A9
         # !ARD0 &  _LC8_A9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_A7', type is buried 
-- synthesized logic cell 
_LC1_A7  = LCELL( _EQ074);
  _EQ074 =  ARD0 &  _LC4_A7
         # !ARD0 &  _LC3_A7;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_A11', type is buried 
-- synthesized logic cell 
_LC4_A11 = LCELL( _EQ075);
  _EQ075 =  ARD0 &  _LC3_A11
         # !ARD0 &  _LC2_A11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC5_A11', type is buried 
-- synthesized logic cell 
_LC5_A11 = LCELL( _EQ076);
  _EQ076 =  ARD0 &  _LC6_A11
         # !ARD0 &  _LC7_A11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ077);
  _EQ077 = !ARD1 & !ARD2 &  _LC1_A7
         # !ARD2 &  _LC1_A7 &  _LC3_A9
         #  ARD1 & !ARD2 &  _LC3_A9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:135|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = LCELL( _EQ078);
  _EQ078 =  ARD2 &  _LC4_A11 &  _LC5_A11
         #  ARD1 &  ARD2 &  _LC4_A11
         # !ARD1 &  ARD2 &  _LC5_A11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC1_C8', type is buried 
-- synthesized logic cell 
_LC1_C8  = LCELL( _EQ079);
  _EQ079 =  ARD0 &  _LC2_C8
         # !ARD0 &  _LC6_C8;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC5_C11', type is buried 
-- synthesized logic cell 
_LC5_C11 = LCELL( _EQ080);
  _EQ080 =  ARD0 &  _LC2_C11
         # !ARD0 &  _LC1_C11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC6_C7', type is buried 
-- synthesized logic cell 
_LC6_C7  = LCELL( _EQ081);
  _EQ081 =  ARD0 &  _LC2_C7
         # !ARD0 &  _LC1_C7;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_B9', type is buried 
-- synthesized logic cell 
_LC1_B9  = LCELL( _EQ082);
  _EQ082 =  ARD0 &  _LC4_B9
         # !ARD0 &  _LC6_B9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = LCELL( _EQ083);
  _EQ083 = !ARD2 &  _LC1_C8 &  _LC5_C11
         #  ARD1 & !ARD2 &  _LC1_C8
         # !ARD1 & !ARD2 &  _LC5_C11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:156|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ084);
  _EQ084 =  ARD2 &  _LC1_B9 &  _LC6_C7
         #  ARD1 &  ARD2 &  _LC6_C7
         # !ARD1 &  ARD2 &  _LC1_B9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC5_A17', type is buried 
-- synthesized logic cell 
_LC5_A17 = LCELL( _EQ085);
  _EQ085 =  ARD0 &  _LC2_A17
         # !ARD0 &  _LC3_A17;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC7_A17', type is buried 
-- synthesized logic cell 
_LC7_A17 = LCELL( _EQ086);
  _EQ086 =  ARD0 &  _LC4_A17
         # !ARD0 &  _LC1_A17;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC8_A14', type is buried 
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ087);
  _EQ087 =  ARD0 &  _LC2_A14
         # !ARD0 &  _LC1_A14;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC7_A14', type is buried 
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ088);
  _EQ088 =  ARD0 &  _LC3_A14
         # !ARD0 &  _LC4_A14;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ089);
  _EQ089 = !ARD2 &  _LC5_A17 &  _LC7_A17
         #  ARD1 & !ARD2 &  _LC5_A17
         # !ARD1 & !ARD2 &  _LC7_A17;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:177|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ090);
  _EQ090 =  ARD2 &  _LC7_A14 &  _LC8_A14
         #  ARD1 &  ARD2 &  _LC8_A14
         # !ARD1 &  ARD2 &  _LC7_A14;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC2_A9', type is buried 
-- synthesized logic cell 
_LC2_A9  = LCELL( _EQ091);
  _EQ091 =  ARD0 &  _LC4_A9
         # !ARD0 &  _LC6_A9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC3_A8', type is buried 
-- synthesized logic cell 
_LC3_A8  = LCELL( _EQ092);
  _EQ092 =  ARD0 &  _LC8_A8
         # !ARD0 &  _LC2_A8;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ093);
  _EQ093 =  ARD0 &  _LC1_A10
         # !ARD0 &  _LC1_A8;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_A9', type is buried 
-- synthesized logic cell 
_LC1_A9  = LCELL( _EQ094);
  _EQ094 =  ARD0 &  _LC1_A12
         # !ARD0 &  _LC7_A9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = LCELL( _EQ095);
  _EQ095 = !ARD2 &  _LC2_A9 &  _LC3_A8
         #  ARD1 & !ARD2 &  _LC2_A9
         # !ARD1 & !ARD2 &  _LC3_A8;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:198|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ096);
  _EQ096 =  ARD2 &  _LC1_A9 &  _LC4_A8
         #  ARD1 &  ARD2 &  _LC4_A8
         # !ARD1 &  ARD2 &  _LC1_A9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_C19', type is buried 
-- synthesized logic cell 
_LC4_C19 = LCELL( _EQ097);
  _EQ097 =  ARD0 &  _LC2_C19
         # !ARD0 &  _LC3_C19;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC5_C19', type is buried 
-- synthesized logic cell 
_LC5_C19 = LCELL( _EQ098);
  _EQ098 =  ARD0 &  _LC7_C19
         # !ARD0 &  _LC1_C19;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_C16', type is buried 
-- synthesized logic cell 
_LC4_C16 = LCELL( _EQ099);
  _EQ099 =  ARD0 &  _LC2_C16
         # !ARD0 &  _LC1_C16;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC6_C16', type is buried 
-- synthesized logic cell 
_LC6_C16 = LCELL( _EQ100);
  _EQ100 =  ARD0 &  _LC8_C16
         # !ARD0 &  _LC3_C16;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = LCELL( _EQ101);
  _EQ101 = !ARD2 &  _LC4_C19 &  _LC5_C19
         #  ARD1 & !ARD2 &  _LC4_C19
         # !ARD1 & !ARD2 &  _LC5_C19;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:219|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC7_C16', type is buried 
_LC7_C16 = LCELL( _EQ102);
  _EQ102 =  ARD2 &  _LC4_C16 &  _LC6_C16
         #  ARD1 &  ARD2 &  _LC4_C16
         # !ARD1 &  ARD2 &  _LC6_C16;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC3_C8', type is buried 
-- synthesized logic cell 
_LC3_C8  = LCELL( _EQ103);
  _EQ103 =  ARD0 &  _LC5_C8
         # !ARD0 &  _LC4_C8;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC7_C12', type is buried 
-- synthesized logic cell 
_LC7_C12 = LCELL( _EQ104);
  _EQ104 =  ARD0 &  _LC8_C12
         # !ARD0 &  _LC2_C12;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC6_C12', type is buried 
-- synthesized logic cell 
_LC6_C12 = LCELL( _EQ105);
  _EQ105 =  ARD0 &  _LC1_C12
         # !ARD0 &  _LC6_C2;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC5_C7', type is buried 
-- synthesized logic cell 
_LC5_C7  = LCELL( _EQ106);
  _EQ106 =  ARD0 &  _LC3_C7
         # !ARD0 &  _LC4_C7;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC3_C12', type is buried 
_LC3_C12 = LCELL( _EQ107);
  _EQ107 = !ARD2 &  _LC3_C8 &  _LC7_C12
         #  ARD1 & !ARD2 &  _LC3_C8
         # !ARD1 & !ARD2 &  _LC7_C12;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:240|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = LCELL( _EQ108);
  _EQ108 =  ARD2 &  _LC5_C7 &  _LC6_C12
         #  ARD1 &  ARD2 &  _LC6_C12
         # !ARD1 &  ARD2 &  _LC5_C7;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_B11', type is buried 
-- synthesized logic cell 
_LC4_B11 = LCELL( _EQ109);
  _EQ109 =  ARD0 &  _LC6_B11
         # !ARD0 &  _LC5_B11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC3_B11', type is buried 
-- synthesized logic cell 
_LC3_B11 = LCELL( _EQ110);
  _EQ110 =  ARD0 &  _LC7_B11
         # !ARD0 &  _LC2_B11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_B10', type is buried 
-- synthesized logic cell 
_LC4_B10 = LCELL( _EQ111);
  _EQ111 =  ARD0 &  _LC1_B10
         # !ARD0 &  _LC2_B10;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC2_B9', type is buried 
-- synthesized logic cell 
_LC2_B9  = LCELL( _EQ112);
  _EQ112 =  ARD0 &  _LC3_B9
         # !ARD0 &  _LC5_B9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ113);
  _EQ113 = !ARD2 &  _LC3_B11 &  _LC4_B11
         #  ARD1 & !ARD2 &  _LC4_B11
         # !ARD1 & !ARD2 &  _LC3_B11;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:261|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ114);
  _EQ114 =  ARD2 &  _LC2_B9 &  _LC4_B10
         #  ARD1 &  ARD2 &  _LC4_B10
         # !ARD1 &  ARD2 &  _LC2_B9;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ115);
  _EQ115 =  ARD0 &  _LC6_B18
         # !ARD0 &  _LC5_B18;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC2_B18', type is buried 
-- synthesized logic cell 
_LC2_B18 = LCELL( _EQ116);
  _EQ116 =  ARD0 &  _LC7_B18
         # !ARD0 &  _LC4_B18;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC5_B15', type is buried 
-- synthesized logic cell 
_LC5_B15 = LCELL( _EQ117);
  _EQ117 =  ARD0 &  _LC2_B15
         # !ARD0 &  _LC3_B15;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC4_B15', type is buried 
-- synthesized logic cell 
_LC4_B15 = LCELL( _EQ118);
  _EQ118 =  ARD0 &  _LC1_B15
         # !ARD0 &  _LC8_B15;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ119);
  _EQ119 = !ARD2 &  _LC2_B18 &  _LC3_B18
         #  ARD1 & !ARD2 &  _LC3_B18
         # !ARD1 & !ARD2 &  _LC2_B18;

-- Node name is '|ALTDPRAM:7|lpm_mux:mux|muxlut:282|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ120);
  _EQ120 =  ARD2 &  _LC4_B15 &  _LC5_B15
         #  ARD1 &  ARD2 &  _LC5_B15
         # !ARD1 &  ARD2 &  _LC4_B15;

-- Node name is '|ALTDPRAM:7|xql0' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ121);
  _EQ121 =  _LC5_A7 & !RD
         #  _LC1_A11 &  RD
         #  _LC2_A7 &  RD;

-- Node name is '|ALTDPRAM:7|xql1' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC7_C11', type is buried 
_LC7_C11 = LCELL( _EQ122);
  _EQ122 =  _LC7_C11 & !RD
         #  _LC4_C11 &  RD
         #  _LC3_C11 &  RD;

-- Node name is '|ALTDPRAM:7|xql2' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = LCELL( _EQ123);
  _EQ123 =  _LC5_A14 & !RD
         #  _LC6_A14 &  RD
         #  _LC6_A17 &  RD;

-- Node name is '|ALTDPRAM:7|xql3' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ124);
  _EQ124 =  _LC6_A8 & !RD
         #  _LC7_A8 &  RD
         #  _LC5_A8 &  RD;

-- Node name is '|ALTDPRAM:7|xql4' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC5_C16', type is buried 
_LC5_C16 = LCELL( _EQ125);
  _EQ125 =  _LC5_C16 & !RD
         #  _LC7_C16 &  RD
         #  _LC6_C19 &  RD;

-- Node name is '|ALTDPRAM:7|xql5' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = LCELL( _EQ126);
  _EQ126 =  _LC5_C12 & !RD
         #  _LC4_C12 &  RD
         #  _LC3_C12 &  RD;

-- Node name is '|ALTDPRAM:7|xql6' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ127);
  _EQ127 =  _LC3_B10 & !RD
         #  _LC5_B10 &  RD
         #  _LC1_B11 &  RD;

-- Node name is '|ALTDPRAM:7|xql7' from file "altdpram.tdf" line 210, column 7
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = LCELL( _EQ128);
  _EQ128 =  _LC6_B15 & !RD
         #  _LC7_B15 &  RD
         #  _LC1_B18 &  RD;

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:8' = '|LPM_COUNTER:8|f8count:p8c0|QA' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFFE( _EQ129, GLOBAL( clk), GLOBAL(!aclr),  VCC,  VCC);
  _EQ129 = !_LC1_C13 & !load;

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:7' = '|LPM_COUNTER:8|f8count:p8c0|QB' 
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = DFFE( _EQ130, GLOBAL( clk), GLOBAL(!aclr),  VCC,  VCC);
  _EQ130 = !_LC1_C13 &  _LC7_C13 & !load
         #  _LC1_C13 & !_LC7_C13 & !load;

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:6' = '|LPM_COUNTER:8|f8count:p8c0|QC' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = DFFE( _EQ131, GLOBAL( clk), GLOBAL(!aclr),  VCC,  VCC);
  _EQ131 =  _LC3_C13 & !_LC7_C13 & !load
         # !_LC1_C13 &  _LC3_C13 & !load
         #  _LC1_C13 & !_LC3_C13 &  _LC7_C13 & !load;



Project Information                                 e:\term3\lab20\regfile.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 18,866K
