{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499236938225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499236938233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:42:18 2017 " "Processing started: Wed Jul 05 14:42:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499236938233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236938233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236938233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1499236938757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx7to7 " "Found entity 1: my_uart_rx7to7" {  } { { "uart_rx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top7to7 " "Found entity 1: uart_top7to7" {  } { { "uart_top7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx7to7 " "Found entity 1: my_uart_tx7to7" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/data_deal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948196 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499236948199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "check_pin.v(34) " "Verilog HDL warning at check_pin.v(34): extended using \"x\" or \"z\"" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499236948204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "check_pin.v(112) " "Verilog HDL warning at check_pin.v(112): extended using \"x\" or \"z\"" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499236948205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file check_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_pin " "Found entity 1: check_pin" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499236948205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(160) " "Verilog HDL Implicit Net warning at top.v(160): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499236948328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(107) " "Verilog HDL or VHDL warning at top.v(107): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499236948359 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_uart7bit top.v(119) " "Verilog HDL or VHDL warning at top.v(119): object \"enable_uart7bit\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499236948359 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(221) " "Verilog HDL Case Statement information at top.v(221): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1499236948366 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(268) " "Verilog HDL assignment warning at top.v(268): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948366 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948540 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948541 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948542 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948542 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948542 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236948542 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499236948602 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_instance " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_instance\"" {  } { { "top.v" "spi_ctrl_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance " "Elaborating entity \"spi_master\" for hierarchy \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\"" {  } { { "spi_ctrl.v" "spi_master_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top7to7 uart_top7to7:uart_top7to7 " "Elaborating entity \"uart_top7to7\" for hierarchy \"uart_top7to7:uart_top7to7\"" {  } { { "top.v" "uart_top7to7" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx7to7 uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst " "Elaborating entity \"my_uart_tx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst\"" {  } { { "uart_top7to7.v" "tx_inst" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(68) " "Verilog HDL assignment warning at uart_tx7to7.v(68): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(69) " "Verilog HDL assignment warning at uart_tx7to7.v(69): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(70) " "Verilog HDL assignment warning at uart_tx7to7.v(70): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(71) " "Verilog HDL assignment warning at uart_tx7to7.v(71): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(72) " "Verilog HDL assignment warning at uart_tx7to7.v(72): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(73) " "Verilog HDL assignment warning at uart_tx7to7.v(73): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(74) " "Verilog HDL assignment warning at uart_tx7to7.v(74): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948703 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst " "Elaborating entity \"my_uart_rx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\"" {  } { { "uart_top7to7.v" "rx_inst" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal uart_top7to7:uart_top7to7\|data_deal:data_deal " "Elaborating entity \"data_deal\" for hierarchy \"uart_top7to7:uart_top7to7\|data_deal:data_deal\"" {  } { { "uart_top7to7.v" "data_deal" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pin check_pin:check_pin_instance " "Elaborating entity \"check_pin\" for hierarchy \"check_pin:check_pin_instance\"" {  } { { "top.v" "check_pin_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499236948754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 check_pin.v(34) " "Verilog HDL assignment warning at check_pin.v(34): truncated value with size 32 to match size of target (8)" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948755 "|top|check_pin:check_pin_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 check_pin.v(112) " "Verilog HDL assignment warning at check_pin.v(112): truncated value with size 32 to match size of target (8)" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499236948755 "|top|check_pin:check_pin_instance"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[0\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[0\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[1\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[1\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[2\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[2\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[3\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[3\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[4\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[4\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[5\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[5\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[6\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[6\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[7\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[7\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499236949115 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1499236949115 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[54\] " "bidirectional pin \"BusB\[54\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[61\] " "bidirectional pin \"BusB\[61\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[85\] " "bidirectional pin \"BusC\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[8\] " "bidirectional pin \"BusA\[8\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "bidirectional pin \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "bidirectional pin \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "bidirectional pin \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "bidirectional pin \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "bidirectional pin \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[14\] " "bidirectional pin \"BusA\[14\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[15\] " "bidirectional pin \"BusA\[15\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "bidirectional pin \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[55\] " "bidirectional pin \"BusB\[55\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[56\] " "bidirectional pin \"BusB\[56\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[58\] " "bidirectional pin \"BusB\[58\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[59\] " "bidirectional pin \"BusB\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[60\] " "bidirectional pin \"BusB\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[84\] " "bidirectional pin \"BusC\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[86\] " "bidirectional pin \"BusC\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[88\] " "bidirectional pin \"BusC\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[89\] " "bidirectional pin \"BusC\[89\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[90\] " "bidirectional pin \"BusC\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499236949653 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1499236949653 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sm_miso spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\|spi_rx_dbr\[0\] " "Converted the fan-out from the tri-state buffer \"sm_miso\" to the node \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\|spi_rx_dbr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 86 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1499236949662 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs232_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state " "Converted the fan-out from the tri-state buffer \"rs232_rx7to7\" to the node \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state\" into an OR gate" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 93 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1499236949662 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1499236949662 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 41 -1 0 } } { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 8 -1 0 } } { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 47 -1 0 } } { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 99 -1 0 } } { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 190 -1 0 } } { "uart_rx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx.v" 42 -1 0 } } { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 19 -1 0 } } { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 41 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1499236949879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499236950181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "494 " "Implemented 494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499236950864 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499236950864 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1499236950864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499236950864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499236950864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.map.smsg " "Generated suppressed messages file C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236952006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499236952067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:42:32 2017 " "Processing ended: Wed Jul 05 14:42:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499236952067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499236952067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499236952067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499236952067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1499236958235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499236958244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:42:35 2017 " "Processing started: Wed Jul 05 14:42:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499236958244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499236958244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499236958245 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499236959911 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1499236959937 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1499236959939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499236960115 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499236960191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499236960407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499236960407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499236960911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499236961036 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1499236961764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1499236961764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1499236961764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1499236961764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1499236961764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499236961764 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 32 " "No exact pin location assignment(s) for 20 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1499236961947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499236962409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499236962425 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1499236962521 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1499236962521 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 check_pin:check_pin_instance\|tx_start " "   1.000 check_pin:check_pin_instance\|tx_start" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg " "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_tx:my_uart_tx\|tx_complete_reg " "   1.000 my_uart_tx:my_uart_tx\|tx_complete_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     rs232_rx " "   1.000     rs232_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_rx_reg " "   1.000 speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_tx_reg " "   1.000 speed_select:speed_select\|buad_clk_tx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 spi_ctrl:spi_ctrl_instance\|spi_clk " "   1.000 spi_ctrl:spi_ctrl_instance\|spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1499236962522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1499236962522 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499236962642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499236962648 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1499236962713 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1499236962763 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi_ctrl:spi_ctrl_instance\|spi_clk Global clock " "Automatically promoted some destinations of signal \"spi_ctrl:spi_ctrl_instance\|spi_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_ctrl:spi_ctrl_instance\|spi_clk " "Destination \"spi_ctrl:spi_ctrl_instance\|spi_clk\" may be non-global or may not use global clock" {  } { { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1499236962764 ""}  } { { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 19 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1499236962764 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_rx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_rx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1499236962764 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_tx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_tx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 110 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1499236962764 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1499236962764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1499236962772 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1499236962847 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1499236962889 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1499236962891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1499236962891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499236962891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 0 0 20 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 20 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1499236962918 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1499236962918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499236962918 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 32 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1499236962919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 32 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1499236962919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1499236962919 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499236962919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499236963062 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1499236963192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499236963645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499236964152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499236964219 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499236965468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499236965469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499236965505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1499236965844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499236965844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1499236966130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499236966130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499236966134 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1499236966253 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499236966279 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[8\] a permanently disabled " "Pin BusA\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[8] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 745 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[9\] a permanently disabled " "Pin BusA\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[9] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 746 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[10\] a permanently disabled " "Pin BusA\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[10] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 747 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[11\] a permanently disabled " "Pin BusA\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[11] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 748 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[12\] a permanently disabled " "Pin BusA\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[12] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 749 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[13\] a permanently disabled " "Pin BusA\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[13] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 750 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[14\] a permanently disabled " "Pin BusA\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[14] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 751 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[15\] a permanently disabled " "Pin BusA\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[15] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 752 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[16\] a permanently disabled " "Pin BusA\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusA[16] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 753 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[55\] a permanently disabled " "Pin BusB\[55\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[55] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 755 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[56\] a permanently disabled " "Pin BusB\[56\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[56] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 756 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[58\] a permanently disabled " "Pin BusB\[58\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[58] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 757 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[59\] a permanently disabled " "Pin BusB\[59\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[59] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[60\] a permanently disabled " "Pin BusB\[60\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[60] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 759 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[84\] a permanently disabled " "Pin BusC\[84\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[84] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 761 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[86\] a permanently disabled " "Pin BusC\[86\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[86] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 763 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[88\] a permanently disabled " "Pin BusC\[88\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[88] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[89\] a permanently disabled " "Pin BusC\[89\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[89] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[90\] a permanently disabled " "Pin BusC\[90\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[90] } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[54\] a permanently disabled " "Pin BusB\[54\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[54] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[54\]" } } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 754 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[61\] a permanently disabled " "Pin BusB\[61\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusB[61] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[61\]" } } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 760 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[85\] a permanently disabled " "Pin BusC\[85\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { BusC[85] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[85\]" } } } } { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/" { { 0 { 0 ""} 0 762 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1499236966360 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1499236966360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.fit.smsg " "Generated suppressed messages file C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499236966585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499236966625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:42:46 2017 " "Processing ended: Wed Jul 05 14:42:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499236966625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499236966625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499236966625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499236966625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499236973200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499236973207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:42:53 2017 " "Processing started: Wed Jul 05 14:42:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499236973207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499236973207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499236973207 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499236973903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499236973921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499236974179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:42:54 2017 " "Processing ended: Wed Jul 05 14:42:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499236974179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499236974179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499236974179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499236974179 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499236974947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499236978975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499236978985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:42:57 2017 " "Processing started: Wed Jul 05 14:42:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499236978985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236978985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236978985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1499236979546 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236979681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236979742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236979742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236979813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980209 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance\|spi_clk spi_ctrl:spi_ctrl_instance\|spi_clk " "create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance\|spi_clk spi_ctrl:spi_ctrl_instance\|spi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg " "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232_rx rs232_rx " "create_clock -period 1.000 -name rs232_rx rs232_rx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_tx_reg speed_select:speed_select\|buad_clk_tx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_tx_reg speed_select:speed_select\|buad_clk_tx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_tx:my_uart_tx\|tx_complete_reg my_uart_tx:my_uart_tx\|tx_complete_reg " "create_clock -period 1.000 -name my_uart_tx:my_uart_tx\|tx_complete_reg my_uart_tx:my_uart_tx\|tx_complete_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name check_pin:check_pin_instance\|tx_start check_pin:check_pin_instance\|tx_start " "create_clock -period 1.000 -name check_pin:check_pin_instance\|tx_start check_pin:check_pin_instance\|tx_start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1499236980211 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980211 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1499236980227 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1499236980260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.454 " "Worst-case setup slack is -8.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.454           -1121.971 clk  " "   -8.454           -1121.971 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.283            -236.881 spi_ctrl:spi_ctrl_instance\|spi_clk  " "   -7.283            -236.881 spi_ctrl:spi_ctrl_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.413             -15.558 my_uart_tx:my_uart_tx\|tx_complete_reg  " "   -5.413             -15.558 my_uart_tx:my_uart_tx\|tx_complete_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.980             -84.942 speed_select:speed_select\|buad_clk_rx_reg  " "   -4.980             -84.942 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.811             -37.148 speed_select:speed_select\|buad_clk_tx_reg  " "   -4.811             -37.148 speed_select:speed_select\|buad_clk_tx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg  " "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.414 " "Worst-case hold slack is -2.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.414              -2.414 speed_select:speed_select\|buad_clk_tx_reg  " "   -2.414              -2.414 speed_select:speed_select\|buad_clk_tx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845              -3.108 clk  " "   -1.845              -3.108 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -5.208 speed_select:speed_select\|buad_clk_rx_reg  " "   -0.651              -5.208 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk  " "    1.668               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.736               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg  " "    1.736               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.260 " "Worst-case recovery slack is -5.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.260              -5.260 rs232_rx  " "   -5.260              -5.260 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.014              -5.014 check_pin:check_pin_instance\|tx_start  " "   -5.014              -5.014 check_pin:check_pin_instance\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.910            -391.057 clk  " "   -3.910            -391.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023              -9.069 my_uart_tx:my_uart_tx\|tx_complete_reg  " "   -3.023              -9.069 my_uart_tx:my_uart_tx\|tx_complete_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983             -11.443 speed_select:speed_select\|buad_clk_tx_reg  " "   -2.983             -11.443 speed_select:speed_select\|buad_clk_tx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790             -75.182 spi_ctrl:spi_ctrl_instance\|spi_clk  " "   -2.790             -75.182 spi_ctrl:spi_ctrl_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.399               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    2.399               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.453 " "Worst-case removal slack is -2.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453              -2.453 speed_select:speed_select\|buad_clk_rx_reg  " "   -2.453              -2.453 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.139 check_pin:check_pin_instance\|tx_start  " "   -0.139              -0.139 check_pin:check_pin_instance\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 speed_select:speed_select\|buad_clk_tx_reg  " "    1.308               0.000 speed_select:speed_select\|buad_clk_tx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk  " "    1.460               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.961               0.000 clk  " "    2.961               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.469               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg  " "    3.469               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.706               0.000 rs232_rx  " "    5.706               0.000 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 rs232_rx  " "   -2.289              -2.289 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 check_pin:check_pin_instance\|tx_start  " "    0.234               0.000 check_pin:check_pin_instance\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg  " "    0.234               0.000 my_uart_tx:my_uart_tx\|tx_complete_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_tx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_tx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk  " "    0.234               0.000 spi_ctrl:spi_ctrl_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1499236980284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980284 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499236980898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:43:00 2017 " "Processing ended: Wed Jul 05 14:43:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499236980898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499236980898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499236980898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236980898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1499236986344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499236986351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:43:06 2017 " "Processing started: Wed Jul 05 14:43:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499236986351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1499236986351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1499236986351 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "top.vo top_v.sdo C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/simulation/modelsim/ simulation " "Generated files \"top.vo\" and \"top_v.sdo\" in directory \"C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1499236987540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499236987574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:43:07 2017 " "Processing ended: Wed Jul 05 14:43:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499236987574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499236987574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499236987574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1499236987574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1499236988217 ""}
