<!DOCTYPE html>
<html lang="zh-cn" dir="ltr">
    <head><meta charset='utf-8'>
<meta name='viewport' content='width=device-width, initial-scale=1'><meta name='description' content="0 ÂèÇËÄÉ [vector-isa-support]([PATCH -next v20 00/26] riscv: Add vector ISA support - Andy Chiu (kernel.org))\n[vector-1.0-spec](riscv/riscv-v-spec: Working draft of the proposed RISC-V V vector extension (github.com))\n[vector-1.0Ëß£ËØª](„Äê‰∏™‰∫∫Á¨îËÆ∞„ÄëRISC-V &ldquo;V&rdquo; Vector Extension Version 1.0 - Áü•‰πé (zhihu.com))\n1 ËÉåÊôØ [PATCH -next v21 00/27] riscv: Add vector ISA support - Andy Chiu (kernel.org)Âú®Ëøô‰∏™ÂÆûÁé∞‰∏≠ÔºåÊúâ‰∏Ä‰∫õÂÅáËÆæÔºö\n">
<title>Vector Isa Support</title>

<link rel='canonical' href='https://zcxggmu.github.io/p/vector-isa-support/'>

<link rel="stylesheet" href="/scss/style.min.663803bebe609202d5b39d848f2d7c2dc8b598a2d879efa079fa88893d29c49c.css"><meta property='og:title' content="Vector Isa Support">
<meta property='og:description' content="0 ÂèÇËÄÉ [vector-isa-support]([PATCH -next v20 00/26] riscv: Add vector ISA support - Andy Chiu (kernel.org))\n[vector-1.0-spec](riscv/riscv-v-spec: Working draft of the proposed RISC-V V vector extension (github.com))\n[vector-1.0Ëß£ËØª](„Äê‰∏™‰∫∫Á¨îËÆ∞„ÄëRISC-V &ldquo;V&rdquo; Vector Extension Version 1.0 - Áü•‰πé (zhihu.com))\n1 ËÉåÊôØ [PATCH -next v21 00/27] riscv: Add vector ISA support - Andy Chiu (kernel.org)Âú®Ëøô‰∏™ÂÆûÁé∞‰∏≠ÔºåÊúâ‰∏Ä‰∫õÂÅáËÆæÔºö\n">
<meta property='og:url' content='https://zcxggmu.github.io/p/vector-isa-support/'>
<meta property='og:site_name' content='zcxGGmu'>
<meta property='og:type' content='article'><meta property='article:section' content='Post' /><meta property='article:published_time' content='2024-10-17T10:00:38&#43;08:00'/><meta property='article:modified_time' content='2024-10-17T10:00:38&#43;08:00'/>
<meta name="twitter:title" content="Vector Isa Support">
<meta name="twitter:description" content="0 ÂèÇËÄÉ [vector-isa-support]([PATCH -next v20 00/26] riscv: Add vector ISA support - Andy Chiu (kernel.org))\n[vector-1.0-spec](riscv/riscv-v-spec: Working draft of the proposed RISC-V V vector extension (github.com))\n[vector-1.0Ëß£ËØª](„Äê‰∏™‰∫∫Á¨îËÆ∞„ÄëRISC-V &ldquo;V&rdquo; Vector Extension Version 1.0 - Áü•‰πé (zhihu.com))\n1 ËÉåÊôØ [PATCH -next v21 00/27] riscv: Add vector ISA support - Andy Chiu (kernel.org)Âú®Ëøô‰∏™ÂÆûÁé∞‰∏≠ÔºåÊúâ‰∏Ä‰∫õÂÅáËÆæÔºö\n">
    <link rel="shortcut icon" href="/favicon.ico" />

    </head>
    <body class="
    article-page
    ">
    <script>
        (function() {
            const colorSchemeKey = 'StackColorScheme';
            if(!localStorage.getItem(colorSchemeKey)){
                localStorage.setItem(colorSchemeKey, "auto");
            }
        })();
    </script><script>
    (function() {
        const colorSchemeKey = 'StackColorScheme';
        const colorSchemeItem = localStorage.getItem(colorSchemeKey);
        const supportDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches === true;

        if (colorSchemeItem == 'dark' || colorSchemeItem === 'auto' && supportDarkMode) {
            

            document.documentElement.dataset.scheme = 'dark';
        } else {
            document.documentElement.dataset.scheme = 'light';
        }
    })();
</script>
<div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky ">
    <button class="hamburger hamburger--spin" type="button" id="toggle-menu" aria-label="ÂàáÊç¢ËèúÂçï">
        <span class="hamburger-box">
            <span class="hamburger-inner"></span>
        </span>
    </button>

    <header>
        
            
            <figure class="site-avatar">
                <a href="/">
                
                    
                    
                    
                        
                        <img src="/img/avatar_hu16968365064894999835.png" width="300"
                            height="300" class="site-logo" loading="lazy" alt="Avatar">
                    
                
                </a>
                
                    <span class="emoji">üç•</span>
                
            </figure>
            
        
        
        <div class="site-meta">
            <h1 class="site-name"><a href="/">zcxGGmu</a></h1>
            <h2 class="site-description">riscv, linux-kernel/kvm, llm-app/infer</h2>
        </div>
    </header><ol class="menu-social">
            
                <li>
                    <a 
                        href='https://github.com/zcxGGmu'
                        target="_blank"
                        title="GitHub"
                        rel="me"
                    >
                        
                        
                            <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
  <path d="M9 19c-4.3 1.4 -4.3 -2.5 -6 -3m12 5v-3.5c0 -1 .1 -1.4 -.5 -2c2.8 -.3 5.5 -1.4 5.5 -6a4.6 4.6 0 0 0 -1.3 -3.2a4.2 4.2 0 0 0 -.1 -3.2s-1.1 -.3 -3.5 1.3a12.3 12.3 0 0 0 -6.2 0c-2.4 -1.6 -3.5 -1.3 -3.5 -1.3a4.2 4.2 0 0 0 -.1 3.2a4.6 4.6 0 0 0 -1.3 3.2c0 4.6 2.7 5.7 5.5 6c-.6 .6 -.6 1.2 -.5 2v3.5" />
</svg>



                        
                    </a>
                </li>
            
                <li>
                    <a 
                        href='https://twitter.com'
                        target="_blank"
                        title="Twitter"
                        rel="me"
                    >
                        
                        
                            <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
  <path d="M22 4.01c-1 .49 -1.98 .689 -3 .99c-1.121 -1.265 -2.783 -1.335 -4.38 -.737s-2.643 2.06 -2.62 3.737v1c-3.245 .083 -6.135 -1.395 -8 -4c0 0 -4.182 7.433 4 11c-1.872 1.247 -3.739 2.088 -6 2c3.308 1.803 6.913 2.423 10.034 1.517c3.58 -1.04 6.522 -3.723 7.651 -7.742a13.84 13.84 0 0 0 .497 -3.753c-.002 -.249 1.51 -2.772 1.818 -4.013z" />
</svg>



                        
                    </a>
                </li>
            
        </ol><ol class="menu" id="main-menu">
        
        
        
        <li >
            <a href='/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <polyline points="5 12 3 12 12 3 21 12 19 12" />
  <path d="M5 12v7a2 2 0 0 0 2 2h10a2 2 0 0 0 2 -2v-7" />
  <path d="M9 21v-6a2 2 0 0 1 2 -2h2a2 2 0 0 1 2 2v6" />
</svg>



                
                <span>‰∏ªÈ°µ</span>
            </a>
        </li>
        
        
        <li >
            <a href='/%E5%85%B3%E4%BA%8E/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="12" cy="7" r="4" />
  <path d="M6 21v-2a4 4 0 0 1 4 -4h4a4 4 0 0 1 4 4v2" />
</svg>



                
                <span>ÂÖ≥‰∫é</span>
            </a>
        </li>
        
        
        <li >
            <a href='/archives/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <rect x="3" y="4" width="18" height="4" rx="2" />
  <path d="M5 8v10a2 2 0 0 0 2 2h10a2 2 0 0 0 2 -2v-10" />
  <line x1="10" y1="12" x2="14" y2="12" />
</svg>



                
                <span>Archives</span>
            </a>
        </li>
        
        
        <li >
            <a href='/search/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="10" cy="10" r="7" />
  <line x1="21" y1="21" x2="15" y2="15" />
</svg>



                
                <span>Search</span>
            </a>
        </li>
        
        
        <li >
            <a href='/links/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <path d="M10 14a3.5 3.5 0 0 0 5 0l4 -4a3.5 3.5 0 0 0 -5 -5l-.5 .5" />
  <path d="M14 10a3.5 3.5 0 0 0 -5 0l-4 4a3.5 3.5 0 0 0 5 5l.5 -.5" />
</svg>



                
                <span>Links</span>
            </a>
        </li>
        
        <li class="menu-bottom-section">
            <ol class="menu">

                
                    <li id="dark-mode-toggle">
                        <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="8" cy="12" r="2" />
  <rect x="2" y="6" width="20" height="12" rx="6" />
</svg>



                        <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="16" cy="12" r="2" />
  <rect x="2" y="6" width="20" height="12" rx="6" />
</svg>



                        <span>ÊöóËâ≤Ê®°Âºè</span>
                    </li>
                
            </ol>
        </li>
    </ol>
</aside>

    <aside class="sidebar right-sidebar sticky">
        
            
                
    <section class="widget archives">
        <div class="widget-icon">
            <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <line x1="5" y1="9" x2="19" y2="9" />
  <line x1="5" y1="15" x2="19" y2="15" />
  <line x1="11" y1="4" x2="7" y2="20" />
  <line x1="17" y1="4" x2="13" y2="20" />
</svg>



        </div>
        <h2 class="widget-title section-title">ÁõÆÂΩï</h2>
        
        <div class="widget--toc">
            <nav id="TableOfContents">
  <ul>
    <li><a href="#0-ÂèÇËÄÉ">0 ÂèÇËÄÉ</a></li>
    <li><a href="#1-ËÉåÊôØ">1 ËÉåÊôØ</a></li>
    <li><a href="#2-Ëß£Êûê">2 Ëß£Êûê</a>
      <ul>
        <li><a href="#21-vector_trap">2.1 vector_trap</a>
          <ul>
            <li><a href="#isa">ISA</a></li>
            <li><a href="#fpsimd_state">fpsimd_state</a></li>
            <li><a href="#trap_controlhandle">trap_control/handle</a></li>
          </ul>
        </li>
        <li><a href="#22-vector_context_switch">2.2 vector_context_switch</a>
          <ul>
            <li><a href="#kernel-context_saverestore">kernel: context_save/restore</a></li>
            <li><a href="#kvm-context_saverestore">kvm: context_save/restore</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav>
        </div>
    </section>

            
        
    </aside>


            <main class="main full-width">
    <article class="main-article">
    <header class="article-header">

    <div class="article-details">
    

    <div class="article-title-wrapper">
        <h2 class="article-title">
            <a href="/p/vector-isa-support/">Vector Isa Support</a>
        </h2>
    
        
    </div>

    
    
    
    
    <footer class="article-time">
        
            <div>
                <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <path d="M11.795 21h-6.795a2 2 0 0 1 -2 -2v-12a2 2 0 0 1 2 -2h12a2 2 0 0 1 2 2v4" />
  <circle cx="18" cy="18" r="4" />
  <path d="M15 3v4" />
  <path d="M7 3v4" />
  <path d="M3 11h16" />
  <path d="M18 16.496v1.504l1 1" />
</svg>
                <time class="article-time--published">2024-10-17</time>
            </div>
        

        
            <div>
                <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="12" cy="12" r="9" />
  <polyline points="12 7 12 12 15 15" />
</svg>



                <time class="article-time--reading">
                    ÈòÖËØªÊó∂Èïø: 7 ÂàÜÈíü
                </time>
            </div>
        
    </footer>
    

    
</div>

</header>

    <section class="article-content">
    
    
    <h1 id="0-ÂèÇËÄÉ">0 ÂèÇËÄÉ
</h1><ul>
<li>
<p>[vector-isa-support]([<a class="link" href="https://lore.kernel.org/all/20230518161949.11203-1-andy.chiu@sifive.com/"  target="_blank" rel="noopener"
    >PATCH -next v20 00/26] riscv: Add vector ISA support - Andy Chiu (kernel.org)</a>)</p>
</li>
<li>
<p>[vector-1.0-spec](<a class="link" href="https://github.com/riscv/riscv-v-spec"  target="_blank" rel="noopener"
    >riscv/riscv-v-spec: Working draft of the proposed RISC-V V vector extension (github.com)</a>)</p>
</li>
<li>
<p>[vector-1.0Ëß£ËØª](<a class="link" href="https://zhuanlan.zhihu.com/p/674158689"  target="_blank" rel="noopener"
    >„Äê‰∏™‰∫∫Á¨îËÆ∞„ÄëRISC-V &ldquo;V&rdquo; Vector Extension Version 1.0 - Áü•‰πé (zhihu.com)</a>)</p>
</li>
</ul>
<h1 id="1-ËÉåÊôØ">1 ËÉåÊôØ
</h1><p>[<a class="link" href="https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/"  target="_blank" rel="noopener"
    >PATCH -next v21 00/27] riscv: Add vector ISA support - Andy Chiu (kernel.org)</a>Âú®Ëøô‰∏™ÂÆûÁé∞‰∏≠ÔºåÊúâ‰∏Ä‰∫õÂÅáËÆæÔºö</p>
<ol>
<li>Êàë‰ª¨ÂÅáËÆæÁ≥ªÁªü‰∏≠ÁöÑÊâÄÊúâhartsÈÉΩÂÖ∑ÊúâÁõ∏ÂêåÁöÑISA„ÄÇ</li>
<li>ÈªòËÆ§ÊÉÖÂÜµ‰∏ãÔºåÊàë‰ª¨Âú®ÂÜÖÊ†∏ÂíåÁî®Êà∑Á©∫Èó¥‰∏≠Á¶ÅÁî®ÂêëÈáè„ÄÇÂè™ÊúâÂú®‰∏Ä‰∏™ÈùûÊ≥ïÊåá‰ª§Èô∑Èò±ÔºàÁ¨¨‰∏ÄÊ¨°‰ΩøÁî®Èô∑Èò±Ôºâ‰∏≠ÔºåÂÆûÈôÖÂºÄÂßãÊâßË°åÂêëÈáèÂêéÔºåÊâçÂêØÁî®Áî®Êà∑ÁöÑÂêëÈáè„ÄÇ</li>
<li>Êàë‰ª¨Ê£ÄÊµã &ldquo;riscv,isa&rdquo; Êù•Á°ÆÂÆöÊòØÂê¶ÊîØÊåÅÂêëÈáè„ÄÇ</li>
</ol>
<p>Êàë‰ª¨Âú®ÁªìÊûÑ‰Ωì <code>thread_struct</code> ‰∏≠ÂÆö‰πâ‰∫Ü‰∏Ä‰∏™Êñ∞ÁöÑÁªìÊûÑ‰Ωì <code>__riscv_v_ext_state</code>ÔºåÁî®‰∫é‰øùÂ≠ò/ÊÅ¢Â§ç‰∏éÂêëÈáèÁõ∏ÂÖ≥ÁöÑÂØÑÂ≠òÂô®„ÄÇÂÆÉÁî®‰∫éÂÜÖÊ†∏Á©∫Èó¥ÂíåÁî®Êà∑Á©∫Èó¥„ÄÇ</p>
<ul>
<li>Âú®ÂÜÖÊ†∏Á©∫Èó¥‰∏≠Ôºå<code>__riscv_v_ext_state</code> ‰∏≠ÁöÑ datap ÊåáÈíàÂ∞ÜË¢´ÂàÜÈÖçÁî®‰∫é‰øùÂ≠òÂêëÈáèÂØÑÂ≠òÂô®„ÄÇ</li>
<li>Âú®Áî®Êà∑Á©∫Èó¥‰∏≠Ôºö
<ul>
<li>Âú®Áî®Êà∑Á©∫Èó¥ÁöÑ‰ø°Âè∑Â§ÑÁêÜÂô®‰∏≠ÔºåËØ•ÁªìÊûÑ‰Ωì‰Ωç‰∫é <code>__riscv_ctx_hdr</code> ‰πãÂêéÔºåËØ•ÁªìÊûÑ‰ΩìÂµåÂÖ•Âú®fp‰øùÁïôÂå∫Âüü‰∏≠„ÄÇËøôÊòØ‰∏∫‰∫ÜÈÅøÂÖçABI‰∏≠Êñ≠„ÄÇÂπ∂‰∏îdatapÊåáÂêë <code>__riscv_v_ext_state</code> ÁöÑÊú´Â∞æ„ÄÇ</li>
<li>Âú®ptrace‰∏≠ÔºåÊï∞ÊçÆÂ∞ÜË¢´ÊîæÂÖ•ubuf‰∏≠ÔºåÊàë‰ª¨‰ΩøÁî® <code>riscv_vr_get()/riscv_vr_set()</code> ‰ªéubuf‰∏≠Ëé∑ÂèñÊàñËÆæÁΩÆ <code>__riscv_v_ext_state</code> Êï∞ÊçÆÁªìÊûÑÔºådatapÊåáÈíàÂ∞ÜË¢´Ê∏ÖÈõ∂ÔºåÂêëÈáèÂØÑÂ≠òÂô®Â∞ÜË¢´Â§çÂà∂Âà∞ubuf‰∏≠ <code>__riscv_v_ext_state</code> ÁªìÊûÑ‰ΩìÂêéÁöÑÂú∞ÂùÄ„ÄÇ</li>
</ul>
</li>
</ul>
<hr>
<p>ÈáçÁÇπÂÖ≥Ê≥®‰ª•‰∏ãÂá†ÁÇπÔºö</p>
<ul>
<li>vectorÁöÑTrapÂ§ÑÁêÜ</li>
<li>vectorÁöÑ‰∏ä‰∏ãÊñá‰øùÂ≠ò‰∏éÊÅ¢Â§ç</li>
</ul>
<h1 id="2-Ëß£Êûê">2 Ëß£Êûê
</h1><h2 id="21-vector_trap">2.1 vector_trap
</h2><h3 id="isa">ISA
</h3><p><img src="https://pic2.zhimg.com/v2-e7e8927ab88d08fdf59e5c6d7fdf3529_b.jpg"
	
	
	
	loading="lazy"
	
		alt="img"
	
	
></p>
<blockquote>
<ul>
<li><code>mstatus/sstatus</code></li>
</ul>
<p>A vector context status field, <code>VS</code>, is added to <code>mstatus[10:9]</code> and shadowed in <code>sstatus[10:9]</code>. It is defined analogously to the floating-point context status field, <code>FS</code>.</p>
<p><font color='red'><strong>Attempts to execute any vector instruction, or to access the vector CSRs, raise an illegal-instruction exception when <code>mstatus.VS</code> is set to Off.</strong></font></p>
<p>When <code>mstatus.VS</code> is set to Initial or Clean, executing any instruction that changes vector state, including the vector CSRs, will change <code>mstatus.VS</code> to Dirty. Implementations may also change <code>mstatus.VS</code> from Initial or Clean to Dirty at any time, even when there is no change in vector state.</p>
<ul>
<li><code>vsstatus</code></li>
</ul>
<p>When the hypervisor extension is present, a vector context status field, <code>VS</code>, is added to <code>vsstatus[10:9]</code>. It is defined analogously to the floating-point context status field, <code>FS</code>.</p>
<p><strong><font color='red'>When V=1, both <code>vsstatus.VS</code> and <code>mstatus.VS</code> are in effect: attempts to execute any vector instruction, or to access the vector CSRs, raise an illegal-instruction exception when either field is set to Off.</font></strong></p>
<p>When V=1 and neither <code>vsstatus.VS</code> nor <code>mstatus.VS</code> is set to Off, executing any instruction that changes vector state, including the vector CSRs, will change both <code>mstatus.VS</code> and <code>vsstatus.VS</code> to Dirty. Implementations may also change <code>mstatus.VS</code> or <code>vsstatus.VS</code> from Initial or Clean to Dirty at any time, even when there is no change in vector state.</p>
<p>If <code>vsstatus.VS</code> is Dirty, <code>vsstatus.SD</code> is 1; otherwise, <code>vsstatus.SD</code> is set in accordance with existing specifications.</p>
<p>If <code>mstatus.VS</code> is Dirty, <code>mstatus.SD</code> is 1; otherwise, <code>mstatus.SD</code> is set in accordance with existing specifications.</p>
<p>For implementations with a writable <code>misa.V</code> field, the <code>vsstatus.VS</code> field may exist even if <code>misa.V</code> is clear.</p>
</blockquote>
<hr>
<h3 id="fpsimd_state">fpsimd_state
</h3><div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="k">union</span> <span class="n">__riscv_fp_state</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">struct</span> <span class="n">__riscv_f_ext_state</span> <span class="n">f</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="k">struct</span> <span class="n">__riscv_d_ext_state</span> <span class="n">d</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="k">struct</span> <span class="n">__riscv_q_ext_state</span> <span class="n">q</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">};</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">struct</span> <span class="n">__riscv_v_ext_state</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vstart</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vl</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vtype</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vcsr</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vlenb</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="kt">void</span> <span class="o">*</span><span class="n">datap</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="cm">/*
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * In signal handler, datap will be set a correct user stack offset
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * and vector registers will be copied to the address of datap
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * pointer.
</span></span></span><span class="line"><span class="cl"><span class="cm">	 */</span>
</span></span><span class="line"><span class="cl"><span class="p">};</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>ËÄÉËôëÂà∞ <code>vector_context</code> ÁöÑÂ§ßÂ∞èÂèØËÉΩÂèòÂåñ‰∏îÂèØËÉΩÂæàÂ§ßÔºåÂÆÉ‰ª¨Ë¢´‰øùÂ≠òÂú®Âä®ÊÄÅÂàÜÈÖçÁöÑÂÜÖÂ≠ò‰∏≠ÔºåÁî±<code>__riscv_v_ext_state</code> ‰∏≠ÁöÑdatapÊåáÈíàÊåáÂêë„ÄÇ</p>
<h3 id="trap_controlhandle">trap_control/handle
</h3><p>ÊµÅÁ®ãÂ¶Ç‰∏ãÔºö</p>
<ul>
<li>
<p>Á≥ªÁªüÂêØÂä®Ôºå‰∏ª/‰ªéÊ†∏ÊãâËµ∑Êó∂ÔºåËÆæÁΩÆfpsimd‰∏∫OFFÁä∂ÊÄÅÔºõ</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="nf">SYM_CODE_START</span><span class="p">(</span><span class="n">_start_kernel</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="cm">/*
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * Disable FPU &amp; VECTOR to detect illegal usage of
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * floating point or vector in kernel space
</span></span></span><span class="line"><span class="cl"><span class="cm">	 */</span>
</span></span><span class="line"><span class="cl">	<span class="n">li</span> <span class="n">t0</span><span class="p">,</span> <span class="n">SR_FS_VS</span>
</span></span><span class="line"><span class="cl">	<span class="n">csrc</span> <span class="n">CSR_STATUS</span><span class="p">,</span> <span class="n">t0</span>
</span></span><span class="line"><span class="cl"><span class="cp">#ifdef CONFIG_SMP
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>	<span class="p">.</span><span class="n">global</span> <span class="n">secondary_start_sbi</span>
</span></span><span class="line"><span class="cl"><span class="nl">secondary_start_sbi</span><span class="p">:</span>
</span></span><span class="line"><span class="cl">	<span class="cm">/*
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * Disable FPU &amp; VECTOR to detect illegal usage of
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * floating point or vector in kernel space
</span></span></span><span class="line"><span class="cl"><span class="cm">	 */</span>
</span></span><span class="line"><span class="cl">	<span class="n">li</span> <span class="n">t0</span><span class="p">,</span> <span class="n">SR_FS_VS</span>
</span></span><span class="line"><span class="cl">	<span class="n">csrc</span> <span class="n">CSR_STATUS</span><span class="p">,</span> <span class="n">t0</span>
</span></span></code></pre></td></tr></table>
</div>
</div></li>
<li>
<p>ËøõÁ®ãÂú®Áî®Êà∑ÊÄÅÈ¶ñÊ¨°ÊâßË°åfpsimdÊåá‰ª§ÔºåÈô∑ÂÖ•Â§ÑÁêÜÂπ∂ËøîÂõûÔºö</p>
<p>ÂêëÈáèÂçïÂÖÉÈªòËÆ§ÊÉÖÂÜµ‰∏ãÂØπÊâÄÊúâÁî®Êà∑ËøõÁ®ãÈÉΩÊòØÁ¶ÅÁî®ÁöÑ„ÄÇÂõ†Ê≠§ÂΩìËøõÁ®ãÈ¶ñÊ¨°‰ΩøÁî®ÂêëÈáèÊó∂ÔºåÂÆÉ‰ºöÂõ†ÈùûÊ≥ïÊåá‰ª§ËÄåÈô∑ÂÖ•ÂÜÖÊ†∏„ÄÇÂè™ÊúâÂú®ÈÇ£‰πãÂêéÔºåÂÜÖÊ†∏Êâç‰ºö‰∏∫ËØ•Áî®Êà∑ËøõÁ®ãÂàÜÈÖçvector‰∏ä‰∏ãÊñáÔºåÂπ∂ÂºÄÂßãÁÆ°ÁêÜËØ•‰∏ä‰∏ãÊñá„ÄÇ</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span><span class="lnt">45
</span><span class="lnt">46
</span><span class="lnt">47
</span><span class="lnt">48
</span><span class="lnt">49
</span><span class="lnt">50
</span><span class="lnt">51
</span><span class="lnt">52
</span><span class="lnt">53
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="k">static</span> <span class="kt">int</span> <span class="nf">riscv_v_thread_zalloc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="kt">void</span> <span class="o">*</span><span class="n">datap</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="n">datap</span> <span class="o">=</span> <span class="nf">kzalloc</span><span class="p">(</span><span class="n">riscv_v_vsize</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">datap</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">vstate</span><span class="p">.</span><span class="n">datap</span> <span class="o">=</span> <span class="n">datap</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="nf">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">vstate</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nf">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">__riscv_v_ext_state</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">						    <span class="n">datap</span><span class="p">));</span>
</span></span><span class="line"><span class="cl">	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">bool</span> <span class="nf">riscv_v_first_use_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="n">epc</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">epc</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="n">u32</span> <span class="n">insn</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">badaddr</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/* Do not handle if V is not supported, or disabled */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ELF_HWCAP</span> <span class="o">&amp;</span> <span class="n">COMPAT_HWCAP_ISA_V</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/* If V has been enabled then it is not the first-use trap */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_v_vstate_query</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/* Get the instruction */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">insn</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="k">if</span> <span class="p">(</span><span class="nf">__get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="n">epc</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/* Filter out non-V instructions */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="nf">insn_is_vector</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/* Sanity check. datap should be null by the time of the first-use trap */</span>
</span></span><span class="line"><span class="cl">	<span class="nf">WARN_ON</span><span class="p">(</span><span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">vstate</span><span class="p">.</span><span class="n">datap</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="cm">/*
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * Now we sure that this is a V instruction. And it executes in the
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * context where VS has been off. So, try to allocate the user&#39;s V
</span></span></span><span class="line"><span class="cl"><span class="cm">	 * context and resume execution.
</span></span></span><span class="line"><span class="cl"><span class="cm">	 */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_v_thread_zalloc</span><span class="p">())</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="nf">force_sig</span><span class="p">(</span><span class="n">SIGBUS</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl">	<span class="nf">riscv_v_vstate_on</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="nf">riscv_v_vstate_restore</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Áî®Êà∑ÊÄÅÈ¶ñÊ¨°vector_trapÂ∞ÜÂàÜÈÖçÂÆûÈôÖÂÜÖÂ≠òÔºåÁî®‰∫é‰øùÂ≠ò/ÊÅ¢Â§çvector‰∏ä‰∏ãÊñáÔºåËøîÂõûÁî®Êà∑ÊÄÅ‰πãÂâçÂ∞Ü <code>sstatus.VS</code> ËÆæÁΩÆ‰∏∫Initial„ÄÇ‰πãÂêéÁî®Êà∑ÊÄÅÂ∞ÜÊ≠£Â∏∏‰ΩøÁî®vector„ÄÇ</p>
</li>
</ul>
<h2 id="22-vector_context_switch">2.2 vector_context_switch
</h2><p>Áõ∏ËæÉ‰∫éÈÄöÁî®ÂØÑÂ≠òÂô®ÁªÑÔºåvector‰∏ä‰∏ãÊñáÊõ¥Â∫ûÂ§ß„ÄÇÂõ†Ê≠§Âú®Â§ßÈáè‰ΩøÁî®vectorÁöÑÂú∫ÊôØ‰∏≠ÔºåÈúÄË¶ÅÂ∞ΩÂèØËÉΩÁöÑÈÅøÂÖçvector‰∏ä‰∏ãÊñáÁöÑ‰øùÂ≠ò/ÊÅ¢Â§çÔºåÈôç‰ΩéÁ≥ªÁªüÂºÄÈîÄ„ÄÇÂú®Â§öÊ†∏Â§öËøõÁ®ãÁ≥ªÁªü‰∏≠ÔºåÂÜÖÊ†∏ÈúÄË¶ÅË∑üË∏™ÊØîÂØπ <code>task - cpu</code> ÁöÑ (ÁªëÂÆöÊåáÂêë) Áä∂ÊÄÅ‰ª•Á°ÆÂÆöÊüê‰∏ÄÊ¨°ÁöÑvector‰∏ä‰∏ãÊñáÁöÑ‰øùÂ≠ò/ÊÅ¢Â§ç‰∏äÊòØÂê¶ ‚ÄúÁúüÁöÑÊúâÂøÖË¶Å‚Äù„ÄÇÂÖàÁúã‰∏Ä‰∏ãÁõÆÂâçÂÜÖÊ†∏Âú®ËØ•ÈóÆÈ¢òÁöÑÂ§ÑÁêÜÊñπÂºè„ÄÇ</p>
<h3 id="kernel-context_saverestore">kernel: context_save/restore
</h3><div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">riscv_v_vstate_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">				       <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">SR_VS</span><span class="p">)</span> <span class="o">==</span> <span class="n">SR_VS_DIRTY</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="k">struct</span> <span class="n">__riscv_v_ext_state</span> <span class="o">*</span><span class="n">vstate</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">task</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">vstate</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">		<span class="nf">__riscv_v_vstate_save</span><span class="p">(</span><span class="n">vstate</span><span class="p">,</span> <span class="n">vstate</span><span class="o">-&gt;</span><span class="n">datap</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="nf">__riscv_v_vstate_clean</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">riscv_v_vstate_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">					  <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">SR_VS</span><span class="p">)</span> <span class="o">!=</span> <span class="n">SR_VS_OFF</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="k">struct</span> <span class="n">__riscv_v_ext_state</span> <span class="o">*</span><span class="n">vstate</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">task</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">vstate</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">		<span class="nf">__riscv_v_vstate_restore</span><span class="p">(</span><span class="n">vstate</span><span class="p">,</span> <span class="n">vstate</span><span class="o">-&gt;</span><span class="n">datap</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="nf">__riscv_v_vstate_clean</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__switch_to_vector</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">prev</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">				      <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">next</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">	<span class="n">regs</span> <span class="o">=</span> <span class="nf">task_pt_regs</span><span class="p">(</span><span class="n">prev</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="nf">riscv_v_vstate_save</span><span class="p">(</span><span class="n">prev</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="nf">riscv_v_vstate_restore</span><span class="p">(</span><span class="n">next</span><span class="p">,</span> <span class="nf">task_pt_regs</span><span class="p">(</span><span class="n">next</span><span class="p">));</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p><code>vector-1.0-spec</code> ‰∏≠Êúâ‰∏ÄÂè•Ê≥®ÈáäÔºö</p>
<blockquote>
<p>Accurate setting of <code>mstatus.VS</code> is an optimization. Software will typically use VS to reduce context-swap overhead.</p>
</blockquote>
<p>ÂÜÖÊ†∏‰∏≠‰πüÁ°ÆÂÆûËøô‰πàÂÅö‰∫ÜÔºåËøôÊòØÁ°¨‰ª∂ÁöÑ‰ºòÂåñÊú∫Âà∂Ôºö</p>
<ul>
<li>vector‰∏ä‰∏ãÊñáÂ¶ÇÊûú‰∏∫DIRTYÁä∂ÊÄÅÔºå‰øùÂ≠òÁöÑÊó∂ÂÄôÂ∞±ÂøÖÈ°ªÂéªÁ°¨‰ª∂‰∏äÊãâÂèñÊúÄÊñ∞ÁöÑÂÜÖÂÆπÔºåÂê¶ÂàôÂ∞±‰∏çÈúÄË¶ÅÂÅö‰ªª‰ΩïÂ∑•‰ΩúÔºõ</li>
<li>vector‰∏ä‰∏ãÊñáÂ¶ÇÊûú‰∏∫OFFÁä∂ÊÄÅÔºåÊÅ¢Â§çÁöÑÊó∂ÂÄôÂ∞±Êó†ÈúÄÂÅö‰ªª‰ΩïÂ∑•‰ΩúÔºåÂê¶ÂàôÂ∞±ÂøÖÈ°ªÊÅ¢Â§çvector‰∏ä‰∏ãÊñáÁä∂ÊÄÅÔºõ</li>
</ul>
<hr>
<p>ÂÜÖÊ†∏ÊúÄËøëÊèê‰∫Ü‰∏ÄÁªÑ<a class="link" href="https://lore.kernel.org/linux-riscv/20240108035209.GA212605@sol.localdomain/T/#mda836061caf7a5db9b6994a58ec8e32721ae5038"  target="_blank" rel="noopener"
    >PATCH</a>ÔºåËÄÉËôë‰∫ÜËøôÊ†∑‰∏ÄÁßçË∞ÉÂ∫¶Âú∫ÊôØÔºö</p>
<blockquote>
<p>Áî®Êà∑Âè™ÊúâÂú®ÂÜÖÊ†∏ÁúüÊ≠£ËøîÂõûÂà∞Áî®Êà∑Á©∫Èó¥ÂêéÊâç‰ºö‰ΩøÁî®ÂÖ∂ÂêëÈáèÂØÑÂ≠òÂô®„ÄÇÂõ†Ê≠§ÔºåÂè™Ë¶ÅÊàë‰ª¨ËøòÂú®ÂÜÖÊ†∏Ê®°Âºè‰∏ãËøêË°åÔºåÂèØ‰ª•Âª∂ËøüÊÅ¢Â§çÂêëÈáèÂØÑÂ≠òÂô®„ÄÇÂÜÖÊ†∏ÈúÄË¶ÅÊ∑ªÂä†‰∏Ä‰∏™Á∫øÁ®ãÊ†áÂøó‰ª•ÊåáÁ§∫ÊòØÂê¶ÈúÄË¶ÅÊÅ¢Â§çÂêëÈáèÔºåÂπ∂Âú®ÊúÄÂêéÁöÑÁâπÂÆö‰∫éÊû∂ÊûÑÁöÑÈÄÄÂá∫Áî®Êà∑Ê®°ÂºèÁöÑ‰∏¥ÁïåÁÇπÂ§ÑËøõË°åÊÅ¢Â§ç„ÄÇËøôÊ†∑ÂèØ‰ª•ËäÇÁúÅÂú®ÂÜÖÊ†∏Ê®°Âºè‰∏ãÂàáÊç¢Â§ö‰∏™ËøêË°åVÊìç‰ΩúÁöÑËøõÁ®ãÊó∂ÁöÑ‰∏ä‰∏ãÊñáÊÅ¢Â§çÂºÄÈîÄ„ÄÇ</p>
<p>‰∏æ‰∏™‰æãÂ≠êÔºöÂ¶ÇÊûúÂÜÖÊ†∏ÊâßË°å <code>A-&gt;B-&gt;C</code> ÁöÑ‰∏ä‰∏ãÊñáÂàáÊç¢ÔºåÂπ∂ÊúÄÁªàËøîÂõûÂà∞ C ÁöÑÁî®Êà∑Á©∫Èó¥ÔºåÈÇ£‰πàÂ∞±Ê≤°ÊúâÂøÖË¶ÅÊÅ¢Â§ç B ÁöÑvectorÂØÑÂ≠òÂô®„ÄÇ</p>
<p>Ê≠§Â§ñÔºåËøôËøòÂèØ‰ª•Èò≤Ê≠¢Êàë‰ª¨Âú®Â§öÊ¨°ÊâßË°åÂÜÖÊ†∏Ê®°ÂºèÁöÑÂêëÈáèÊìç‰ΩúÊó∂ÈáçÂ§çÊÅ¢Â§çvector‰∏ä‰∏ãÊñá„ÄÇËøôÊ†∑ÂÅöÁöÑ‰ª£‰ª∑ÊòØÔºåÂú®ÊâßË°å <code>vstate_{save,restore}</code> ÊúüÈó¥Êàë‰ª¨ÂøÖÈ°ªÁ¶ÅÁî®Êä¢Âç†Âπ∂Â∞ÜÂêëÈáèÊ†áËÆ∞‰∏∫ÂøôÁ¢å„ÄÇÂõ†‰∏∫Â¶ÇÊûúÂú® <code>vstate_{save,restore}</code> ËøáÁ®ã‰∏≠ÂèëÁîüÂØºËá¥Èô∑Èò±ÁöÑ‰∏ä‰∏ãÊñáÂàáÊç¢Ôºåvector‰∏ä‰∏ãÊñáÂ∞Ü‰∏ç‰ºöÁ´ãÂç≥ÊÅ¢Â§ç„ÄÇ</p>
</blockquote>
<p><img src="https://cdn.jsdelivr.net/gh/MaskerDad/BlogImage@main/202401101626365.png"
	
	
	
	loading="lazy"
	
		alt="image-20240110162607218"
	
	
></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="n">riscv_v_first_use_handler</span>
</span></span><span class="line"><span class="cl">    <span class="o">+-&gt;</span> <span class="n">riscv_v_vstate_set_restore</span>
</span></span><span class="line"><span class="cl"><span class="n">__switch_to_vector</span>
</span></span><span class="line"><span class="cl">    <span class="o">+-&gt;</span> <span class="n">riscv_v_vstate_set_restore</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="cp">#define TIF_RISCV_V_DEFER_RESTORE	12 </span><span class="cm">/* restore Vector before returing to user */</span><span class="cp">
</span></span></span><span class="line"><span class="cl"><span class="cp">#define _TIF_RISCV_V_DEFER_RESTORE	(1 &lt;&lt; TIF_RISCV_V_DEFER_RESTORE)
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">riscv_v_vstate_set_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">SR_VS</span><span class="p">)</span> <span class="o">!=</span> <span class="n">SR_VS_OFF</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="nf">set_tsk_thread_flag</span><span class="p">(</span><span class="n">task</span><span class="p">,</span> <span class="n">TIF_RISCV_V_DEFER_RESTORE</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="nf">riscv_v_vstate_on</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="o">+</span><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_exit_to_user_mode_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>						  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ti_work</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span><span class="p">{</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>	<span class="k">if</span> <span class="p">(</span><span class="n">ti_work</span> <span class="o">&amp;</span> <span class="n">_TIF_RISCV_V_DEFER_RESTORE</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>		<span class="nf">clear_thread_flag</span><span class="p">(</span><span class="n">TIF_RISCV_V_DEFER_RESTORE</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>		<span class="cm">/*
</span></span></span><span class="line"><span class="cl"><span class="cm">+		 * We are already called with irq disabled, so go without
</span></span></span><span class="line"><span class="cl"><span class="cm">+		 * keeping track of riscv_v_flags.
</span></span></span><span class="line"><span class="cl"><span class="cm">+		 */</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>		<span class="nf">riscv_v_vstate_restore</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span><span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span>
</span></span><span class="line"><span class="cl"><span class="o">+</span><span class="err">#</span><span class="n">define</span> <span class="n">arch_exit_to_user_mode_prepare</span> <span class="n">arch_exit_to_user_mode_prepare</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>ÊÄª‰ΩìÊù•ËØ¥ÔºåÂ∞ÜvectorÊÅ¢Â§çÂ∑•‰ΩúÊé®ËøüÂà∞ËøîÂõûÁî®Êà∑ÊÄÅÁöÑËäÇÁÇπÔºåÊúâ‰∏§‰∏™‰ºòÂäøÔºö</p>
<ul>
<li>S-Mode‰∏ãÊó†ËÆ∫ÂèëÁîü‰∫ÜÂ§öÂ∞ëÊ¨°Êä¢Âç†ÔºåÂÜÖÊ†∏Âè™ÂÖ≥Ê≥®ËøîÂõûÁî®Êà∑ÊÄÅÁöÑÈÇ£‰∏™taskÔºå‰∏≠Èó¥ÁöÑÂ§ö‰∏™ <code>task_vector_context</code> Ê≤°ÂøÖË¶ÅÊÅ¢Â§çÔºõ</li>
<li>S-Mode‰∏ã‰πüÂèØËÉΩ‰ºö‰ΩøÁî®vectorÔºåËøôÁßçÊÉÖÂÜµ‰∏ã‰ºöË¶ÜÁõñÊéâÁî®Êà∑ÊÄÅÁöÑvector‰∏ä‰∏ãÊñáÔºåÂÜÖÊ†∏ÂøÖÈ°ªÂú®‰ΩøÁî®vectorÂâç‰øùÂ≠òÁî®Êà∑ÊÄÅvector‰∏ä‰∏ãÊñáÔºåÂú®‰ΩøÁî®vectorÁªìÊùüÊó∂ÊÅ¢Â§ç„ÄÇ‰ΩÜS-ModeÊúâÂèØËÉΩÂ§öÊ¨°ÊâßË°åÂêëÈáèÊìç‰ΩúÊó∂ÔºåÂÜÖÊ†∏Ê≤°ÂøÖË¶ÅÈáçÂ§çÊÅ¢Â§çvector‰∏ä‰∏ãÊñáÔºåÂõ†Ê≠§‰πüÊòØÊ†áËÆ∞‰∏Ä‰∏™ <code>REFER_RESTORE</code>Ôºå‰∏ÄÂπ∂Êé®ËøüÂà∞ËøîÂõûÁî®Êà∑ÊÄÅÁöÑËäÇÁÇπÔºõ</li>
</ul>
<h3 id="kvm-context_saverestore">kvm: context_save/restore
</h3><p><a class="link" href="https://lore.kernel.org/all/20230518161949.11203-20-andy.chiu@sifive.com/"  target="_blank" rel="noopener"
    >KVM: Add vector lazy save/restore support</a></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span><span class="lnt">45
</span><span class="lnt">46
</span><span class="lnt">47
</span><span class="lnt">48
</span><span class="lnt">49
</span><span class="lnt">50
</span><span class="lnt">51
</span><span class="lnt">52
</span><span class="lnt">53
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c" data-lang="c"><span class="line"><span class="cl"><span class="n">kvm_arch_vcpu_load</span>
</span></span><span class="line"><span class="cl">    <span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_host_fp_save</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">host_context</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_guest_fp_restore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">guest_context</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">isa</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_host_vector_save</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">host_context</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_guest_vector_restore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">guest_context</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">isa</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="n">kvm_arch_vcpu_put</span>
</span></span><span class="line"><span class="cl">    <span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_guest_fp_save</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">guest_context</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">isa</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_host_fp_restore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">host_context</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_guest_vector_save</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">guest_context</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">isa</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="o">+-&gt;</span> <span class="nf">kvm_riscv_vcpu_host_vector_restore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">host_context</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="nf">kvm_arch_vcpu_load</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="k">while</span><span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">    <span class="c1">//...
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="nf">__guest_enter</span><span class="p">();</span>
</span></span><span class="line"><span class="cl">    <span class="c1">//...
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="n">ret</span> <span class="o">=</span> <span class="nf">handle_exit</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="nf">kvm_arch_vcpu_put</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">void</span> <span class="nf">kvm_riscv_vcpu_guest_vector_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_cpu_context</span> <span class="o">*</span><span class="n">cntx</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">isa</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">((</span><span class="n">cntx</span><span class="o">-&gt;</span><span class="n">sstatus</span> <span class="o">&amp;</span> <span class="n">SR_VS</span><span class="p">)</span> <span class="o">==</span> <span class="n">SR_VS_DIRTY</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_isa_extension_available</span><span class="p">(</span><span class="n">isa</span><span class="p">,</span> <span class="n">v</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">			<span class="nf">__kvm_riscv_vector_save</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="nf">kvm_riscv_vcpu_vector_clean</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">void</span> <span class="nf">kvm_riscv_vcpu_guest_vector_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_cpu_context</span> <span class="o">*</span><span class="n">cntx</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">isa</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">((</span><span class="n">cntx</span><span class="o">-&gt;</span><span class="n">sstatus</span> <span class="o">&amp;</span> <span class="n">SR_VS</span><span class="p">)</span> <span class="o">!=</span> <span class="n">SR_VS_OFF</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">		<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_isa_extension_available</span><span class="p">(</span><span class="n">isa</span><span class="p">,</span> <span class="n">v</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">			<span class="nf">__kvm_riscv_vector_restore</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">		<span class="nf">kvm_riscv_vcpu_vector_clean</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">	<span class="p">}</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">void</span> <span class="nf">kvm_riscv_vcpu_host_vector_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_cpu_context</span> <span class="o">*</span><span class="n">cntx</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="cm">/* No need to check host sstatus as it can be modified outside */</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_isa_extension_available</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">v</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">		<span class="nf">__kvm_riscv_vector_save</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">void</span> <span class="nf">kvm_riscv_vcpu_host_vector_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_cpu_context</span> <span class="o">*</span><span class="n">cntx</span><span class="p">)</span>
</span></span><span class="line"><span class="cl"><span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="k">if</span> <span class="p">(</span><span class="nf">riscv_isa_extension_available</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">v</span><span class="p">))</span>
</span></span><span class="line"><span class="cl">		<span class="nf">__kvm_riscv_vector_restore</span><span class="p">(</span><span class="n">cntx</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Â≠òÂú®ÁöÑÁº∫Èô∑Ôºö</p>
<ul>
<li>
<p>ÂØπ‰∫é <code>kvm_arch_vcpu_load</code>Ôºö</p>
<ul>
<li>
<p><code>kvm_riscv_vcpu_host_fp_save/kvm_riscv_vcpu_host_vector_save</code></p>
<p>‰ªÖÊ£ÄÊü•ÊòØÂê¶ÊîØÊåÅfÊâ©Â±ïÔºåÂ∞±Áõ¥Êé•‰øùÂ≠òhostÁä∂ÊÄÅ =&gt; ËÄÉËôëguestÂØπfp/vectorÁöÑ‰ΩøÁî®ÊÉÖÂÜµÔºåÂ∫îËØ•Âª∂Ëøü‰øùÂ≠ò</p>
</li>
<li>
<p><code>kvm_riscv_vcpu_guest_fp_restore/kvm_riscv_vcpu_guest_vector_restore</code></p>
<p>‰ªÖÊ£ÄÊü• <code>vsstatus.FS != SR_FS_OFF</code> Âíå <code>vsstatus.VS != SR_VS_OFF </code>ÔºåËØ¥ÊòéguestÂ∑≤ÂÖÅËÆ∏float/vectorÊåá‰ª§ÁöÑÊâßË°åÔºåÁõ¥Êé•ÊÅ¢Â§çguestÁä∂ÊÄÅ</p>
<ul>
<li>Â¶ÇÊûúÊù°‰ª∂Âà§Êñ≠‰∏∫guestÁ¶ÅÁî®‰∫Üfloat/vector_trapÔºåÊÅ¢Â§çÂÖ∂‰∏ä‰∏ãÊñáÂÆåÂÖ®Ê≤°ÊúâÈóÆÈ¢òÔºõ‰ΩÜËÄÉËôëËøôÊ†∑‰∏ÄÁßçÊÉÖÂÜµÔºöhostÊ≤°‰ΩøÁî®Ëøáfloat/vectorÊåá‰ª§ÔºåÂΩìÂâçpCPUÁöÑfloat/vectorÂØÑÂ≠òÂô®‰ªÖ‰∏∫guestÊâÄÁî®ÔºåguestÊ≠§Êó∂ÂÆåÂÖ®‰∏çÈúÄË¶ÅÊâßË°åÊú¨Ê¨°ÊÅ¢Â§çÂ∑•‰Ωú„ÄÇ</li>
<li>Â¶ÇÊûúÊù°‰ª∂Âà§Êñ≠‰∏∫guestÂêØÁî®‰∫Üfloat/vector_trapÔºåÈÇ£‰πà‰πãÂâçÁöÑhostÁä∂ÊÄÅÂÆåÂÖ®Ê≤°ÂøÖÈ°ªË¶Å‰øùÂ≠òÔºõ</li>
</ul>
</li>
</ul>
</li>
</ul>

</section>


    <footer class="article-footer">
    

    </footer>


    
</article>

    

    

     
    
        
    

    <footer class="site-footer">
    <section class="copyright">
        &copy; 
        
        2024 zcxGGmu
    </section>
    
    <section class="powerby">
        ‰ΩøÁî® <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> ÊûÑÂª∫ <br />
        ‰∏ªÈ¢ò <b><a href="https://github.com/CaiJimmy/hugo-theme-stack" target="_blank" rel="noopener" data-version="3.27.0">Stack</a></b> Áî± <a href="https://jimmycai.com" target="_blank" rel="noopener">Jimmy</a> ËÆæËÆ°
    </section>
</footer>


    
<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

    
    <div class="pswp__bg"></div>

    
    <div class="pswp__scroll-wrap">

        
        <div class="pswp__container">
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
        </div>

        
        <div class="pswp__ui pswp__ui--hidden">

            <div class="pswp__top-bar">

                

                <div class="pswp__counter"></div>

                <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>

                <button class="pswp__button pswp__button--share" title="Share"></button>

                <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>

                <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>

                
                
                <div class="pswp__preloader">
                    <div class="pswp__preloader__icn">
                        <div class="pswp__preloader__cut">
                            <div class="pswp__preloader__donut"></div>
                        </div>
                    </div>
                </div>
            </div>

            <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
                <div class="pswp__share-tooltip"></div>
            </div>

            <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
            </button>

            <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
            </button>

            <div class="pswp__caption">
                <div class="pswp__caption__center"></div>
            </div>

        </div>

    </div>

</div><script 
                src="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js"integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo="crossorigin="anonymous"
                defer
                >
            </script><script 
                src="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js"integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU="crossorigin="anonymous"
                defer
                >
            </script><link 
                rel="stylesheet" 
                href="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css"crossorigin="anonymous"
            ><link 
                rel="stylesheet" 
                href="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css"crossorigin="anonymous"
            >

            </main>
        </div>
        <script 
                src="https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js"integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z&#43;KMkF24hUW8WePSA9HM="crossorigin="anonymous"
                
                >
            </script><script type="text/javascript" src="/ts/main.js" defer></script>
<script>
    (function () {
        const customFont = document.createElement('link');
        customFont.href = "https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap";

        customFont.type = "text/css";
        customFont.rel = "stylesheet";

        document.head.appendChild(customFont);
    }());
</script>
<div id="particles-js"></div>

<script src=https://zcxggmu.github.io/background/particles.min.js></script>
<script>
  particlesJS.load('particles-js', "https://zcxggmu.github.io/background/particlesjs-config.json", function() {
    console.log('particles.js loaded - callback');
  });
</script>

<style>
  #particles-js {
    position: fixed;
    top: 0;
    left: 0;
    width: 100%;
    z-index: -1;
  }
</style>


    </body>
</html>
