# cocotbext-MODBUS-RTU

A modular and reusable Verification IP (VIP) for verifying **MODBUS RTU** protocol implementations using the [cocotb](https://github.com/cocotb/cocotb) Python-based verification framework.

This VIP provides high-level drivers, monitors, scoreboards, error detection, and functional coverage to validate MODBUS RTU communication transactions at the byte and CRC level.

---

##  Key Features

- **MODBUS RTU Frame Modeling** â€” Constructs valid MODBUS frames including CRC-16.
- **Driver & Monitor** â€” Simulates master frame generation and captures responses.
- **Scoreboard** â€” Compares expected and received frames for validation.
- **Error Checker** â€” Performs CRC integrity checks.
- **Coverage Collector** â€” Tracks usage frequency of function codes.
- **Modular VIP Architecture** â€” Easily reusable across projects.

---

##  Directory Structure

```bash
cocotbext-modbus/
â”œâ”€â”€ cocotbext/
â”‚   â””â”€â”€ modbus/
â”‚       â”œâ”€â”€ modbus_driver.py       # Frame generator & transmitter
â”‚       â”œâ”€â”€ modbus_monitor.py      # Frame receiver & logger
â”‚       â”œâ”€â”€ modbus_scoreboard.py   # Frame comparison logic
â”‚       â”œâ”€â”€ modbus_coverage.py     # Tracks function code usage
â”‚       â”œâ”€â”€ modbus_rtu.py          # CRC & frame utilities
â”‚       â”œâ”€â”€ error_handling.py      # CRC validation module
â”‚       â””â”€â”€ modbus_bus.py          # Optional DUT signal abstraction
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ tlvhpd1250.v               # Sample Verilog DUT (loopback)
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ test_modbus_advanced.py    # Integrated test with all VIP components
â”œâ”€â”€ Makefile                       # Build & simulate using Icarus Verilog
â”œâ”€â”€ requirements.txt               # Python dependencies
â”œâ”€â”€ generate_test_report.py        # XML â†’ TXT/HTML report generator
â””â”€â”€ test_reports/                  # Auto-generated test reports

#Design Under Test (DUT): tlvhpd1250.v

The included sample DUT (tlvhpd1250.v) represents a simple MODBUS RTU loopback interface. It echoes transmitted tx_data on the rx_data output when both tx_enable and rx_enable are active. This behavior is ideal for validating the correctness of transmitted and received frames, and it helps demonstrate:

    Correct frame structure

    Accurate CRC generation/validation

    Clean RX/TX signal interaction

#How to Run the Test
Prerequisites

Ensure the following tools are installed:

    Python 3.10+

    cocotb (â‰¥1.7)

    Icarus Verilog (iverilog)

    pip dependencies from requirements.txt

#Steps to Simulate

# Step 1: Install dependencies
pip install -r requirements.txt

# Step 2: Run the cocotb test
make MODULE=tb.test_modbus_advanced

#Generate Test Reports

python generate_test_report.py

After simulation, detailed results (status, timing, CRC errors, function code coverage) will be saved under:

    test_reports/test_report.txt

    test_reports/test_report.html

You can open the HTML file in any browser.
# Sample Report

Includes:

    Status of all test cases

    Frame match results

    CRC validation

    Function code coverage summary

ðŸ“„ License

This project is licensed under the MIT License.

#Acknowledgements
Mentor: Vijayvithal Jahagirdar
