ABRAMOVICI, M. AND MENON, P. 1985. A practical approach to fault simulation and test generation for bridging faults. IEEE Trans. Comput. C-34, 7 (July), 658-663.
ABRAMOVICI, M., MILLER, D., AND HENNING, R. 1993. Global cost functions for test generation. In Proceedings of the IEEE European Conference on Test. 35-43.
ACKEN, J. AND MILLMAN, S. 1991. Accurate modeling and simulation on bridging faults. In Proceedings of the IEEE Conference on Custom Integrated Circuits. IEEE Computer Society Press, Los Alamitos, CA.
ACKEN, J. AND MILLMAN, S. 1992. Fault model evolution for diagnosis: Accuracy vs. precision. In Proceedings of the IEEE Conference on Custom Integrated Circuits. IEEE Computer Society Press, Los Alamitos, CA.
Keith Baker, QTAG: A Standard for Test Fixture Based IDDQ/ISSQ Monitors, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.194-202, October 02-06, 1994
CHESS, B. AND LARRABEE, T. 1994. Generating test patterns for bridge faults in CMOS ICs. In Proceedings of the on European Design and Test Conference 94 (Paris, France, Feb. 1994). 165-170.
Brian Chess , Tracy Larrabee, Bridge fault simulation strategies for CMOS integrated circuits, Proceedings of the 30th international conference on Design automation, p.458-462, June 14-18, 1993, Dallas, Texas, United States[doi>10.1145/157485.164976]
CHESS, B., ROTH, C., AND LARRABEE, T. 1994. On evaluating competing bridge fault models for CMOS ICs. In Proceedings of the IEEE Conference on IEEE GLS--VLSI (Notre Dame, IN, Mar.). 446-451.
FAVALLI, M., OLIVO, P., AND RICCO, B. 1992. A probabilistic fault model for "analog" faults in digital CMOS circuits. IEEE Trans. Comput.-Aided Des. 11, 11 (Nov.), 1459-1462.
FERGUSON, F. 1993. Physical design for testability for bridges in CMOS circuits. In Proceedings of the IEEE European Conference on Test. 290-295.
F. Joel Ferguson , Tracy Larrabee, Test Pattern Generation for Realistic Bridge Faults in CMOS ICs, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.492-499, October 26-30, 1991
FERGUSON, F. J. AND SHEN, J. P. 1988. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Proceedings of the International Conference on Test. 475-484.
FERGUSON, F. AND SHEN, J. 1988. A CMOS fault extractor for inductive fault analysis. IEEE Trans. Comput.-Aided Des. CAD-7, 11 (Nov.), 1181-1194.
Antoni FerrÃ© , Joan Figueras, IDDQ Characterization in Submicron CMOS, Proceedings of the IEEE International Test Conference, p.136-145, November 03-05, 1997
FUJIWARA, H. AND SHIMONO, T. 1983. On the acceleration of test generation algorithms. IEEE Trans. Comput. C-32, 12 (Dec.), 1137-1144.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
T. Ghewala, CrossCheck: a cell based VLSI testability solution, Proceedings of the 26th ACM/IEEE conference on Design automation, p.706-709, June 25-28, 1989, Las Vegas, Nevada, United States[doi>10.1145/74382.74509]
Gary S. Greenstein , Janak H. Patel, E-PROOFS: a CMOS bridging fault simulator, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.268-271, November 1992, Santa Clara, California, United States
Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins, Intrinsic Leakage in Low-Power Deep Submicron CMOS ICs, Proceedings of the IEEE International Test Conference, p.146-155, November 03-05, 1997
LARABEE, T. 1992. Test pattern generation using Boolean satisfiability. IEEE Trans. Comput.-Aided Des. 11, 1 (Jan. 1992), 4-15.
LEE, K. J. AND BREUER, M.A. 1992. Design and test rules for CMOS circuits to facilitate IDDQ test of bridging faults. IEEE Trans. Comput.-Aided Des. 11, 5, 659-669.
Kuen-Jong Lee , Jing-Jou Tang, Two Modeling Techniques For CMOS Circuits To Enhance Test Generation And Fault Simulation For Bridging Faults, Proceedings of the 5th Asian Test Symposium, p.165, November 20-22, 1996
MALY, W. AND PATYRA, M. 1992. Built-in current testing. IEEE J. Solid-State Circuits 27, 3 (Mar.), 425-428.
MALY, W. AND NIGH, P. 1988. Built-in current testing: feasibility study. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '88, Santa Clara, CA, Nov.). 340-343.
H. Manhaeve , M. Svajda , B. Straka, Semi-digital off-chip I/sub DDQ/ monitor developments: towards a general-purpose digital current monitor, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.89, October 24-25, 1996
Steven D. Millman , James P. Garvey, Sr., An Accurate Bridging Fault Test Pattern Generator, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.411-418, October 26-30, 1991
Frank Peters , Steven Oostdijk, Realistic Coverages of Voltage and Current Tests, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.4, October 24-25, 1996
Jeff Rearick , Janak H. Patel, Fast and Accurate CMOS Bridging Fault Simulation, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.54-62, October 17-21, 1993
RENOVELL, M., Hue, P., AND BERTRAND, A. 1994. A unified model for inter-gate and intra-gate CMOS bridging fault: The configuration ratio. In Proceedings of the IEEE Asian Conference on Test. 170-175.
SCHULZ, M. AND AUTH, E. 1988. Improved deterministic test pattern generation with applications to redundancy identifications. IEEE Trans. Comput.-Aided Des. CAD-7, 7, 811-816.
SCHULZ, M., TRISCHLER, E., AND SARFERT, T. 1988. SOCRATES: A highly efficient automatic test pattern generation system. IEEE Trans. Comput.-Aided Des. CAD-7, 1 (Jan.), 126-137.
SHEN, J., MALY, W., AND FERGUSON, F. 1985. Inductive fault analysis of MOS integrated circuits. In Proceedings of the IEEE Conference on Design and Test (Dec.). IEEE Computer Society Press, Los Alamitos, CA, 53-56.
STOREY, T. AND MALY, W. 1990. CMOS bridging faults detection. In Proceedings of the International Conference on Test. 842-851.
Thomas M. Storey , Wojciech Maly , John Andrews , Myron Miske, Stuck Fault and Current Testing Comparison Using CMOS Chip Test, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.311-318, October 26-30, 1991
Jing-Jou Tang , Kuen-Jong Lee , Bin-Da Liu, Built-in intermediate voltage testing for CMOS circuits, Proceedings of the 1995 European conference on Design and Test, p.372, March 06-09, 1995
WAICUKAUSKI, J. A., EICHELBERGER, E. B., FORLENZA, D. O., LINDBLOOM, E., LINDBLOOM, E., AND MCCARTHY, T. 1985. Fault simulation for structured VLSI. In VLSI System Design. 20-32.
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
