

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Thu May  9 12:58:08 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   28|  147474|   28|  147474|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   11|    1271|         3|          1|          1|   10 ~ 1270  |    yes   |
        |- Loop 2  |  145|  147457|         3|          1|          1| 144 ~ 147456 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-1 : II = 1, D = 3, States = { 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	21  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (!tmp_82)
	18  / (tmp_82)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	20  / (!tmp_81)
	30  / (tmp_81)
30 --> 
	31  / true
31 --> 
	29  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:8]   --->   Operation 32 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [CNN_HLS/axi_dma_master.h:12]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [CNN_HLS/axi_dma_master.h:12]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:14]   --->   Operation 35 'read' 'tmp_V_100' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_100, i1 false)" [CNN_HLS/axi_dma_master.h:18]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [CNN_HLS/axi_dma_master.h:50]   --->   Operation 37 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_100, i1 false)" [CNN_HLS/axi_dma_master.h:18]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:20]   --->   Operation 39 'read' 'tmp_V_101' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_101, i1 false)" [CNN_HLS/axi_dma_master.h:24]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_101, i1 false)" [CNN_HLS/axi_dma_master.h:24]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:26]   --->   Operation 42 'read' 'tmp_V_102' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_102, i1 false)" [CNN_HLS/axi_dma_master.h:30]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_102, i1 false)" [CNN_HLS/axi_dma_master.h:30]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:32]   --->   Operation 45 'read' 'tmp_V_103' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_103, i1 false)" [CNN_HLS/axi_dma_master.h:36]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_103, i1 false)" [CNN_HLS/axi_dma_master.h:36]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:38]   --->   Operation 48 'read' 'tmp_V_104' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_104, i1 false)" [CNN_HLS/axi_dma_master.h:42]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_104, i1 false)" [CNN_HLS/axi_dma_master.h:42]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:44]   --->   Operation 51 'read' 'tmp_V_105' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 52 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_105, i1 false)" [CNN_HLS/axi_dma_master.h:48]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str130, i32 0, i32 0, [1 x i8]* @p_str131, [1 x i8]* @p_str132, [1 x i8]* @p_str133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str134, [1 x i8]* @p_str135)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_data_V, i1* %stream_out_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_105, i1 false)" [CNN_HLS/axi_dma_master.h:48]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_104 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 56 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [CNN_HLS/axi_dma_master.h:50]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %tmp_V_102 to i32" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 58 'sext' 'rhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_78 = sext i16 %tmp_V_101 to i32" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 59 'sext' 'tmp_78' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 60 [3/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 60 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 61 [3/3] (3.89ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 61 'mul' 'tmp6' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_105 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 62 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_V_100 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 63 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 64 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 64 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 65 'mul' 'tmp3' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 66 [2/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 66 'mul' 'tmp5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 67 [2/3] (3.89ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 67 'mul' 'tmp6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [1/3] (0.00ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 68 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 69 [1/3] (0.00ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 69 'mul' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 70 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 70 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 71 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 71 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 72 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 72 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 73 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 73 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 74 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 75 [1/1] (2.55ns)   --->   "%tmp_80 = add nsw i32 %KER_bound, -1" [CNN_HLS/axi_dma_master.h:73]   --->   Operation 75 'add' 'tmp_80' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (1.76ns)   --->   "br label %5" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_5, %6 ]"   --->   Operation 77 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 78 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_82 = icmp slt i32 %i1_cast, %KER_bound" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 79 'icmp' 'tmp_82' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/1] (2.52ns)   --->   "%i_5 = add i31 %i1, 1" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 80 'add' 'i_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %6, label %.loopexit.loopexit" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1_cast, %tmp_80" [CNN_HLS/axi_dma_master.h:73]   --->   Operation 82 'icmp' 'tmp_last_1' <Predicate = (tmp_82)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:72]   --->   Operation 83 'read' 'tmp_V_107' <Predicate = (tmp_82)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 84 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_107, i1 %tmp_last_1)" [CNN_HLS/axi_dma_master.h:77]   --->   Operation 84 'write' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [CNN_HLS/axi_dma_master.h:69]   --->   Operation 85 'specregionbegin' 'tmp_134' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:70]   --->   Operation 86 'speclooptripcount' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:71]   --->   Operation 87 'specpipeline' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_107, i1 %tmp_last_1)" [CNN_HLS/axi_dma_master.h:77]   --->   Operation 88 'write' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_134)" [CNN_HLS/axi_dma_master.h:78]   --->   Operation 89 'specregionend' 'empty_86' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 90 'br' <Predicate = (tmp_82)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 91 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 92 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/axi_dma_master.h:80]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>

State 21 <SV = 8> <Delay = 3.89>
ST_21 : Operation 94 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 94 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 95 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 95 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 96 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 96 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 97 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 97 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 10> <Delay = 3.95>
ST_23 : Operation 98 [5/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 98 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 3.95>
ST_24 : Operation 99 [4/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 99 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 3.95>
ST_25 : Operation 100 [3/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 100 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 3.95>
ST_26 : Operation 101 [2/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 101 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 3.95>
ST_27 : Operation 102 [1/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 102 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 2.55>
ST_28 : Operation 103 [1/1] (2.55ns)   --->   "%tmp_77 = add nsw i32 %OFM_bound, -1" [CNN_HLS/axi_dma_master.h:58]   --->   Operation 103 'add' 'tmp_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 104 [1/1] (1.76ns)   --->   "br label %2" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 16> <Delay = 3.45>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_13, %3 ]"   --->   Operation 105 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 106 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_81 = icmp slt i32 %i_cast, %OFM_bound" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 107 'icmp' 'tmp_81' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 108 [1/1] (2.52ns)   --->   "%i_13 = add i31 %i, 1" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 108 'add' 'i_13' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %3, label %.loopexit.loopexit4" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 110 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i_cast, %tmp_77" [CNN_HLS/axi_dma_master.h:58]   --->   Operation 110 'icmp' 'tmp_last' <Predicate = (tmp_81)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 2.18>
ST_30 : Operation 111 [1/1] (2.18ns)   --->   "%tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:57]   --->   Operation 111 'read' 'tmp_V_106' <Predicate = (tmp_81)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_30 : Operation 112 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_106, i1 %tmp_last)" [CNN_HLS/axi_dma_master.h:62]   --->   Operation 112 'write' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 18> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [CNN_HLS/axi_dma_master.h:54]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 1270, i32 640, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:55]   --->   Operation 114 'speclooptripcount' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:56]   --->   Operation 115 'specpipeline' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 116 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_106, i1 %tmp_last)" [CNN_HLS/axi_dma_master.h:62]   --->   Operation 116 'write' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [CNN_HLS/axi_dma_master.h:63]   --->   Operation 117 'specregionend' 'empty' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 118 [1/1] (0.00ns)   --->   "br label %2" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 118 'br' <Predicate = (tmp_81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:8) [6]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (CNN_HLS/axi_dma_master.h:12) [7]  (0 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', CNN_HLS/axi_dma_master.h:50) [20]  (2.43 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:20) [10]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:26) [12]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:32) [14]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (CNN_HLS/axi_dma_master.h:36) [15]  (0 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:38) [16]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (CNN_HLS/axi_dma_master.h:42) [17]  (0 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:44) [18]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (CNN_HLS/axi_dma_master.h:48) [19]  (0 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp3', CNN_HLS/axi_dma_master.h:52) [52]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp5', CNN_HLS/axi_dma_master.h:67) [26]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_master.h:67) [28]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_master.h:67) [28]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_master.h:67) [28]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_master.h:67) [28]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_master.h:67) [28]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_80', CNN_HLS/axi_dma_master.h:73) [29]  (2.55 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_82', CNN_HLS/axi_dma_master.h:68) [34]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:72) [41]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp2', CNN_HLS/axi_dma_master.h:52) [51]  (3.89 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', CNN_HLS/axi_dma_master.h:52) [53]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', CNN_HLS/axi_dma_master.h:52) [53]  (3.95 ns)

 <State 25>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', CNN_HLS/axi_dma_master.h:52) [53]  (3.95 ns)

 <State 26>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', CNN_HLS/axi_dma_master.h:52) [53]  (3.95 ns)

 <State 27>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', CNN_HLS/axi_dma_master.h:52) [53]  (3.95 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_77', CNN_HLS/axi_dma_master.h:58) [54]  (2.55 ns)

 <State 29>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_81', CNN_HLS/axi_dma_master.h:53) [59]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/axi_dma_master.h:57) [66]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (CNN_HLS/axi_dma_master.h:62) [68]  (0 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
