Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr\uart_fifo.v" into library work
Parsing module <uart_fifo>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" into library work
Parsing module <uart_top>.
Parsing verilog file "ddrdefs.v" included at line 8.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr\main.v" into library work
Parsing module <main>.
Parsing verilog file "ddrdefs.v" included at line 27.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <uart_top>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" Line 61: Result of 20-bit expression is truncated to fit in 16-bit target.

Elaborating module <uart_fifo>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_fifo.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_fifo.v" Line 61: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <uart>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 90: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 93: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 95: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 98: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 138: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 139: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 147: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 153: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 192: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v" Line 209: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Student\Desktop\nf2\152a\ddr\main.v" Line 52: Assignment to uart_tx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Student\Desktop\nf2\152a\ddr\main.v" Line 60: Net <btnM> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr\main.v".
        pauseWidth = 1
        nextSongWidth = 1
        scoreWidth = 2
        arrowStatusWidth = 5
        numBytesPerArrow = 2
        numArrowsPerType = 50
        arrowLocsWidth = 500
        totalBytes = 509
        totalWidth = 2
        totalWidthBits = 16
        uart_num_nib = 4
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BtnU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BtnD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BtnL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BtnR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BtnM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Student\Desktop\nf2\152a\ddr\main.v" line 50: Output port <o_tx_busy> of the instance <uart_top_> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <btnM> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <uart_top>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v".
        pauseWidth = 1
        nextSongWidth = 1
        scoreWidth = 2
        arrowStatusWidth = 5
        numBytesPerArrow = 2
        numArrowsPerType = 50
        arrowLocsWidth = 500
        totalBytes = 509
        totalWidth = 2
        totalWidthBits = 16
        uart_num_nib = 4
        stIdle = 0
        stNib1 = 1
        stNL = 5
        stCR = 6
INFO:Xst:3210 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" line 100: Output port <fifo_cnt> of the instance <tfifo_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" line 120: Output port <is_receiving> of the instance <uart_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Student\Desktop\nf2\152a\ddr\uart_top.v" line 120: Output port <recv_error> of the instance <uart_> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <tx_data>.
    Found 1-bit register for signal <tfifo_rd_z>.
    Found 3-bit register for signal <state>.
    Found 3-bit adder for signal <state[2]_GND_2_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <uart_top> synthesized.

Synthesizing Unit <uart_fifo>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr\uart_fifo.v".
        size = 1024
        sizew = 10
    Set property "ram_style = block" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <rp>.
    Found 10-bit register for signal <fifo_cnt>.
    Found 1-bit register for signal <fifo_full>.
    Found 1-bit register for signal <fifo_empty>.
    Found 8-bit register for signal <fifo_out>.
    Found 10-bit register for signal <wp>.
    Found 10-bit adder for signal <wp[9]_GND_3_o_mux_13_OUT> created at line 50.
    Found 10-bit adder for signal <rp[9]_GND_3_o_mux_14_OUT> created at line 51.
    Found 10-bit adder for signal <fifo_cnt[9]_GND_3_o_add_3_OUT> created at line 55.
    Found 10-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT<9:0>> created at line 61.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
Unit <uart_fifo> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr\uart.v".
        CLOCK_DIVIDE = 25
        RX_IDLE = 0
        RX_CHECK_START = 1
        RX_READ_BITS = 2
        RX_CHECK_STOP = 3
        RX_DELAY_RESTART = 4
        RX_ERROR = 5
        RX_RECEIVED = 6
        TX_IDLE = 0
        TX_SENDING = 1
        TX_DELAY_RESTART = 2
    Found 2-bit register for signal <tx_state>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 1-bit register for signal <tx_out>.
    Found 8-bit register for signal <tx_data>.
    Found 3-bit register for signal <recv_state>.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT<10:0>> created at line 90.
    Found 6-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT<5:0>> created at line 93.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_14_OUT<10:0>> created at line 95.
    Found 6-bit subtractor for signal <GND_4_o_GND_4_o_sub_16_OUT<5:0>> created at line 98.
    Found 4-bit subtractor for signal <GND_4_o_GND_4_o_sub_30_OUT<3:0>> created at line 138.
    Found 4-bit subtractor for signal <GND_4_o_GND_4_o_sub_54_OUT<3:0>> created at line 192.
    Found 6-bit 7-to-1 multiplexer for signal <recv_state[2]_rx_countdown[5]_wide_mux_42_OUT> created at line 102.
    Found 6-bit 3-to-1 multiplexer for signal <tx_state[1]_tx_countdown[5]_wide_mux_68_OUT> created at line 173.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 3-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
# Registers                                            : 20
 1-bit register                                        : 4
 10-bit register                                       : 3
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 3
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 2
 11-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 8
 6-bit 3-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <tx_bits_remaining>: 1 register on signal <tx_bits_remaining>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <uart_fifo>.
The following registers are absorbed into accumulator <rp>: 1 register on signal <rp>.
The following registers are absorbed into accumulator <wp>: 1 register on signal <wp>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <fifo_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <fifo_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <uart_fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 3-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 92
 Flip-Flops                                            : 92
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 14
 11-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 3-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <uart_top> ...

Optimizing unit <uart> ...

Optimizing unit <uart_fifo> ...
WARNING:Xst:1293 - FF/Latch <uart_top_/uart_/tx_clk_divider_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/rx_clk_divider_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 7
#      LUT3                        : 16
#      LUT4                        : 26
#      LUT5                        : 49
#      LUT6                        : 82
#      VCC                         : 1
# FlipFlops/Latches                : 104
#      FD                          : 88
#      FDE                         : 16
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  18224     0%  
 Number of Slice LUTs:                  182  out of   9112     1%  
    Number used as Logic:               182  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    182
   Number with an unused Flip Flop:      78  out of    182    42%  
   Number with an unused LUT:             0  out of    182     0%  
   Number of fully used LUT-FF pairs:   104  out of    182    57%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                   3  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.861ns (Maximum Frequency: 205.725MHz)
   Minimum input arrival time before clock: 4.756ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.861ns (frequency: 205.725MHz)
  Total number of paths / destination ports: 1661 / 146
-------------------------------------------------------------------------
Delay:               4.861ns (Levels of Logic = 4)
  Source:            uart_top_/uart_/tx_clk_divider_4 (FF)
  Destination:       uart_top_/uart_/tx_data_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_top_/uart_/tx_clk_divider_4 to uart_top_/uart_/tx_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  uart_top_/uart_/tx_clk_divider_4 (uart_top_/uart_/tx_clk_divider_4)
     LUT5:I0->O            9   0.203   0.830  uart_top_/uart_/GND_4_o_reduce_nor_15_o1 (uart_top_/uart_/GND_4_o_reduce_nor_15_o)
     LUT5:I4->O            8   0.205   0.803  uart_top_/uart_/n0056 (uart_top_/uart_/n0056)
     LUT5:I4->O            8   0.205   0.803  uart_top_/uart_/_n0245_inv1_rstpot (uart_top_/uart_/_n0245_inv1_rstpot)
     LUT5:I4->O            1   0.205   0.000  uart_top_/uart_/tx_data_0_dpot (uart_top_/uart_/tx_data_0_dpot)
     FDE:D                     0.102          uart_top_/uart_/tx_data_0
    ----------------------------------------
    Total                      4.861ns (1.367ns logic, 3.494ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 23 / 19
-------------------------------------------------------------------------
Offset:              4.756ns (Levels of Logic = 4)
  Source:            RsRx (PAD)
  Destination:       uart_top_/uart_/recv_state_2 (FF)
  Destination Clock: clk rising

  Data Path: RsRx to uart_top_/uart_/recv_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  RsRx_IBUF (RsRx_IBUF)
     LUT6:I0->O            1   0.203   0.827  uart_top_/uart_/Mmux_recv_state[2]_recv_state[2]_wide_mux_41_OUT3_SW0_SW0 (N67)
     LUT6:I2->O            1   0.203   0.580  uart_top_/uart_/Mmux_recv_state[2]_recv_state[2]_wide_mux_41_OUT3 (uart_top_/uart_/recv_state[2]_recv_state[2]_wide_mux_41_OUT<2>)
     LUT3:I2->O            1   0.205   0.000  uart_top_/uart_/recv_state_2_rstpot (uart_top_/uart_/recv_state_2_rstpot)
     FD:D                      0.102          uart_top_/uart_/recv_state_2
    ----------------------------------------
    Total                      4.756ns (1.935ns logic, 2.821ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            uart_top_/uart_/tx_out (FF)
  Destination:       RsTx (PAD)
  Source Clock:      clk rising

  Data Path: uart_top_/uart_/tx_out to RsTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  uart_top_/uart_/tx_out (uart_top_/uart_/tx_out)
     OBUF:I->O                 2.571          RsTx_OBUF (RsTx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.861|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.68 secs
 
--> 

Total memory usage is 228084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    5 (   0 filtered)

