#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x128f618f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x128f74cf0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x128fab4b0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x128fb4730_0 .net "in", 31 0, o0x120040010;  0 drivers
v0x128fc0990_0 .var "out", 31 0;
S_0x128faa260 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fc0a50_0 .net "clk", 0 0, o0x1200400d0;  0 drivers
o0x120040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x128fc0af0_0 .net "data_address", 31 0, o0x120040100;  0 drivers
o0x120040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fc0ba0_0 .net "data_read", 0 0, o0x120040130;  0 drivers
v0x128fc0c50_0 .var "data_readdata", 31 0;
o0x120040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fc0d00_0 .net "data_write", 0 0, o0x120040190;  0 drivers
o0x1200401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x128fc0de0_0 .net "data_writedata", 31 0, o0x1200401c0;  0 drivers
S_0x128f95f70 .scope module, "div_tb" "div_tb" 6 1;
 .timescale 0 0;
v0x128fcda40_0 .net "active", 0 0, L_0x128fd6750;  1 drivers
v0x128fcdaf0_0 .var "clk", 0 0;
v0x128fcdc00_0 .var "clk_enable", 0 0;
v0x128fcdc90_0 .net "data_address", 31 0, v0x128fcba20_0;  1 drivers
v0x128fcdd20_0 .net "data_read", 0 0, L_0x128fd5d90;  1 drivers
v0x128fcddb0_0 .var "data_readdata", 31 0;
v0x128fcde40_0 .net "data_write", 0 0, L_0x128fd5820;  1 drivers
v0x128fcded0_0 .net "data_writedata", 31 0, v0x128fc4830_0;  1 drivers
v0x128fcdfa0_0 .net "instr_address", 31 0, L_0x128fd6880;  1 drivers
v0x128fce0b0_0 .var "instr_readdata", 31 0;
v0x128fce140_0 .net "register_v0", 31 0, L_0x128fd40d0;  1 drivers
v0x128fce210_0 .var "reset", 0 0;
S_0x128fc0f20 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x128f95f70;
 .timescale 0 0;
v0x128fc10f0_0 .var "expected_q", 31 0;
v0x128fc11b0_0 .var "expected_r", 31 0;
v0x128fc1260_0 .var "funct", 5 0;
v0x128fc1320_0 .var "i", 4 0;
v0x128fc13d0_0 .var "imm", 15 0;
v0x128fc14c0_0 .var "imm_instr", 31 0;
v0x128fc1570_0 .var "opcode", 5 0;
v0x128fc1620_0 .var "r_instr", 31 0;
v0x128fc16d0_0 .var "rd", 4 0;
v0x128fc17e0_0 .var "rs", 4 0;
v0x128fc1890_0 .var "rt", 4 0;
v0x128fc1940_0 .var "shamt", 4 0;
v0x128fc19f0_0 .var "test", 31 0;
E_0x128fb4ed0 .event posedge, v0x128fc4b40_0;
S_0x128fc1aa0 .scope module, "dut" "mips_cpu_harvard" 6 137, 7 1 0, S_0x128f95f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x128fcf290 .functor OR 1, L_0x128fcef40, L_0x128fcf150, C4<0>, C4<0>;
L_0x128fcf380 .functor BUFZ 1, L_0x128fcea30, C4<0>, C4<0>, C4<0>;
L_0x128fcf7b0 .functor AND 1, L_0x128fcea30, L_0x128fcf900, C4<1>, C4<1>;
L_0x128fcfa80 .functor OR 1, L_0x128fcf7b0, L_0x128fcf820, C4<0>, C4<0>;
L_0x128fcfbb0 .functor OR 1, L_0x128fcfa80, L_0x128fcf630, C4<0>, C4<0>;
L_0x128fcfcd0 .functor OR 1, L_0x128fcfbb0, L_0x128fd0f70, C4<0>, C4<0>;
L_0x128fcfd80 .functor OR 1, L_0x128fcfcd0, L_0x128fd0a00, C4<0>, C4<0>;
L_0x128fd0910 .functor AND 1, L_0x128fd0420, L_0x128fd0540, C4<1>, C4<1>;
L_0x128fd0a00 .functor OR 1, L_0x128fd01c0, L_0x128fd0910, C4<0>, C4<0>;
L_0x128fd0f70 .functor AND 1, L_0x128fd06f0, L_0x128fd0c20, C4<1>, C4<1>;
L_0x128fd14d0 .functor OR 1, L_0x128fd0e10, L_0x128fd1140, C4<0>, C4<0>;
L_0x128fcf550 .functor OR 1, L_0x128fd18c0, L_0x128fd1b70, C4<0>, C4<0>;
L_0x128fd1ea0 .functor AND 1, L_0x128fd1390, L_0x128fcf550, C4<1>, C4<1>;
L_0x128fd20a0 .functor OR 1, L_0x128fd1d30, L_0x128fd21e0, C4<0>, C4<0>;
L_0x128fd2530 .functor OR 1, L_0x128fd20a0, L_0x128fd2410, C4<0>, C4<0>;
L_0x128fd1f90 .functor AND 1, L_0x128fcea30, L_0x128fd2530, C4<1>, C4<1>;
L_0x128fd22c0 .functor AND 1, L_0x128fcea30, L_0x128fd2720, C4<1>, C4<1>;
L_0x128fd25e0 .functor AND 1, L_0x128fcea30, L_0x128fd07f0, C4<1>, C4<1>;
L_0x128fd31e0 .functor AND 1, v0x128fcb900_0, v0x128fcd740_0, C4<1>, C4<1>;
L_0x128fd3250 .functor AND 1, L_0x128fd31e0, L_0x128fcfd80, C4<1>, C4<1>;
L_0x128fd3380 .functor OR 1, L_0x128fd0a00, L_0x128fd0f70, C4<0>, C4<0>;
L_0x128fd4140 .functor BUFZ 32, L_0x128fd3d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128fd4230 .functor BUFZ 32, L_0x128fd3fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128fd51a0 .functor AND 1, v0x128fcdc00_0, L_0x128fd1f90, C4<1>, C4<1>;
L_0x128fd5210 .functor AND 1, L_0x128fd51a0, v0x128fcb900_0, C4<1>, C4<1>;
L_0x128fd3a50 .functor AND 1, L_0x128fd5210, L_0x128fd53f0, C4<1>, C4<1>;
L_0x128fd56d0 .functor AND 1, v0x128fcb900_0, v0x128fcd740_0, C4<1>, C4<1>;
L_0x128fd5820 .functor AND 1, L_0x128fd56d0, L_0x128fcff50, C4<1>, C4<1>;
L_0x128fd5490 .functor OR 1, L_0x128fd58d0, L_0x128fd5970, C4<0>, C4<0>;
L_0x128fd5d20 .functor AND 1, L_0x128fd5490, L_0x128fd5580, C4<1>, C4<1>;
L_0x128fd5d90 .functor OR 1, L_0x128fcf630, L_0x128fd5d20, C4<0>, C4<0>;
L_0x128fd6750 .functor BUFZ 1, v0x128fcb900_0, C4<0>, C4<0>, C4<0>;
L_0x128fd6880 .functor BUFZ 32, v0x128fcb990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128fc6bd0_0 .net *"_ivl_100", 31 0, L_0x128fd0b80;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc6c60_0 .net *"_ivl_103", 25 0, L_0x1200784d8;  1 drivers
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc6cf0_0 .net/2u *"_ivl_104", 31 0, L_0x120078520;  1 drivers
v0x128fc6d80_0 .net *"_ivl_106", 0 0, L_0x128fd06f0;  1 drivers
v0x128fc6e10_0 .net *"_ivl_109", 5 0, L_0x128fd0d70;  1 drivers
L_0x120078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x128fc6eb0_0 .net/2u *"_ivl_110", 5 0, L_0x120078568;  1 drivers
v0x128fc6f60_0 .net *"_ivl_112", 0 0, L_0x128fd0c20;  1 drivers
v0x128fc7000_0 .net *"_ivl_116", 31 0, L_0x128fd10a0;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc70b0_0 .net *"_ivl_119", 25 0, L_0x1200785b0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x128fc71c0_0 .net/2u *"_ivl_12", 5 0, L_0x1200780a0;  1 drivers
L_0x1200785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x128fc7270_0 .net/2u *"_ivl_120", 31 0, L_0x1200785f8;  1 drivers
v0x128fc7320_0 .net *"_ivl_122", 0 0, L_0x128fd0e10;  1 drivers
v0x128fc73c0_0 .net *"_ivl_124", 31 0, L_0x128fd12b0;  1 drivers
L_0x120078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc7470_0 .net *"_ivl_127", 25 0, L_0x120078640;  1 drivers
L_0x120078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x128fc7520_0 .net/2u *"_ivl_128", 31 0, L_0x120078688;  1 drivers
v0x128fc75d0_0 .net *"_ivl_130", 0 0, L_0x128fd1140;  1 drivers
v0x128fc7670_0 .net *"_ivl_134", 31 0, L_0x128fd1620;  1 drivers
L_0x1200786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc7800_0 .net *"_ivl_137", 25 0, L_0x1200786d0;  1 drivers
L_0x120078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc7890_0 .net/2u *"_ivl_138", 31 0, L_0x120078718;  1 drivers
v0x128fc7940_0 .net *"_ivl_140", 0 0, L_0x128fd1390;  1 drivers
v0x128fc79e0_0 .net *"_ivl_143", 5 0, L_0x128fd19d0;  1 drivers
L_0x120078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x128fc7a90_0 .net/2u *"_ivl_144", 5 0, L_0x120078760;  1 drivers
v0x128fc7b40_0 .net *"_ivl_146", 0 0, L_0x128fd18c0;  1 drivers
v0x128fc7be0_0 .net *"_ivl_149", 5 0, L_0x128fd1c90;  1 drivers
L_0x1200787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x128fc7c90_0 .net/2u *"_ivl_150", 5 0, L_0x1200787a8;  1 drivers
v0x128fc7d40_0 .net *"_ivl_152", 0 0, L_0x128fd1b70;  1 drivers
v0x128fc7de0_0 .net *"_ivl_155", 0 0, L_0x128fcf550;  1 drivers
v0x128fc7e80_0 .net *"_ivl_159", 1 0, L_0x128fd2000;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x128fc7f30_0 .net/2u *"_ivl_16", 5 0, L_0x1200780e8;  1 drivers
L_0x1200787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x128fc7fe0_0 .net/2u *"_ivl_160", 1 0, L_0x1200787f0;  1 drivers
v0x128fc8090_0 .net *"_ivl_162", 0 0, L_0x128fd1d30;  1 drivers
L_0x120078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x128fc8130_0 .net/2u *"_ivl_164", 5 0, L_0x120078838;  1 drivers
v0x128fc81e0_0 .net *"_ivl_166", 0 0, L_0x128fd21e0;  1 drivers
v0x128fc7710_0 .net *"_ivl_169", 0 0, L_0x128fd20a0;  1 drivers
L_0x120078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x128fc8470_0 .net/2u *"_ivl_170", 5 0, L_0x120078880;  1 drivers
v0x128fc8500_0 .net *"_ivl_172", 0 0, L_0x128fd2410;  1 drivers
v0x128fc8590_0 .net *"_ivl_175", 0 0, L_0x128fd2530;  1 drivers
L_0x1200788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x128fc8620_0 .net/2u *"_ivl_178", 5 0, L_0x1200788c8;  1 drivers
v0x128fc86c0_0 .net *"_ivl_180", 0 0, L_0x128fd2720;  1 drivers
L_0x120078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x128fc8760_0 .net/2u *"_ivl_184", 5 0, L_0x120078910;  1 drivers
v0x128fc8810_0 .net *"_ivl_186", 0 0, L_0x128fd07f0;  1 drivers
L_0x120078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x128fc88b0_0 .net/2u *"_ivl_194", 4 0, L_0x120078958;  1 drivers
v0x128fc8960_0 .net *"_ivl_197", 4 0, L_0x128fd2e10;  1 drivers
v0x128fc8a10_0 .net *"_ivl_199", 4 0, L_0x128fd2ca0;  1 drivers
v0x128fc8ac0_0 .net *"_ivl_20", 31 0, L_0x128fceda0;  1 drivers
v0x128fc8b70_0 .net *"_ivl_200", 4 0, L_0x128fd2d40;  1 drivers
v0x128fc8c20_0 .net *"_ivl_205", 0 0, L_0x128fd31e0;  1 drivers
v0x128fc8cc0_0 .net *"_ivl_209", 0 0, L_0x128fd3380;  1 drivers
L_0x1200789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x128fc8d60_0 .net/2u *"_ivl_210", 31 0, L_0x1200789a0;  1 drivers
v0x128fc8e10_0 .net *"_ivl_212", 31 0, L_0x128fd2370;  1 drivers
v0x128fc8ec0_0 .net *"_ivl_214", 31 0, L_0x128fd2eb0;  1 drivers
v0x128fc8f70_0 .net *"_ivl_216", 31 0, L_0x128fd3720;  1 drivers
v0x128fc9020_0 .net *"_ivl_218", 31 0, L_0x128fd35e0;  1 drivers
v0x128fc90d0_0 .net *"_ivl_227", 0 0, L_0x128fd51a0;  1 drivers
v0x128fc9170_0 .net *"_ivl_229", 0 0, L_0x128fd5210;  1 drivers
L_0x120078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc9210_0 .net *"_ivl_23", 25 0, L_0x120078130;  1 drivers
v0x128fc92c0_0 .net *"_ivl_230", 31 0, L_0x128fd5350;  1 drivers
L_0x120078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc9370_0 .net *"_ivl_233", 30 0, L_0x120078ac0;  1 drivers
L_0x120078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x128fc9420_0 .net/2u *"_ivl_234", 31 0, L_0x120078b08;  1 drivers
v0x128fc94d0_0 .net *"_ivl_236", 0 0, L_0x128fd53f0;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x128fc9570_0 .net/2u *"_ivl_24", 31 0, L_0x120078178;  1 drivers
v0x128fc9620_0 .net *"_ivl_241", 0 0, L_0x128fd56d0;  1 drivers
L_0x120078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x128fc96c0_0 .net/2u *"_ivl_244", 5 0, L_0x120078b50;  1 drivers
L_0x120078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x128fc9770_0 .net/2u *"_ivl_248", 5 0, L_0x120078b98;  1 drivers
v0x128fc9820_0 .net *"_ivl_255", 0 0, L_0x128fd5580;  1 drivers
v0x128fc8280_0 .net *"_ivl_257", 0 0, L_0x128fd5d20;  1 drivers
v0x128fc8320_0 .net *"_ivl_26", 0 0, L_0x128fcef40;  1 drivers
v0x128fc83c0_0 .net *"_ivl_261", 15 0, L_0x128fd61c0;  1 drivers
v0x128fc98b0_0 .net *"_ivl_262", 17 0, L_0x128fd5a50;  1 drivers
L_0x120078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128fc9960_0 .net *"_ivl_265", 1 0, L_0x120078c28;  1 drivers
v0x128fc9a10_0 .net *"_ivl_268", 15 0, L_0x128fd6470;  1 drivers
L_0x120078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128fc9ac0_0 .net *"_ivl_270", 1 0, L_0x120078c70;  1 drivers
v0x128fc9b70_0 .net *"_ivl_273", 0 0, L_0x128fd63a0;  1 drivers
L_0x120078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x128fc9c20_0 .net/2u *"_ivl_274", 13 0, L_0x120078cb8;  1 drivers
L_0x120078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc9cd0_0 .net/2u *"_ivl_276", 13 0, L_0x120078d00;  1 drivers
v0x128fc9d80_0 .net *"_ivl_278", 13 0, L_0x128fd6510;  1 drivers
v0x128fc9e30_0 .net *"_ivl_28", 31 0, L_0x128fcf060;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc9ee0_0 .net *"_ivl_31", 25 0, L_0x1200781c0;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x128fc9f90_0 .net/2u *"_ivl_32", 31 0, L_0x120078208;  1 drivers
v0x128fca040_0 .net *"_ivl_34", 0 0, L_0x128fcf150;  1 drivers
v0x128fca0e0_0 .net *"_ivl_4", 31 0, L_0x128fce900;  1 drivers
v0x128fca190_0 .net *"_ivl_41", 2 0, L_0x128fcf430;  1 drivers
L_0x120078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x128fca240_0 .net/2u *"_ivl_42", 2 0, L_0x120078250;  1 drivers
v0x128fca2f0_0 .net *"_ivl_47", 2 0, L_0x128fcf710;  1 drivers
L_0x120078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x128fca3a0_0 .net/2u *"_ivl_48", 2 0, L_0x120078298;  1 drivers
v0x128fca450_0 .net *"_ivl_53", 0 0, L_0x128fcf900;  1 drivers
v0x128fca4f0_0 .net *"_ivl_55", 0 0, L_0x128fcf7b0;  1 drivers
v0x128fca590_0 .net *"_ivl_57", 0 0, L_0x128fcfa80;  1 drivers
v0x128fca630_0 .net *"_ivl_59", 0 0, L_0x128fcfbb0;  1 drivers
v0x128fca6d0_0 .net *"_ivl_61", 0 0, L_0x128fcfcd0;  1 drivers
v0x128fca770_0 .net *"_ivl_65", 2 0, L_0x128fcfe90;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x128fca820_0 .net/2u *"_ivl_66", 2 0, L_0x1200782e0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fca8d0_0 .net *"_ivl_7", 25 0, L_0x120078010;  1 drivers
v0x128fca980_0 .net *"_ivl_70", 31 0, L_0x128fd0120;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fcaa30_0 .net *"_ivl_73", 25 0, L_0x120078328;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x128fcaae0_0 .net/2u *"_ivl_74", 31 0, L_0x120078370;  1 drivers
v0x128fcab90_0 .net *"_ivl_76", 0 0, L_0x128fd01c0;  1 drivers
v0x128fcac30_0 .net *"_ivl_78", 31 0, L_0x128fd0380;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fcace0_0 .net/2u *"_ivl_8", 31 0, L_0x120078058;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fcad90_0 .net *"_ivl_81", 25 0, L_0x1200783b8;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x128fcae40_0 .net/2u *"_ivl_82", 31 0, L_0x120078400;  1 drivers
v0x128fcaef0_0 .net *"_ivl_84", 0 0, L_0x128fd0420;  1 drivers
v0x128fcaf90_0 .net *"_ivl_87", 0 0, L_0x128fd02e0;  1 drivers
v0x128fcb040_0 .net *"_ivl_88", 31 0, L_0x128fd05f0;  1 drivers
L_0x120078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fcb0f0_0 .net *"_ivl_91", 30 0, L_0x120078448;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x128fcb1a0_0 .net/2u *"_ivl_92", 31 0, L_0x120078490;  1 drivers
v0x128fcb250_0 .net *"_ivl_94", 0 0, L_0x128fd0540;  1 drivers
v0x128fcb2f0_0 .net *"_ivl_97", 0 0, L_0x128fd0910;  1 drivers
v0x128fcb390_0 .net "active", 0 0, L_0x128fd6750;  alias, 1 drivers
v0x128fcb430_0 .net "alu_op1", 31 0, L_0x128fd4140;  1 drivers
v0x128fcb4d0_0 .net "alu_op2", 31 0, L_0x128fd4230;  1 drivers
v0x128fcb570_0 .net "alui_instr", 0 0, L_0x128fcf820;  1 drivers
v0x128fcb610_0 .net "b_flag", 0 0, v0x128fc26f0_0;  1 drivers
v0x128fcb6c0_0 .net "b_imm", 17 0, L_0x128fd6280;  1 drivers
v0x128fcb750_0 .net "b_offset", 31 0, L_0x128fd6670;  1 drivers
v0x128fcb7e0_0 .net "clk", 0 0, v0x128fcdaf0_0;  1 drivers
v0x128fcb870_0 .net "clk_enable", 0 0, v0x128fcdc00_0;  1 drivers
v0x128fcb900_0 .var "cpu_active", 0 0;
v0x128fcb990_0 .var "curr_addr", 31 0;
v0x128fcba20_0 .var "data_address", 31 0;
v0x128fcbac0_0 .net "data_read", 0 0, L_0x128fd5d90;  alias, 1 drivers
v0x128fcbb60_0 .net "data_readdata", 31 0, v0x128fcddb0_0;  1 drivers
v0x128fcbc40_0 .net "data_write", 0 0, L_0x128fd5820;  alias, 1 drivers
v0x128fcbce0_0 .net "data_writedata", 31 0, v0x128fc4830_0;  alias, 1 drivers
v0x128fcbd80_0 .var "delay_slot", 31 0;
v0x128fcbe20_0 .net "effective_addr", 31 0, v0x128fc2ab0_0;  1 drivers
v0x128fcbec0_0 .net "funct_code", 5 0, L_0x128fce860;  1 drivers
v0x128fcbf70_0 .net "hi_out", 31 0, v0x128fc4bf0_0;  1 drivers
v0x128fcc030_0 .net "hl_reg_enable", 0 0, L_0x128fd3a50;  1 drivers
v0x128fcc100_0 .net "instr_address", 31 0, L_0x128fd6880;  alias, 1 drivers
v0x128fcc1a0_0 .net "instr_opcode", 5 0, L_0x128fce700;  1 drivers
v0x128fcc240_0 .net "instr_readdata", 31 0, v0x128fce0b0_0;  1 drivers
v0x128fcc310_0 .net "j_imm", 0 0, L_0x128fd14d0;  1 drivers
v0x128fcc3b0_0 .net "j_reg", 0 0, L_0x128fd1ea0;  1 drivers
v0x128fcc450_0 .net "link_const", 0 0, L_0x128fd0a00;  1 drivers
v0x128fcc4f0_0 .net "link_reg", 0 0, L_0x128fd0f70;  1 drivers
v0x128fcc590_0 .net "lo_out", 31 0, v0x128fc5320_0;  1 drivers
v0x128fcc630_0 .net "load_data", 31 0, v0x128fc3ba0_0;  1 drivers
v0x128fcc6e0_0 .net "load_instr", 0 0, L_0x128fcf630;  1 drivers
v0x128fcc770_0 .net "lw", 0 0, L_0x128fceb50;  1 drivers
v0x128fcc810_0 .net "mfhi", 0 0, L_0x128fd22c0;  1 drivers
v0x128fcc8b0_0 .net "mflo", 0 0, L_0x128fd25e0;  1 drivers
v0x128fcc950_0 .net "movefrom", 0 0, L_0x128fcf290;  1 drivers
v0x128fcc9f0_0 .net "muldiv", 0 0, L_0x128fd1f90;  1 drivers
v0x128fcca90_0 .var "next_delay_slot", 31 0;
v0x128fccb40_0 .net "partial_store", 0 0, L_0x128fd5490;  1 drivers
v0x128fccbe0_0 .net "r_format", 0 0, L_0x128fcea30;  1 drivers
v0x128fccc80_0 .net "reg_a_read_data", 31 0, L_0x128fd3d30;  1 drivers
v0x128fccd40_0 .net "reg_a_read_index", 4 0, L_0x128fd2bc0;  1 drivers
v0x128fccdf0_0 .net "reg_b_read_data", 31 0, L_0x128fd3fe0;  1 drivers
v0x128fcce80_0 .net "reg_b_read_index", 4 0, L_0x128fd2800;  1 drivers
v0x128fccf40_0 .net "reg_dst", 0 0, L_0x128fcf380;  1 drivers
v0x128fccfd0_0 .net "reg_write", 0 0, L_0x128fcfd80;  1 drivers
v0x128fcd070_0 .net "reg_write_data", 31 0, L_0x128fd39b0;  1 drivers
v0x128fcd130_0 .net "reg_write_enable", 0 0, L_0x128fd3250;  1 drivers
v0x128fcd1e0_0 .net "reg_write_index", 4 0, L_0x128fd3080;  1 drivers
v0x128fcd290_0 .net "register_v0", 31 0, L_0x128fd40d0;  alias, 1 drivers
v0x128fcd340_0 .net "reset", 0 0, v0x128fce210_0;  1 drivers
v0x128fcd3d0_0 .net "result", 31 0, v0x128fc2f00_0;  1 drivers
v0x128fcd480_0 .net "result_hi", 31 0, v0x128fc28a0_0;  1 drivers
v0x128fcd550_0 .net "result_lo", 31 0, v0x128fc2a00_0;  1 drivers
v0x128fcd620_0 .net "sb", 0 0, L_0x128fd58d0;  1 drivers
v0x128fcd6b0_0 .net "sh", 0 0, L_0x128fd5970;  1 drivers
v0x128fcd740_0 .var "state", 0 0;
v0x128fcd7e0_0 .net "store_instr", 0 0, L_0x128fcff50;  1 drivers
v0x128fcd880_0 .net "sw", 0 0, L_0x128fcecc0;  1 drivers
E_0x128fc1460/0 .event edge, v0x128fc26f0_0, v0x128fcbd80_0, v0x128fcb750_0, v0x128fcc310_0;
E_0x128fc1460/1 .event edge, v0x128fc2950_0, v0x128fcc3b0_0, v0x128fc5fe0_0;
E_0x128fc1460 .event/or E_0x128fc1460/0, E_0x128fc1460/1;
E_0x128fc1e30 .event edge, v0x128fc4510_0, v0x128fc2ab0_0;
L_0x128fce700 .part v0x128fce0b0_0, 26, 6;
L_0x128fce860 .part v0x128fce0b0_0, 0, 6;
L_0x128fce900 .concat [ 6 26 0 0], L_0x128fce700, L_0x120078010;
L_0x128fcea30 .cmp/eq 32, L_0x128fce900, L_0x120078058;
L_0x128fceb50 .cmp/eq 6, L_0x128fce700, L_0x1200780a0;
L_0x128fcecc0 .cmp/eq 6, L_0x128fce700, L_0x1200780e8;
L_0x128fceda0 .concat [ 6 26 0 0], L_0x128fce700, L_0x120078130;
L_0x128fcef40 .cmp/eq 32, L_0x128fceda0, L_0x120078178;
L_0x128fcf060 .concat [ 6 26 0 0], L_0x128fce700, L_0x1200781c0;
L_0x128fcf150 .cmp/eq 32, L_0x128fcf060, L_0x120078208;
L_0x128fcf430 .part L_0x128fce700, 3, 3;
L_0x128fcf630 .cmp/eq 3, L_0x128fcf430, L_0x120078250;
L_0x128fcf710 .part L_0x128fce700, 3, 3;
L_0x128fcf820 .cmp/eq 3, L_0x128fcf710, L_0x120078298;
L_0x128fcf900 .reduce/nor L_0x128fd1f90;
L_0x128fcfe90 .part L_0x128fce700, 3, 3;
L_0x128fcff50 .cmp/eq 3, L_0x128fcfe90, L_0x1200782e0;
L_0x128fd0120 .concat [ 6 26 0 0], L_0x128fce700, L_0x120078328;
L_0x128fd01c0 .cmp/eq 32, L_0x128fd0120, L_0x120078370;
L_0x128fd0380 .concat [ 6 26 0 0], L_0x128fce700, L_0x1200783b8;
L_0x128fd0420 .cmp/eq 32, L_0x128fd0380, L_0x120078400;
L_0x128fd02e0 .part v0x128fce0b0_0, 20, 1;
L_0x128fd05f0 .concat [ 1 31 0 0], L_0x128fd02e0, L_0x120078448;
L_0x128fd0540 .cmp/eq 32, L_0x128fd05f0, L_0x120078490;
L_0x128fd0b80 .concat [ 6 26 0 0], L_0x128fce700, L_0x1200784d8;
L_0x128fd06f0 .cmp/eq 32, L_0x128fd0b80, L_0x120078520;
L_0x128fd0d70 .part v0x128fce0b0_0, 0, 6;
L_0x128fd0c20 .cmp/eq 6, L_0x128fd0d70, L_0x120078568;
L_0x128fd10a0 .concat [ 6 26 0 0], L_0x128fce700, L_0x1200785b0;
L_0x128fd0e10 .cmp/eq 32, L_0x128fd10a0, L_0x1200785f8;
L_0x128fd12b0 .concat [ 6 26 0 0], L_0x128fce700, L_0x120078640;
L_0x128fd1140 .cmp/eq 32, L_0x128fd12b0, L_0x120078688;
L_0x128fd1620 .concat [ 6 26 0 0], L_0x128fce700, L_0x1200786d0;
L_0x128fd1390 .cmp/eq 32, L_0x128fd1620, L_0x120078718;
L_0x128fd19d0 .part v0x128fce0b0_0, 0, 6;
L_0x128fd18c0 .cmp/eq 6, L_0x128fd19d0, L_0x120078760;
L_0x128fd1c90 .part v0x128fce0b0_0, 0, 6;
L_0x128fd1b70 .cmp/eq 6, L_0x128fd1c90, L_0x1200787a8;
L_0x128fd2000 .part L_0x128fce860, 3, 2;
L_0x128fd1d30 .cmp/eq 2, L_0x128fd2000, L_0x1200787f0;
L_0x128fd21e0 .cmp/eq 6, L_0x128fce860, L_0x120078838;
L_0x128fd2410 .cmp/eq 6, L_0x128fce860, L_0x120078880;
L_0x128fd2720 .cmp/eq 6, L_0x128fce860, L_0x1200788c8;
L_0x128fd07f0 .cmp/eq 6, L_0x128fce860, L_0x120078910;
L_0x128fd2bc0 .part v0x128fce0b0_0, 21, 5;
L_0x128fd2800 .part v0x128fce0b0_0, 16, 5;
L_0x128fd2e10 .part v0x128fce0b0_0, 11, 5;
L_0x128fd2ca0 .part v0x128fce0b0_0, 16, 5;
L_0x128fd2d40 .functor MUXZ 5, L_0x128fd2ca0, L_0x128fd2e10, L_0x128fcf380, C4<>;
L_0x128fd3080 .functor MUXZ 5, L_0x128fd2d40, L_0x120078958, L_0x128fd0a00, C4<>;
L_0x128fd2370 .arith/sum 32, v0x128fcbd80_0, L_0x1200789a0;
L_0x128fd2eb0 .functor MUXZ 32, v0x128fc2f00_0, v0x128fc3ba0_0, L_0x128fcf630, C4<>;
L_0x128fd3720 .functor MUXZ 32, L_0x128fd2eb0, v0x128fc5320_0, L_0x128fd25e0, C4<>;
L_0x128fd35e0 .functor MUXZ 32, L_0x128fd3720, v0x128fc4bf0_0, L_0x128fd22c0, C4<>;
L_0x128fd39b0 .functor MUXZ 32, L_0x128fd35e0, L_0x128fd2370, L_0x128fd3380, C4<>;
L_0x128fd5350 .concat [ 1 31 0 0], v0x128fcd740_0, L_0x120078ac0;
L_0x128fd53f0 .cmp/eq 32, L_0x128fd5350, L_0x120078b08;
L_0x128fd58d0 .cmp/eq 6, L_0x128fce700, L_0x120078b50;
L_0x128fd5970 .cmp/eq 6, L_0x128fce700, L_0x120078b98;
L_0x128fd5580 .reduce/nor v0x128fcd740_0;
L_0x128fd61c0 .part v0x128fce0b0_0, 0, 16;
L_0x128fd5a50 .concat [ 16 2 0 0], L_0x128fd61c0, L_0x120078c28;
L_0x128fd6470 .part L_0x128fd5a50, 0, 16;
L_0x128fd6280 .concat [ 2 16 0 0], L_0x120078c70, L_0x128fd6470;
L_0x128fd63a0 .part L_0x128fd6280, 17, 1;
L_0x128fd6510 .functor MUXZ 14, L_0x120078d00, L_0x120078cb8, L_0x128fd63a0, C4<>;
L_0x128fd6670 .concat [ 18 14 0 0], L_0x128fd6280, L_0x128fd6510;
S_0x128fc1e60 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x128fc21c0_0 .net *"_ivl_10", 15 0, L_0x128fd4b30;  1 drivers
L_0x120078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128fc2280_0 .net/2u *"_ivl_14", 15 0, L_0x120078a78;  1 drivers
v0x128fc2330_0 .net *"_ivl_17", 15 0, L_0x128fd4c70;  1 drivers
v0x128fc23f0_0 .net *"_ivl_5", 0 0, L_0x128fd4480;  1 drivers
v0x128fc24a0_0 .net *"_ivl_6", 15 0, L_0x128fd1a70;  1 drivers
v0x128fc2590_0 .net *"_ivl_9", 15 0, L_0x128fd4830;  1 drivers
v0x128fc2640_0 .net "addr_rt", 4 0, L_0x128fd4ee0;  1 drivers
v0x128fc26f0_0 .var "b_flag", 0 0;
v0x128fc2790_0 .net "funct", 5 0, L_0x128fd3470;  1 drivers
v0x128fc28a0_0 .var "hi", 31 0;
v0x128fc2950_0 .net "instructionword", 31 0, v0x128fce0b0_0;  alias, 1 drivers
v0x128fc2a00_0 .var "lo", 31 0;
v0x128fc2ab0_0 .var "memaddroffset", 31 0;
v0x128fc2b60_0 .var "multresult", 63 0;
v0x128fc2c10_0 .net "op1", 31 0, L_0x128fd4140;  alias, 1 drivers
v0x128fc2cc0_0 .net "op2", 31 0, L_0x128fd4230;  alias, 1 drivers
v0x128fc2d70_0 .net "opcode", 5 0, L_0x128fd43e0;  1 drivers
v0x128fc2f00_0 .var "result", 31 0;
v0x128fc2f90_0 .net "shamt", 4 0, L_0x128fd4e40;  1 drivers
v0x128fc3040_0 .net/s "sign_op1", 31 0, L_0x128fd4140;  alias, 1 drivers
v0x128fc3100_0 .net/s "sign_op2", 31 0, L_0x128fd4230;  alias, 1 drivers
v0x128fc3190_0 .net "simmediatedata", 31 0, L_0x128fd4bd0;  1 drivers
v0x128fc3220_0 .net "simmediatedatas", 31 0, L_0x128fd4bd0;  alias, 1 drivers
v0x128fc32b0_0 .net "uimmediatedata", 31 0, L_0x128fd4d10;  1 drivers
v0x128fc3340_0 .net "unsign_op1", 31 0, L_0x128fd4140;  alias, 1 drivers
v0x128fc3410_0 .net "unsign_op2", 31 0, L_0x128fd4230;  alias, 1 drivers
v0x128fc34f0_0 .var "unsigned_result", 31 0;
E_0x128fc2130/0 .event edge, v0x128fc2d70_0, v0x128fc2c10_0, v0x128fc3190_0, v0x128fc2790_0;
E_0x128fc2130/1 .event edge, v0x128fc2cc0_0, v0x128fc2f90_0, v0x128fc2b60_0, v0x128fc2640_0;
E_0x128fc2130/2 .event edge, v0x128fc32b0_0, v0x128fc34f0_0;
E_0x128fc2130 .event/or E_0x128fc2130/0, E_0x128fc2130/1, E_0x128fc2130/2;
L_0x128fd43e0 .part v0x128fce0b0_0, 26, 6;
L_0x128fd3470 .part v0x128fce0b0_0, 0, 6;
L_0x128fd4480 .part v0x128fce0b0_0, 15, 1;
LS_0x128fd1a70_0_0 .concat [ 1 1 1 1], L_0x128fd4480, L_0x128fd4480, L_0x128fd4480, L_0x128fd4480;
LS_0x128fd1a70_0_4 .concat [ 1 1 1 1], L_0x128fd4480, L_0x128fd4480, L_0x128fd4480, L_0x128fd4480;
LS_0x128fd1a70_0_8 .concat [ 1 1 1 1], L_0x128fd4480, L_0x128fd4480, L_0x128fd4480, L_0x128fd4480;
LS_0x128fd1a70_0_12 .concat [ 1 1 1 1], L_0x128fd4480, L_0x128fd4480, L_0x128fd4480, L_0x128fd4480;
L_0x128fd1a70 .concat [ 4 4 4 4], LS_0x128fd1a70_0_0, LS_0x128fd1a70_0_4, LS_0x128fd1a70_0_8, LS_0x128fd1a70_0_12;
L_0x128fd4830 .part v0x128fce0b0_0, 0, 16;
L_0x128fd4b30 .concat [ 16 0 0 0], L_0x128fd4830;
L_0x128fd4bd0 .concat [ 16 16 0 0], L_0x128fd4b30, L_0x128fd1a70;
L_0x128fd4c70 .part v0x128fce0b0_0, 0, 16;
L_0x128fd4d10 .concat [ 16 16 0 0], L_0x128fd4c70, L_0x120078a78;
L_0x128fd4e40 .part v0x128fce0b0_0, 6, 5;
L_0x128fd4ee0 .part v0x128fce0b0_0, 16, 5;
S_0x128fc3640 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x128fc38e0_0 .net "address", 31 0, v0x128fc2ab0_0;  alias, 1 drivers
v0x128fc3990_0 .net "datafromMem", 31 0, v0x128fcddb0_0;  alias, 1 drivers
v0x128fc3a30_0 .net "instr_word", 31 0, v0x128fce0b0_0;  alias, 1 drivers
v0x128fc3b00_0 .net "opcode", 5 0, L_0x128fd4fe0;  1 drivers
v0x128fc3ba0_0 .var "out_transformed", 31 0;
v0x128fc3c90_0 .net "regword", 31 0, L_0x128fd3fe0;  alias, 1 drivers
v0x128fc3d40_0 .net "whichbyte", 1 0, L_0x128fd5080;  1 drivers
E_0x128fc3880/0 .event edge, v0x128fc3b00_0, v0x128fc3990_0, v0x128fc3d40_0, v0x128fc2950_0;
E_0x128fc3880/1 .event edge, v0x128fc3c90_0;
E_0x128fc3880 .event/or E_0x128fc3880/0, E_0x128fc3880/1;
L_0x128fd4fe0 .part v0x128fce0b0_0, 26, 6;
L_0x128fd5080 .part v0x128fc2ab0_0, 0, 2;
S_0x128fc3e70 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x128fc4110_0 .net *"_ivl_1", 1 0, L_0x128fd5f80;  1 drivers
L_0x120078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128fc41d0_0 .net *"_ivl_5", 0 0, L_0x120078be0;  1 drivers
v0x128fc4280_0 .net "bytenum", 2 0, L_0x128fd5c30;  1 drivers
v0x128fc4340_0 .net "dataword", 31 0, v0x128fcddb0_0;  alias, 1 drivers
v0x128fc4400_0 .net "eff_addr", 31 0, v0x128fc2ab0_0;  alias, 1 drivers
v0x128fc4510_0 .net "opcode", 5 0, L_0x128fce700;  alias, 1 drivers
v0x128fc45a0_0 .net "regbyte", 7 0, L_0x128fd6060;  1 drivers
v0x128fc4650_0 .net "reghalfword", 15 0, L_0x128fd6100;  1 drivers
v0x128fc4700_0 .net "regword", 31 0, L_0x128fd3fe0;  alias, 1 drivers
v0x128fc4830_0 .var "storedata", 31 0;
E_0x128fc40b0/0 .event edge, v0x128fc4510_0, v0x128fc3c90_0, v0x128fc4280_0, v0x128fc45a0_0;
E_0x128fc40b0/1 .event edge, v0x128fc3990_0, v0x128fc4650_0;
E_0x128fc40b0 .event/or E_0x128fc40b0/0, E_0x128fc40b0/1;
L_0x128fd5f80 .part v0x128fc2ab0_0, 0, 2;
L_0x128fd5c30 .concat [ 2 1 0 0], L_0x128fd5f80, L_0x120078be0;
L_0x128fd6060 .part L_0x128fd3fe0, 0, 8;
L_0x128fd6100 .part L_0x128fd3fe0, 0, 16;
S_0x128fc4900 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x128fc4b40_0 .net "clk", 0 0, v0x128fcdaf0_0;  alias, 1 drivers
v0x128fc4bf0_0 .var "data", 31 0;
v0x128fc4ca0_0 .net "data_in", 31 0, v0x128fc28a0_0;  alias, 1 drivers
v0x128fc4d70_0 .net "data_out", 31 0, v0x128fc4bf0_0;  alias, 1 drivers
v0x128fc4e10_0 .net "enable", 0 0, L_0x128fd3a50;  alias, 1 drivers
v0x128fc4ef0_0 .net "reset", 0 0, v0x128fce210_0;  alias, 1 drivers
S_0x128fc5010 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x128fc5290_0 .net "clk", 0 0, v0x128fcdaf0_0;  alias, 1 drivers
v0x128fc5320_0 .var "data", 31 0;
v0x128fc53b0_0 .net "data_in", 31 0, v0x128fc2a00_0;  alias, 1 drivers
v0x128fc5480_0 .net "data_out", 31 0, v0x128fc5320_0;  alias, 1 drivers
v0x128fc5520_0 .net "enable", 0 0, L_0x128fd3a50;  alias, 1 drivers
v0x128fc55f0_0 .net "reset", 0 0, v0x128fce210_0;  alias, 1 drivers
S_0x128fc5700 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x128fc1aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x128fd3d30 .functor BUFZ 32, L_0x128fd38c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128fd3fe0 .functor BUFZ 32, L_0x128fd3e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128fc6390_2 .array/port v0x128fc6390, 2;
L_0x128fd40d0 .functor BUFZ 32, v0x128fc6390_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128fc5a30_0 .net *"_ivl_0", 31 0, L_0x128fd38c0;  1 drivers
v0x128fc5af0_0 .net *"_ivl_10", 6 0, L_0x128fd3ec0;  1 drivers
L_0x120078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128fc5b90_0 .net *"_ivl_13", 1 0, L_0x120078a30;  1 drivers
v0x128fc5c30_0 .net *"_ivl_2", 6 0, L_0x128fd3c10;  1 drivers
L_0x1200789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128fc5ce0_0 .net *"_ivl_5", 1 0, L_0x1200789e8;  1 drivers
v0x128fc5dd0_0 .net *"_ivl_8", 31 0, L_0x128fd3e20;  1 drivers
v0x128fc5e80_0 .net "r_clk", 0 0, v0x128fcdaf0_0;  alias, 1 drivers
v0x128fc5f50_0 .net "r_clk_enable", 0 0, v0x128fcdc00_0;  alias, 1 drivers
v0x128fc5fe0_0 .net "read_data1", 31 0, L_0x128fd3d30;  alias, 1 drivers
v0x128fc60f0_0 .net "read_data2", 31 0, L_0x128fd3fe0;  alias, 1 drivers
v0x128fc6180_0 .net "read_reg1", 4 0, L_0x128fd2bc0;  alias, 1 drivers
v0x128fc6230_0 .net "read_reg2", 4 0, L_0x128fd2800;  alias, 1 drivers
v0x128fc62e0_0 .net "register_v0", 31 0, L_0x128fd40d0;  alias, 1 drivers
v0x128fc6390 .array "registers", 0 31, 31 0;
v0x128fc6730_0 .net "reset", 0 0, v0x128fce210_0;  alias, 1 drivers
v0x128fc6800_0 .net "write_control", 0 0, L_0x128fd3250;  alias, 1 drivers
v0x128fc6890_0 .net "write_data", 31 0, L_0x128fd39b0;  alias, 1 drivers
v0x128fc6a20_0 .net "write_reg", 4 0, L_0x128fd3080;  alias, 1 drivers
L_0x128fd38c0 .array/port v0x128fc6390, L_0x128fd3c10;
L_0x128fd3c10 .concat [ 5 2 0 0], L_0x128fd2bc0, L_0x1200789e8;
L_0x128fd3e20 .array/port v0x128fc6390, L_0x128fd3ec0;
L_0x128fd3ec0 .concat [ 5 2 0 0], L_0x128fd2800, L_0x120078a30;
S_0x128fa94f0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1200439a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fce320_0 .net "clk", 0 0, o0x1200439a0;  0 drivers
v0x128fce3d0_0 .var "curr_addr", 31 0;
o0x120043a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fce470_0 .net "enable", 0 0, o0x120043a00;  0 drivers
o0x120043a30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x128fce500_0 .net "next_addr", 31 0, o0x120043a30;  0 drivers
o0x120043a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x128fce5a0_0 .net "reset", 0 0, o0x120043a60;  0 drivers
E_0x128fc1c80 .event posedge, v0x128fce320_0;
    .scope S_0x128fc5700;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128fc6390, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x128fc5700;
T_1 ;
    %wait E_0x128fb4ed0;
    %load/vec4 v0x128fc6730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x128fc5f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x128fc6800_0;
    %load/vec4 v0x128fc6a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x128fc6890_0;
    %load/vec4 v0x128fc6a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128fc6390, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x128fc1e60;
T_2 ;
    %wait E_0x128fc2130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %load/vec4 v0x128fc2d70_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3190_0;
    %add;
    %store/vec4 v0x128fc2ab0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x128fc2d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x128fc2790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x128fc3100_0;
    %ix/getv 4, v0x128fc2f90_0;
    %shiftl 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x128fc3100_0;
    %ix/getv 4, v0x128fc2f90_0;
    %shiftr 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x128fc3100_0;
    %ix/getv 4, v0x128fc2f90_0;
    %shiftr/s 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x128fc3100_0;
    %load/vec4 v0x128fc3340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x128fc3100_0;
    %load/vec4 v0x128fc3340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x128fc3100_0;
    %load/vec4 v0x128fc3340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x128fc3040_0;
    %pad/s 64;
    %load/vec4 v0x128fc3100_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x128fc2b60_0, 0, 64;
    %load/vec4 v0x128fc2b60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x128fc28a0_0, 0, 32;
    %load/vec4 v0x128fc2b60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x128fc2a00_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x128fc3340_0;
    %pad/u 64;
    %load/vec4 v0x128fc3410_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x128fc2b60_0, 0, 64;
    %load/vec4 v0x128fc2b60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x128fc28a0_0, 0, 32;
    %load/vec4 v0x128fc2b60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x128fc2a00_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3100_0;
    %mod/s;
    %store/vec4 v0x128fc28a0_0, 0, 32;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3100_0;
    %div/s;
    %store/vec4 v0x128fc2a00_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %mod;
    %store/vec4 v0x128fc28a0_0, 0, 32;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %div;
    %store/vec4 v0x128fc2a00_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x128fc2c10_0;
    %store/vec4 v0x128fc28a0_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x128fc2c10_0;
    %store/vec4 v0x128fc2a00_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3100_0;
    %add;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %add;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %sub;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %and;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %or;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %xor;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %or;
    %inv;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x128fc2640_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3100_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc2cc0_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x128fc3040_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fc26f0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3190_0;
    %add;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3190_0;
    %add;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x128fc3040_0;
    %load/vec4 v0x128fc3190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc3220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc32b0_0;
    %and;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc32b0_0;
    %or;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x128fc3340_0;
    %load/vec4 v0x128fc32b0_0;
    %xor;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x128fc32b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x128fc34f0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x128fc34f0_0;
    %store/vec4 v0x128fc2f00_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x128fc3640;
T_3 ;
    %wait E_0x128fc3880;
    %load/vec4 v0x128fc3b00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x128fc3990_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x128fc3990_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x128fc3990_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x128fc3990_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x128fc3a30_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x128fc3c90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x128fc3c90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x128fc3c90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x128fc3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3c90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc3c90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x128fc3990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x128fc3c90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc3ba0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x128fc5010;
T_4 ;
    %wait E_0x128fb4ed0;
    %load/vec4 v0x128fc55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128fc5320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x128fc5520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x128fc53b0_0;
    %assign/vec4 v0x128fc5320_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x128fc4900;
T_5 ;
    %wait E_0x128fb4ed0;
    %load/vec4 v0x128fc4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128fc4bf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x128fc4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x128fc4ca0_0;
    %assign/vec4 v0x128fc4bf0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x128fc3e70;
T_6 ;
    %wait E_0x128fc40b0;
    %load/vec4 v0x128fc4510_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x128fc4700_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128fc4830_0, 4, 8;
    %load/vec4 v0x128fc4700_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128fc4830_0, 4, 8;
    %load/vec4 v0x128fc4700_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128fc4830_0, 4, 8;
    %load/vec4 v0x128fc4700_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128fc4830_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x128fc4510_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x128fc4280_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x128fc45a0_0;
    %load/vec4 v0x128fc4340_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x128fc4340_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x128fc45a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc4340_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x128fc4340_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x128fc45a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc4340_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x128fc4340_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x128fc45a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x128fc4510_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x128fc4280_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x128fc4650_0;
    %load/vec4 v0x128fc4340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x128fc4340_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x128fc4650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc4830_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x128fc1aa0;
T_7 ;
    %wait E_0x128fc1e30;
    %load/vec4 v0x128fcc1a0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x128fcbe20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x128fcba20_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x128fc1aa0;
T_8 ;
    %wait E_0x128fc1460;
    %load/vec4 v0x128fcb610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x128fcbd80_0;
    %load/vec4 v0x128fcb750_0;
    %add;
    %store/vec4 v0x128fcca90_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x128fcc310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x128fcbd80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x128fcc240_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x128fcca90_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x128fcc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x128fccc80_0;
    %store/vec4 v0x128fcca90_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x128fcbd80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x128fcca90_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x128fc1aa0;
T_9 ;
    %wait E_0x128fb4ed0;
    %load/vec4 v0x128fcb870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x128fcd340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x128fcb990_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x128fcbd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128fcb900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128fcd740_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x128fcb900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x128fcd740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128fcd740_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x128fcd740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128fcd740_0, 0;
    %load/vec4 v0x128fcbd80_0;
    %assign/vec4 v0x128fcb990_0, 0;
    %load/vec4 v0x128fcca90_0;
    %assign/vec4 v0x128fcbd80_0, 0;
    %load/vec4 v0x128fcb990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128fcb900_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x128fc1aa0;
T_10 ;
    %wait E_0x128fb4ed0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x128fcd340_0, v0x128fcb870_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x128fcc240_0, v0x128fcb390_0, v0x128fcd130_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x128fccd40_0, v0x128fcce80_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x128fccc80_0, v0x128fccdf0_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x128fcd070_0, v0x128fcd3d0_0, v0x128fcd1e0_0, v0x128fcc6e0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x128fcc9f0_0, v0x128fcd550_0, v0x128fcd480_0, v0x128fcc590_0, v0x128fcbf70_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x128fcb610_0, v0x128fcb750_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x128fcb990_0, v0x128fcd740_0, v0x128fcbd80_0, v0x128fcca90_0, v0x128fcc3b0_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x128fcc100_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x128f95f70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fcdaf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x128fcdaf0_0;
    %inv;
    %store/vec4 v0x128fcdaf0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x128f95f70;
T_12 ;
    %fork t_1, S_0x128fc0f20;
    %jmp t_0;
    .scope S_0x128fc0f20;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fce210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128fcdc00_0, 0, 1;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128fce210_0, 0, 1;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x128fc1320_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x128fcddb0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x128fc1570_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc17e0_0, 0, 5;
    %load/vec4 v0x128fc1320_0;
    %store/vec4 v0x128fc1890_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x128fc13d0_0, 0, 16;
    %load/vec4 v0x128fc1570_0;
    %load/vec4 v0x128fc17e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc13d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc14c0_0, 0, 32;
    %load/vec4 v0x128fc14c0_0;
    %store/vec4 v0x128fce0b0_0, 0, 32;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %load/vec4 v0x128fcde40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x128fcdd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x128fcddb0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x128fcddb0_0, 0, 32;
    %load/vec4 v0x128fc1320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x128fc1320_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x128fc1320_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x128fc19f0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x128fc1570_0, 0, 6;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x128fc1260_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc1940_0, 0, 5;
    %load/vec4 v0x128fc1320_0;
    %store/vec4 v0x128fc17e0_0, 0, 5;
    %load/vec4 v0x128fc1320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x128fc1890_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc16d0_0, 0, 5;
    %load/vec4 v0x128fc1570_0;
    %load/vec4 v0x128fc17e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc16d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc1620_0, 0, 32;
    %load/vec4 v0x128fc1620_0;
    %store/vec4 v0x128fce0b0_0, 0, 32;
    %load/vec4 v0x128fc19f0_0;
    %load/vec4 v0x128fc19f0_0;
    %addi 3703181876, 0, 32;
    %div;
    %store/vec4 v0x128fc10f0_0, 0, 32;
    %load/vec4 v0x128fc19f0_0;
    %load/vec4 v0x128fc19f0_0;
    %addi 3703181876, 0, 32;
    %mod;
    %store/vec4 v0x128fc11b0_0, 0, 32;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x128fc1570_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x128fc1260_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc1940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc17e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc1890_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x128fc16d0_0, 0, 5;
    %load/vec4 v0x128fc1570_0;
    %load/vec4 v0x128fc17e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc16d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc1620_0, 0, 32;
    %load/vec4 v0x128fc1620_0;
    %store/vec4 v0x128fce0b0_0, 0, 32;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %load/vec4 v0x128fce140_0;
    %load/vec4 v0x128fc10f0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x128fc10f0_0, v0x128fce140_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x128fc1570_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x128fc1260_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc1940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc17e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x128fc1890_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x128fc16d0_0, 0, 5;
    %load/vec4 v0x128fc1570_0;
    %load/vec4 v0x128fc17e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc16d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128fc1260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128fc1620_0, 0, 32;
    %load/vec4 v0x128fc1620_0;
    %store/vec4 v0x128fce0b0_0, 0, 32;
    %wait E_0x128fb4ed0;
    %delay 2, 0;
    %load/vec4 v0x128fce140_0;
    %load/vec4 v0x128fc11b0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 6 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x128fc11b0_0, v0x128fce140_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x128fc19f0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x128fc19f0_0, 0, 32;
    %load/vec4 v0x128fc1320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x128fc1320_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x128f95f70;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x128fa94f0;
T_13 ;
    %wait E_0x128fc1c80;
    %load/vec4 v0x128fce5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x128fce3d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x128fce470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x128fce500_0;
    %assign/vec4 v0x128fce3d0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/divu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
