--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml topDDR.twx topDDR.ncd -o topDDR.twr topDDR.pcf -ucf
DDR.ucf

Design file:              topDDR.ncd
Physical constraint file: topDDR.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54053895 paths analyzed, 2177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.939ns.
--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_41 (SLICE_X44Y64.F4), 1007036 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.910ns (Levels of Logic = 15)
  Clock Path Skew:      -0.029ns (0.065 - 0.094)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.587   scoreK/hex_score<9>
                                                       scoreK/hex_score_8
    SLICE_X42Y85.G1      net (fanout=24)       1.585   scoreK/hex_score<8>
    SLICE_X42Y85.Y       Tilo                  0.759   N654
                                                       scoreK/bcd_5_mux000149
    SLICE_X42Y85.F4      net (fanout=4)        0.567   scoreK/bcd_5_mux000149
    SLICE_X42Y85.X       Tilo                  0.759   N654
                                                       scoreK/bcd_3_mux0003_SW2_G
    SLICE_X42Y83.F3      net (fanout=1)        0.269   N654
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X46Y82.G4      net (fanout=2)        0.403   scoreK/bcd_5_mux000170
    SLICE_X46Y82.Y       Tilo                  0.759   scoreK/Madd_bcd_7_4_add0003_lut<3>
                                                       scoreK/bcd_5_mux0001124
    SLICE_X48Y80.G3      net (fanout=8)        0.480   scoreK/Madd_bcd_7_4_add0002_lut<2>
    SLICE_X48Y80.Y       Tilo                  0.759   N165
                                                       scoreK/Madd_bcd_7_4_add0004_cy<2>111
    SLICE_X45Y80.F1      net (fanout=3)        0.477   scoreK/N7
    SLICE_X45Y80.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0004_lut<2>
                                                       scoreK/bcd_5_mux00031
    SLICE_X44Y74.G4      net (fanout=13)       1.577   scoreK/Madd_bcd_7_4_add0004_lut<2>
    SLICE_X44Y74.Y       Tilo                  0.759   score<5>
                                                       scoreK/bcd_4_mux0005105
    SLICE_X44Y74.F1      net (fanout=3)        0.519   scoreK/bcd_4_mux0005105
    SLICE_X44Y74.X       Tilo                  0.759   score<5>
                                                       scoreK/bcd_4_mux0005145
    SLICE_X48Y71.F3      net (fanout=4)        0.572   score<5>
    SLICE_X48Y71.F5      Tif5                  1.033   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_1448
                                                       LCDC/Mmux_Code_13_f5_17
    SLICE_X48Y70.FXINB   net (fanout=1)        0.000   LCDC/Mmux_Code_13_f518
    SLICE_X48Y70.FX      Tinbfx                0.364   LCDC/Mmux_Code_12_f529
                                                       LCDC/Mmux_Code_11_f6_13
    SLICE_X48Y71.FXINA   net (fanout=1)        0.000   LCDC/Mmux_Code_11_f614
    SLICE_X48Y71.Y       Tif6y                 0.409   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_10_f7_3
    SLICE_X49Y67.G4      net (fanout=1)        0.275   LCDC/Mmux_Code_10_f74
    SLICE_X49Y67.X       Tif5x                 1.025   LCDC/Code<4>
                                                       LCDC/Mmux_Code_44
                                                       LCDC/Mmux_Code_2_f5_3
    SLICE_X45Y65.BX      net (fanout=43)       0.859   LCDC/Code<4>
    SLICE_X45Y65.X       Tbxx                  0.739   N348
                                                       LCDC/cur_state_mux0003<19>12_SW1
    SLICE_X44Y64.G4      net (fanout=1)        0.086   N348
    SLICE_X44Y64.Y       Tilo                  0.759   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>33
    SLICE_X44Y64.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>33/O
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.910ns (12.218ns logic, 7.692ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_6 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.917ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.065 - 0.087)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_6 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.YQ      Tcko                  0.652   scoreK/hex_score<7>
                                                       scoreK/hex_score_6
    SLICE_X43Y87.G1      net (fanout=23)       2.808   scoreK/hex_score<6>
    SLICE_X43Y87.Y       Tilo                  0.704   N653
                                                       scoreK/bcd_3_mux0003_SW0_G
    SLICE_X42Y83.F1      net (fanout=1)        0.369   N652
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X46Y82.G4      net (fanout=2)        0.403   scoreK/bcd_5_mux000170
    SLICE_X46Y82.Y       Tilo                  0.759   scoreK/Madd_bcd_7_4_add0003_lut<3>
                                                       scoreK/bcd_5_mux0001124
    SLICE_X48Y80.G3      net (fanout=8)        0.480   scoreK/Madd_bcd_7_4_add0002_lut<2>
    SLICE_X48Y80.Y       Tilo                  0.759   N165
                                                       scoreK/Madd_bcd_7_4_add0004_cy<2>111
    SLICE_X45Y80.F1      net (fanout=3)        0.477   scoreK/N7
    SLICE_X45Y80.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0004_lut<2>
                                                       scoreK/bcd_5_mux00031
    SLICE_X44Y74.G4      net (fanout=13)       1.577   scoreK/Madd_bcd_7_4_add0004_lut<2>
    SLICE_X44Y74.Y       Tilo                  0.759   score<5>
                                                       scoreK/bcd_4_mux0005105
    SLICE_X44Y74.F1      net (fanout=3)        0.519   scoreK/bcd_4_mux0005105
    SLICE_X44Y74.X       Tilo                  0.759   score<5>
                                                       scoreK/bcd_4_mux0005145
    SLICE_X48Y71.F3      net (fanout=4)        0.572   score<5>
    SLICE_X48Y71.F5      Tif5                  1.033   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_1448
                                                       LCDC/Mmux_Code_13_f5_17
    SLICE_X48Y70.FXINB   net (fanout=1)        0.000   LCDC/Mmux_Code_13_f518
    SLICE_X48Y70.FX      Tinbfx                0.364   LCDC/Mmux_Code_12_f529
                                                       LCDC/Mmux_Code_11_f6_13
    SLICE_X48Y71.FXINA   net (fanout=1)        0.000   LCDC/Mmux_Code_11_f614
    SLICE_X48Y71.Y       Tif6y                 0.409   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_10_f7_3
    SLICE_X49Y67.G4      net (fanout=1)        0.275   LCDC/Mmux_Code_10_f74
    SLICE_X49Y67.X       Tif5x                 1.025   LCDC/Code<4>
                                                       LCDC/Mmux_Code_44
                                                       LCDC/Mmux_Code_2_f5_3
    SLICE_X45Y65.BX      net (fanout=43)       0.859   LCDC/Code<4>
    SLICE_X45Y65.X       Tbxx                  0.739   N348
                                                       LCDC/cur_state_mux0003<19>12_SW1
    SLICE_X44Y64.G4      net (fanout=1)        0.086   N348
    SLICE_X44Y64.Y       Tilo                  0.759   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>33
    SLICE_X44Y64.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>33/O
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.917ns (11.469ns logic, 8.448ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_6 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.903ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.065 - 0.087)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_6 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.YQ      Tcko                  0.652   scoreK/hex_score<7>
                                                       scoreK/hex_score_6
    SLICE_X43Y87.G1      net (fanout=23)       2.808   scoreK/hex_score<6>
    SLICE_X43Y87.Y       Tilo                  0.704   N653
                                                       scoreK/bcd_3_mux0003_SW0_G
    SLICE_X42Y83.F1      net (fanout=1)        0.369   N652
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X42Y84.F3      net (fanout=2)        0.320   scoreK/bcd_5_mux000170
    SLICE_X42Y84.X       Tilo                  0.759   N436
                                                       scoreK/bcd_5_mux0001124_SW0
    SLICE_X44Y77.G1      net (fanout=2)        0.943   N436
    SLICE_X44Y77.Y       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330_SW0
    SLICE_X44Y77.F3      net (fanout=1)        0.023   scoreK/bcd_6_mux000330_SW0/O
    SLICE_X44Y77.X       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330
    SLICE_X47Y77.G2      net (fanout=2)        0.418   scoreK/bcd_6_mux000330
    SLICE_X47Y77.Y       Tilo                  0.704   scoreK/bcd_6_mux000580
                                                       scoreK/bcd_6_mux000365
    SLICE_X46Y75.F4      net (fanout=10)       0.423   scoreK/Madd_bcd_7_4_add0004_lut<3>
    SLICE_X46Y75.X       Tilo                  0.759   scoreK/bcd_6_mux0005116
                                                       scoreK/bcd_6_mux0005116
    SLICE_X46Y77.F1      net (fanout=1)        0.409   scoreK/bcd_6_mux0005116
    SLICE_X46Y77.X       Tilo                  0.759   score<7>
                                                       scoreK/bcd_6_mux0005153
    SLICE_X48Y71.F1      net (fanout=6)        0.719   score<7>
    SLICE_X48Y71.F5      Tif5                  1.033   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_1448
                                                       LCDC/Mmux_Code_13_f5_17
    SLICE_X48Y70.FXINB   net (fanout=1)        0.000   LCDC/Mmux_Code_13_f518
    SLICE_X48Y70.FX      Tinbfx                0.364   LCDC/Mmux_Code_12_f529
                                                       LCDC/Mmux_Code_11_f6_13
    SLICE_X48Y71.FXINA   net (fanout=1)        0.000   LCDC/Mmux_Code_11_f614
    SLICE_X48Y71.Y       Tif6y                 0.409   LCDC/Mmux_Code_10_f74
                                                       LCDC/Mmux_Code_10_f7_3
    SLICE_X49Y67.G4      net (fanout=1)        0.275   LCDC/Mmux_Code_10_f74
    SLICE_X49Y67.X       Tif5x                 1.025   LCDC/Code<4>
                                                       LCDC/Mmux_Code_44
                                                       LCDC/Mmux_Code_2_f5_3
    SLICE_X45Y65.BX      net (fanout=43)       0.859   LCDC/Code<4>
    SLICE_X45Y65.X       Tbxx                  0.739   N348
                                                       LCDC/cur_state_mux0003<19>12_SW1
    SLICE_X44Y64.G4      net (fanout=1)        0.086   N348
    SLICE_X44Y64.Y       Tilo                  0.759   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>33
    SLICE_X44Y64.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>33/O
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.903ns (12.228ns logic, 7.675ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_41 (SLICE_X44Y64.F2), 1006788 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_11 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.903ns (Levels of Logic = 15)
  Clock Path Skew:      -0.029ns (0.065 - 0.094)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_11 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.XQ      Tcko                  0.591   scoreK/hex_score<11>
                                                       scoreK/hex_score_11
    SLICE_X47Y86.G1      net (fanout=22)       1.022   scoreK/hex_score<11>
    SLICE_X47Y86.Y       Tilo                  0.704   N188
                                                       scoreK/bcd_3_mux0002_SW0
    SLICE_X44Y82.G2      net (fanout=4)        0.666   N185
    SLICE_X44Y82.X       Tif5x                 1.152   N167
                                                       scoreK/bcd_2_mux0003_SW0_F
                                                       scoreK/bcd_2_mux0003_SW0
    SLICE_X45Y82.G4      net (fanout=1)        0.024   N167
    SLICE_X45Y82.Y       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0003
    SLICE_X45Y82.F3      net (fanout=5)        0.065   scoreK/Madd_bcd_3_0_add0004_lut<3>
    SLICE_X45Y82.X       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0004
    SLICE_X45Y81.BX      net (fanout=10)       0.915   scoreK/Madd_bcd_3_0_add0005_lut<3>
    SLICE_X45Y81.X       Tbxx                  0.739   scoreK/Madd_bcd_3_0_add0006_lut<3>
                                                       scoreK/bcd_2_mux0005
    SLICE_X45Y79.G3      net (fanout=9)        0.371   scoreK/Madd_bcd_3_0_add0006_lut<3>
    SLICE_X45Y79.Y       Tilo                  0.704   scoreK/bcd_0_cmp_gt0001
                                                       scoreK/bcd_2_mux0006
    SLICE_X45Y76.G3      net (fanout=10)       0.457   scoreK/Madd_bcd_3_0_add0007_lut<3>
    SLICE_X45Y76.Y       Tilo                  0.704   scoreK/N35
                                                       scoreK/bcd_1_mux000721
    SLICE_X44Y73.G2      net (fanout=6)        1.152   scoreK/N321
    SLICE_X44Y73.Y       Tilo                  0.759   score<1>
                                                       scoreK/bcd_0_cmp_gt00002
    SLICE_X48Y66.F3      net (fanout=7)        0.708   scoreK/bcd_0_cmp_gt0000
    SLICE_X48Y66.X       Tilo                  0.759   score<2>
                                                       scoreK/bcd_1_mux00081
    SLICE_X49Y69.G4      net (fanout=2)        0.280   score<2>
    SLICE_X49Y69.X       Tif5x                 1.025   LCDC/Mmux_Code_12_f517
                                                       LCDC/Mmux_Code_1427
                                                       LCDC/Mmux_Code_12_f5_16
    SLICE_X49Y66.G3      net (fanout=2)        0.322   LCDC/Mmux_Code_12_f517
    SLICE_X49Y66.Y       Tilo                  0.704   N496
                                                       LCDC/Mmux_Code_11_f6_7_SW1
    SLICE_X46Y64.G3      net (fanout=4)        0.617   N485
    SLICE_X46Y64.Y       Tilo                  0.759   N379
                                                       LCDC/Mmux_Code_2_f5_1_1
    SLICE_X46Y64.F2      net (fanout=37)       0.465   LCDC/Mmux_Code_2_f5_1
    SLICE_X46Y64.X       Tilo                  0.759   N379
                                                       LCDC/cur_state_mux0003<19>63_SW0
    SLICE_X44Y65.F4      net (fanout=1)        0.349   N379
    SLICE_X44Y65.X       Tilo                  0.759   N286
                                                       LCDC/cur_state_mux0003<19>145_SW0
    SLICE_X44Y64.F2      net (fanout=1)        0.072   N286
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.903ns (12.418ns logic, 7.485ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_11 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.865ns (Levels of Logic = 15)
  Clock Path Skew:      -0.029ns (0.065 - 0.094)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_11 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.XQ      Tcko                  0.591   scoreK/hex_score<11>
                                                       scoreK/hex_score_11
    SLICE_X47Y86.G1      net (fanout=22)       1.022   scoreK/hex_score<11>
    SLICE_X47Y86.Y       Tilo                  0.704   N188
                                                       scoreK/bcd_3_mux0002_SW0
    SLICE_X44Y82.G2      net (fanout=4)        0.666   N185
    SLICE_X44Y82.X       Tif5x                 1.152   N167
                                                       scoreK/bcd_2_mux0003_SW0_F
                                                       scoreK/bcd_2_mux0003_SW0
    SLICE_X45Y82.G4      net (fanout=1)        0.024   N167
    SLICE_X45Y82.Y       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0003
    SLICE_X45Y82.F3      net (fanout=5)        0.065   scoreK/Madd_bcd_3_0_add0004_lut<3>
    SLICE_X45Y82.X       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0004
    SLICE_X45Y81.BX      net (fanout=10)       0.915   scoreK/Madd_bcd_3_0_add0005_lut<3>
    SLICE_X45Y81.X       Tbxx                  0.739   scoreK/Madd_bcd_3_0_add0006_lut<3>
                                                       scoreK/bcd_2_mux0005
    SLICE_X45Y79.G3      net (fanout=9)        0.371   scoreK/Madd_bcd_3_0_add0006_lut<3>
    SLICE_X45Y79.Y       Tilo                  0.704   scoreK/bcd_0_cmp_gt0001
                                                       scoreK/bcd_2_mux0006
    SLICE_X45Y76.G3      net (fanout=10)       0.457   scoreK/Madd_bcd_3_0_add0007_lut<3>
    SLICE_X45Y76.Y       Tilo                  0.704   scoreK/N35
                                                       scoreK/bcd_1_mux000721
    SLICE_X44Y73.G2      net (fanout=6)        1.152   scoreK/N321
    SLICE_X44Y73.Y       Tilo                  0.759   score<1>
                                                       scoreK/bcd_0_cmp_gt00002
    SLICE_X48Y66.F3      net (fanout=7)        0.708   scoreK/bcd_0_cmp_gt0000
    SLICE_X48Y66.X       Tilo                  0.759   score<2>
                                                       scoreK/bcd_1_mux00081
    SLICE_X49Y69.G4      net (fanout=2)        0.280   score<2>
    SLICE_X49Y69.X       Tif5x                 1.025   LCDC/Mmux_Code_12_f517
                                                       LCDC/Mmux_Code_1427
                                                       LCDC/Mmux_Code_12_f5_16
    SLICE_X49Y68.G1      net (fanout=2)        0.210   LCDC/Mmux_Code_12_f517
    SLICE_X49Y68.Y       Tilo                  0.704   N491
                                                       LCDC/Mmux_Code_11_f6_7_SW0
    SLICE_X46Y64.G4      net (fanout=4)        0.691   N484
    SLICE_X46Y64.Y       Tilo                  0.759   N379
                                                       LCDC/Mmux_Code_2_f5_1_1
    SLICE_X46Y64.F2      net (fanout=37)       0.465   LCDC/Mmux_Code_2_f5_1
    SLICE_X46Y64.X       Tilo                  0.759   N379
                                                       LCDC/cur_state_mux0003<19>63_SW0
    SLICE_X44Y65.F4      net (fanout=1)        0.349   N379
    SLICE_X44Y65.X       Tilo                  0.759   N286
                                                       LCDC/cur_state_mux0003<19>145_SW0
    SLICE_X44Y64.F2      net (fanout=1)        0.072   N286
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.865ns (12.418ns logic, 7.447ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_7 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.853ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.065 - 0.087)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_7 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.XQ      Tcko                  0.592   scoreK/hex_score<7>
                                                       scoreK/hex_score_7
    SLICE_X46Y87.G1      net (fanout=24)       1.005   scoreK/hex_score<7>
    SLICE_X46Y87.Y       Tilo                  0.759   N336
                                                       scoreK/bcd_2_mux0002_SW0
    SLICE_X44Y82.G3      net (fanout=4)        0.577   N174
    SLICE_X44Y82.X       Tif5x                 1.152   N167
                                                       scoreK/bcd_2_mux0003_SW0_F
                                                       scoreK/bcd_2_mux0003_SW0
    SLICE_X45Y82.G4      net (fanout=1)        0.024   N167
    SLICE_X45Y82.Y       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0003
    SLICE_X45Y82.F3      net (fanout=5)        0.065   scoreK/Madd_bcd_3_0_add0004_lut<3>
    SLICE_X45Y82.X       Tilo                  0.704   scoreK/Madd_bcd_3_0_add0005_lut<3>
                                                       scoreK/bcd_2_mux0004
    SLICE_X45Y81.BX      net (fanout=10)       0.915   scoreK/Madd_bcd_3_0_add0005_lut<3>
    SLICE_X45Y81.X       Tbxx                  0.739   scoreK/Madd_bcd_3_0_add0006_lut<3>
                                                       scoreK/bcd_2_mux0005
    SLICE_X45Y79.G3      net (fanout=9)        0.371   scoreK/Madd_bcd_3_0_add0006_lut<3>
    SLICE_X45Y79.Y       Tilo                  0.704   scoreK/bcd_0_cmp_gt0001
                                                       scoreK/bcd_2_mux0006
    SLICE_X45Y76.G3      net (fanout=10)       0.457   scoreK/Madd_bcd_3_0_add0007_lut<3>
    SLICE_X45Y76.Y       Tilo                  0.704   scoreK/N35
                                                       scoreK/bcd_1_mux000721
    SLICE_X44Y73.G2      net (fanout=6)        1.152   scoreK/N321
    SLICE_X44Y73.Y       Tilo                  0.759   score<1>
                                                       scoreK/bcd_0_cmp_gt00002
    SLICE_X48Y66.F3      net (fanout=7)        0.708   scoreK/bcd_0_cmp_gt0000
    SLICE_X48Y66.X       Tilo                  0.759   score<2>
                                                       scoreK/bcd_1_mux00081
    SLICE_X49Y69.G4      net (fanout=2)        0.280   score<2>
    SLICE_X49Y69.X       Tif5x                 1.025   LCDC/Mmux_Code_12_f517
                                                       LCDC/Mmux_Code_1427
                                                       LCDC/Mmux_Code_12_f5_16
    SLICE_X49Y66.G3      net (fanout=2)        0.322   LCDC/Mmux_Code_12_f517
    SLICE_X49Y66.Y       Tilo                  0.704   N496
                                                       LCDC/Mmux_Code_11_f6_7_SW1
    SLICE_X46Y64.G3      net (fanout=4)        0.617   N485
    SLICE_X46Y64.Y       Tilo                  0.759   N379
                                                       LCDC/Mmux_Code_2_f5_1_1
    SLICE_X46Y64.F2      net (fanout=37)       0.465   LCDC/Mmux_Code_2_f5_1
    SLICE_X46Y64.X       Tilo                  0.759   N379
                                                       LCDC/cur_state_mux0003<19>63_SW0
    SLICE_X44Y65.F4      net (fanout=1)        0.349   N379
    SLICE_X44Y65.X       Tilo                  0.759   N286
                                                       LCDC/cur_state_mux0003<19>145_SW0
    SLICE_X44Y64.F2      net (fanout=1)        0.072   N286
    SLICE_X44Y64.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>192
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     19.853ns (12.474ns logic, 7.379ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_33 (SLICE_X46Y65.G4), 625283 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.679ns (Levels of Logic = 14)
  Clock Path Skew:      -0.036ns (0.058 - 0.094)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.587   scoreK/hex_score<9>
                                                       scoreK/hex_score_8
    SLICE_X42Y85.G1      net (fanout=24)       1.585   scoreK/hex_score<8>
    SLICE_X42Y85.Y       Tilo                  0.759   N654
                                                       scoreK/bcd_5_mux000149
    SLICE_X42Y85.F4      net (fanout=4)        0.567   scoreK/bcd_5_mux000149
    SLICE_X42Y85.X       Tilo                  0.759   N654
                                                       scoreK/bcd_3_mux0003_SW2_G
    SLICE_X42Y83.F3      net (fanout=1)        0.269   N654
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X42Y84.F3      net (fanout=2)        0.320   scoreK/bcd_5_mux000170
    SLICE_X42Y84.X       Tilo                  0.759   N436
                                                       scoreK/bcd_5_mux0001124_SW0
    SLICE_X44Y77.G1      net (fanout=2)        0.943   N436
    SLICE_X44Y77.Y       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330_SW0
    SLICE_X44Y77.F3      net (fanout=1)        0.023   scoreK/bcd_6_mux000330_SW0/O
    SLICE_X44Y77.X       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330
    SLICE_X47Y77.G2      net (fanout=2)        0.418   scoreK/bcd_6_mux000330
    SLICE_X47Y77.Y       Tilo                  0.704   scoreK/bcd_6_mux000580
                                                       scoreK/bcd_6_mux000365
    SLICE_X46Y75.F4      net (fanout=10)       0.423   scoreK/Madd_bcd_7_4_add0004_lut<3>
    SLICE_X46Y75.X       Tilo                  0.759   scoreK/bcd_6_mux0005116
                                                       scoreK/bcd_6_mux0005116
    SLICE_X46Y77.F1      net (fanout=1)        0.409   scoreK/bcd_6_mux0005116
    SLICE_X46Y77.X       Tilo                  0.759   score<7>
                                                       scoreK/bcd_6_mux0005153
    SLICE_X46Y70.F1      net (fanout=6)        0.713   score<7>
    SLICE_X46Y70.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f514
                                                       LCDC/Mmux_Code_1438
                                                       LCDC/Mmux_Code_13_f5_13
    SLICE_X46Y71.G1      net (fanout=2)        0.137   LCDC/Mmux_Code_13_f514
    SLICE_X46Y71.X       Tif5x                 1.152   LCDC/Mmux_Code_2_f5_2
                                                       LCDC/Mmux_Code_2_f5_2_1_F
                                                       LCDC/Mmux_Code_2_f5_2_1
    SLICE_X47Y71.G3      net (fanout=9)        0.107   LCDC/Mmux_Code_2_f5_2
    SLICE_X47Y71.Y       Tilo                  0.704   N530
                                                       LCDC/cur_state_mux0003<21>11_SW0_SW0_SW0
    SLICE_X46Y66.G1      net (fanout=1)        0.979   N528
    SLICE_X46Y66.Y       Tilo                  0.759   LCDC/cur_state<32>
                                                       LCDC/cur_state_mux0003<26>11
    SLICE_X46Y65.G4      net (fanout=3)        0.371   LCDC/N74
    SLICE_X46Y65.CLK     Tgck                  0.892   LCDC/cur_state<33>
                                                       LCDC/cur_state_mux0003<27>1
                                                       LCDC/cur_state_33
    -------------------------------------------------  ---------------------------
    Total                                     19.679ns (12.415ns logic, 7.264ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_6 (FF)
  Destination:          LCDC/cur_state_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.686ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.058 - 0.087)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_6 to LCDC/cur_state_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.YQ      Tcko                  0.652   scoreK/hex_score<7>
                                                       scoreK/hex_score_6
    SLICE_X43Y87.G1      net (fanout=23)       2.808   scoreK/hex_score<6>
    SLICE_X43Y87.Y       Tilo                  0.704   N653
                                                       scoreK/bcd_3_mux0003_SW0_G
    SLICE_X42Y83.F1      net (fanout=1)        0.369   N652
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X42Y84.F3      net (fanout=2)        0.320   scoreK/bcd_5_mux000170
    SLICE_X42Y84.X       Tilo                  0.759   N436
                                                       scoreK/bcd_5_mux0001124_SW0
    SLICE_X44Y77.G1      net (fanout=2)        0.943   N436
    SLICE_X44Y77.Y       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330_SW0
    SLICE_X44Y77.F3      net (fanout=1)        0.023   scoreK/bcd_6_mux000330_SW0/O
    SLICE_X44Y77.X       Tilo                  0.759   scoreK/bcd_6_mux000330
                                                       scoreK/bcd_6_mux000330
    SLICE_X47Y77.G2      net (fanout=2)        0.418   scoreK/bcd_6_mux000330
    SLICE_X47Y77.Y       Tilo                  0.704   scoreK/bcd_6_mux000580
                                                       scoreK/bcd_6_mux000365
    SLICE_X46Y75.F4      net (fanout=10)       0.423   scoreK/Madd_bcd_7_4_add0004_lut<3>
    SLICE_X46Y75.X       Tilo                  0.759   scoreK/bcd_6_mux0005116
                                                       scoreK/bcd_6_mux0005116
    SLICE_X46Y77.F1      net (fanout=1)        0.409   scoreK/bcd_6_mux0005116
    SLICE_X46Y77.X       Tilo                  0.759   score<7>
                                                       scoreK/bcd_6_mux0005153
    SLICE_X46Y70.F1      net (fanout=6)        0.713   score<7>
    SLICE_X46Y70.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f514
                                                       LCDC/Mmux_Code_1438
                                                       LCDC/Mmux_Code_13_f5_13
    SLICE_X46Y71.G1      net (fanout=2)        0.137   LCDC/Mmux_Code_13_f514
    SLICE_X46Y71.X       Tif5x                 1.152   LCDC/Mmux_Code_2_f5_2
                                                       LCDC/Mmux_Code_2_f5_2_1_F
                                                       LCDC/Mmux_Code_2_f5_2_1
    SLICE_X47Y71.G3      net (fanout=9)        0.107   LCDC/Mmux_Code_2_f5_2
    SLICE_X47Y71.Y       Tilo                  0.704   N530
                                                       LCDC/cur_state_mux0003<21>11_SW0_SW0_SW0
    SLICE_X46Y66.G1      net (fanout=1)        0.979   N528
    SLICE_X46Y66.Y       Tilo                  0.759   LCDC/cur_state<32>
                                                       LCDC/cur_state_mux0003<26>11
    SLICE_X46Y65.G4      net (fanout=3)        0.371   LCDC/N74
    SLICE_X46Y65.CLK     Tgck                  0.892   LCDC/cur_state<33>
                                                       LCDC/cur_state_mux0003<27>1
                                                       LCDC/cur_state_33
    -------------------------------------------------  ---------------------------
    Total                                     19.686ns (11.666ns logic, 8.020ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_6 (FF)
  Destination:          LCDC/cur_state_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.636ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.058 - 0.087)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_6 to LCDC/cur_state_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.YQ      Tcko                  0.652   scoreK/hex_score<7>
                                                       scoreK/hex_score_6
    SLICE_X43Y87.G1      net (fanout=23)       2.808   scoreK/hex_score<6>
    SLICE_X43Y87.Y       Tilo                  0.704   N653
                                                       scoreK/bcd_3_mux0003_SW0_G
    SLICE_X42Y83.F1      net (fanout=1)        0.369   N652
    SLICE_X42Y83.X       Tif5x                 1.152   scoreK/bcd_5_mux000170
                                                       scoreK/bcd_5_mux000170_G
                                                       scoreK/bcd_5_mux000170
    SLICE_X46Y82.G4      net (fanout=2)        0.403   scoreK/bcd_5_mux000170
    SLICE_X46Y82.Y       Tilo                  0.759   scoreK/Madd_bcd_7_4_add0003_lut<3>
                                                       scoreK/bcd_5_mux0001124
    SLICE_X48Y80.G3      net (fanout=8)        0.480   scoreK/Madd_bcd_7_4_add0002_lut<2>
    SLICE_X48Y80.Y       Tilo                  0.759   N165
                                                       scoreK/Madd_bcd_7_4_add0004_cy<2>111
    SLICE_X45Y80.F1      net (fanout=3)        0.477   scoreK/N7
    SLICE_X45Y80.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0004_lut<2>
                                                       scoreK/bcd_5_mux00031
    SLICE_X49Y77.F3      net (fanout=13)       0.731   scoreK/Madd_bcd_7_4_add0004_lut<2>
    SLICE_X49Y77.X       Tilo                  0.704   N258
                                                       scoreK/bcd_6_mux000580_SW0
    SLICE_X47Y77.F1      net (fanout=1)        0.482   N258
    SLICE_X47Y77.X       Tilo                  0.704   scoreK/bcd_6_mux000580
                                                       scoreK/bcd_6_mux000580
    SLICE_X46Y77.F4      net (fanout=1)        0.023   scoreK/bcd_6_mux000580
    SLICE_X46Y77.X       Tilo                  0.759   score<7>
                                                       scoreK/bcd_6_mux0005153
    SLICE_X46Y70.F1      net (fanout=6)        0.713   score<7>
    SLICE_X46Y70.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f514
                                                       LCDC/Mmux_Code_1438
                                                       LCDC/Mmux_Code_13_f5_13
    SLICE_X46Y71.G1      net (fanout=2)        0.137   LCDC/Mmux_Code_13_f514
    SLICE_X46Y71.X       Tif5x                 1.152   LCDC/Mmux_Code_2_f5_2
                                                       LCDC/Mmux_Code_2_f5_2_1_F
                                                       LCDC/Mmux_Code_2_f5_2_1
    SLICE_X47Y71.G3      net (fanout=9)        0.107   LCDC/Mmux_Code_2_f5_2
    SLICE_X47Y71.Y       Tilo                  0.704   N530
                                                       LCDC/cur_state_mux0003<21>11_SW0_SW0_SW0
    SLICE_X46Y66.G1      net (fanout=1)        0.979   N528
    SLICE_X46Y66.Y       Tilo                  0.759   LCDC/cur_state<32>
                                                       LCDC/cur_state_mux0003<26>11
    SLICE_X46Y65.G4      net (fanout=3)        0.371   LCDC/N74
    SLICE_X46Y65.CLK     Tgck                  0.892   LCDC/cur_state<33>
                                                       LCDC/cur_state_mux0003<27>1
                                                       LCDC/cur_state_33
    -------------------------------------------------  ---------------------------
    Total                                     19.636ns (11.556ns logic, 8.080ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_top_string_117 (SLICE_X22Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/top_string_157 (FF)
  Destination:          ULCD/Mshreg_top_string_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.014 - 0.011)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/top_string_157 to ULCD/Mshreg_top_string_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.XQ      Tcko                  0.473   ULCD/top_string<157>
                                                       ULCD/top_string_157
    SLICE_X22Y53.BX      net (fanout=3)        0.397   ULCD/top_string<157>
    SLICE_X22Y53.CLK     Tdh         (-Th)     0.149   ULCD/top_string_1171
                                                       ULCD/Mshreg_top_string_117
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.324ns logic, 0.397ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_bot_string_117 (SLICE_X24Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/bot_string_157 (FF)
  Destination:          ULCD/Mshreg_bot_string_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.017 - 0.018)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/bot_string_157 to ULCD/Mshreg_bot_string_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.XQ      Tcko                  0.474   ULCD/bot_string<157>
                                                       ULCD/bot_string_157
    SLICE_X24Y43.BX      net (fanout=3)        0.397   ULCD/bot_string<157>
    SLICE_X24Y43.CLK     Tdh         (-Th)     0.149   ULCD/bot_string_1171
                                                       ULCD/Mshreg_bot_string_117
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.325ns logic, 0.397ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_top_string_116 (SLICE_X22Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/top_string_156 (FF)
  Destination:          ULCD/Mshreg_top_string_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.014 - 0.011)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/top_string_156 to ULCD/Mshreg_top_string_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.YQ      Tcko                  0.470   ULCD/top_string<157>
                                                       ULCD/top_string_156
    SLICE_X22Y53.BY      net (fanout=3)        0.395   ULCD/top_string<156>
    SLICE_X22Y53.CLK     Tdh         (-Th)     0.127   ULCD/top_string_1171
                                                       ULCD/Mshreg_top_string_116
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.343ns logic, 0.395ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<2>/SR
  Logical resource: LCDC/place_2/SR
  Location pin: SLICE_X36Y63.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<3>/SR
  Logical resource: LCDC/place_3/SR
  Location pin: SLICE_X36Y62.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<5>/SR
  Logical resource: LCDC/place_5/SR
  Location pin: SLICE_X33Y62.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   19.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 54053895 paths, 0 nets, and 5231 connections

Design statistics:
   Minimum period:  19.939ns{1}   (Maximum frequency:  50.153MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 12:24:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



