onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /sigverifier_tb/clk
add wave -noupdate -format Logic /sigverifier_tb/rst_b
add wave -noupdate -format Logic /sigverifier_tb/start
add wave -noupdate -format Logic /sigverifier_tb/sigvalid
add wave -noupdate -format Logic /sigverifier_tb/finish
add wave -noupdate -format Logic /glbl/GSR
add wave -noupdate -format Logic /sigverifier_tb/clk
add wave -noupdate -format Logic /sigverifier_tb/rst_b
add wave -noupdate -format Logic /sigverifier_tb/start
add wave -noupdate -format Logic /sigverifier_tb/sigvalid
add wave -noupdate -format Logic /sigverifier_tb/finish
add wave -noupdate -format Logic /glbl/GSR
add wave -noupdate -format Logic /sigverifier_tb/clk
add wave -noupdate -format Logic /sigverifier_tb/rst_b
add wave -noupdate -format Logic /sigverifier_tb/start
add wave -noupdate -format Logic /sigverifier_tb/sigvalid
add wave -noupdate -format Logic /sigverifier_tb/finish
add wave -noupdate -format Logic /glbl/GSR
add wave -noupdate -format Logic /sigverifier_tb/uut/clk
add wave -noupdate -format Logic /sigverifier_tb/uut/rst_b
add wave -noupdate -format Logic /sigverifier_tb/uut/start
add wave -noupdate -format Logic /sigverifier_tb/uut/sigvalid
add wave -noupdate -format Logic /sigverifier_tb/uut/finish
add wave -noupdate -expand -group {Memeory Access} -format Logic -itemcolor Blue -radix unsigned /sigverifier_tb/uut/mem_sel
add wave -noupdate -expand -group {Memeory Access} -format Literal -itemcolor Blue -radix unsigned /sigverifier_tb/uut/mem_addr
add wave -noupdate -expand -group {Memeory Access} -format Literal -itemcolor Blue /sigverifier_tb/uut/mem_dout
add wave -noupdate -format Logic /sigverifier_tb/uut/done
add wave -noupdate -expand -group {Timer Group} -format Logic -itemcolor Red -radix unsigned /sigverifier_tb/uut/cnt1_sel
add wave -noupdate -expand -group {Timer Group} -format Literal -itemcolor Red -radix unsigned /sigverifier_tb/uut/cnt1
add wave -noupdate -expand -group {Timer Group} -format Literal -itemcolor Red -radix unsigned /sigverifier_tb/uut/cnt2_sel
add wave -noupdate -expand -group {Timer Group} -format Literal -itemcolor Red -radix unsigned /sigverifier_tb/uut/cnt2
add wave -noupdate -format Logic /sigverifier_tb/uut/load
add wave -noupdate -format Literal /sigverifier_tb/uut/shift_reg
add wave -noupdate -format Logic /sigverifier_tb/uut/shift_sel
add wave -noupdate -format Literal -itemcolor {Medium Blue} /sigverifier_tb/uut/tmp_reg
add wave -noupdate -format Literal /sigverifier_tb/uut/tmp_sel
add wave -noupdate -format Literal /sigverifier_tb/uut/qc_result
add wave -noupdate -format Literal -itemcolor {Medium Blue} /sigverifier_tb/uut/sig_reg
add wave -noupdate -format Logic /sigverifier_tb/uut/add_sel
add wave -noupdate -color Gold -format Literal -height 16 -radix unsigned /sigverifier_tb/uut/state
add wave -noupdate -format Literal /sigverifier_tb/uut/next_state
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[97]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[97]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[96]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[96]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[95]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[95]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[94]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[94]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[93]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[93]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[92]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[92]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[91]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[91]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[90]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[90]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[89]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[89]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[88]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[88]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[87]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[87]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[86]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[86]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[85]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[85]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[84]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[84]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[83]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[83]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[82]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[82]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[81]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[81]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[80]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[80]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[79]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[79]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[78]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[78]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[77]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[77]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[76]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[76]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[75]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[75]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[74]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[74]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[73]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[73]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[72]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[72]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[71]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[71]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[70]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[70]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[69]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[69]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[68]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[68]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[67]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[67]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[66]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[66]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[65]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[65]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[64]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[64]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[63]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[63]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[62]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[62]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[61]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[61]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[60]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[60]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[59]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[59]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[58]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[58]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[57]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[57]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[56]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[56]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[55]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[55]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[54]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[54]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[53]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[53]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[52]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[52]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[51]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[51]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[50]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[50]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[49]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[49]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[48]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[48]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[47]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[47]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[46]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[46]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[45]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[45]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[44]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[44]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[43]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[43]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[42]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[42]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[41]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[41]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[40]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[40]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[39]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[39]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[38]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[38]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[37]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[37]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[36]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[36]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[35]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[35]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[34]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[34]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[33]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[33]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[32]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[32]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[31]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[31]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[30]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[30]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[29]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[29]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[28]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[28]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[27]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[27]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[26]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[26]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[25]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[25]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[24]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[24]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[23]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[23]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[22]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[22]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[21]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[21]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[20]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[20]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[19]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[19]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[18]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[18]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[17]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[17]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[16]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[16]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[15]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[15]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[14]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[14]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[13]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[13]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[12]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[12]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[11]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[11]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[10]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[10]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[9]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[9]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[8]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[8]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[7]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[7]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[6]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[6]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[5]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[5]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[4]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[4]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[3]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[3]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[2]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[2]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[1]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[1]/qc_shifter/output_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[0]/qc_shifter/input_vector}
add wave -noupdate -format Literal {/sigverifier_tb/uut/QC[0]/qc_shifter/output_vector}
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/clk
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/addr
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/dout
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/dout0
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/dout1
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/dout2
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/clka
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/addra
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/douta
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_ACLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_ARESETN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_AWREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_WDATA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_WSTRB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_WLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_WVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_WREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_BID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_BRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_BVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_BREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_ARREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RDATA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RREADY
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/S_AXI_RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/injectsbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/injectdbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/rsta_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/ena_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/regcea_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/wea_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/addra_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/dina_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_awaddr_out_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_araddr_out_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_wr_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rd_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_aresetn_a_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_arlen_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rid_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rdata_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rresp_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rlast_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rvalid_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_rready_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/regceb_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/s_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/m_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/divroundup/divroundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/divroundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/divroundup/divisor
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/divroundup/div
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/doublebit_error
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_sdp
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_val
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/initfile
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/mif_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/default_data_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_file_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_b_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_b_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/ena_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/enb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reseta_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/resetb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/wea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/web_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/rea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reb_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/data
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_sbiterr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_dbiterr
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_a/reset
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/addr_step
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/default_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/collision_check
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_bw
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_br
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_ar_bw
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addra_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/wea_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/ena_delay
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addrb_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/web_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem0/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/enb_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/clka
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/addra
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/douta
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_ACLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_ARESETN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_AWREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_WDATA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_WSTRB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_WLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_WVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_WREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_BID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_BRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_BVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_BREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_ARREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RDATA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RREADY
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/S_AXI_RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/injectsbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/injectdbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/rsta_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/ena_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/regcea_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/wea_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/addra_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/dina_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_awaddr_out_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_araddr_out_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_wr_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rd_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_aresetn_a_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_arlen_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rid_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rdata_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rresp_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rlast_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rvalid_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_rready_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/regceb_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/s_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/m_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/divroundup/divroundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/divroundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/divroundup/divisor
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/divroundup/div
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/doublebit_error
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_sdp
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_val
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/initfile
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/mif_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/default_data_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_file_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_b_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_b_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/ena_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/enb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reseta_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/resetb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/wea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/web_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/rea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reb_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/data
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_sbiterr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_dbiterr
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_a/reset
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/addr_step
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/default_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/collision_check
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_bw
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_br
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_ar_bw
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addra_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/wea_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/ena_delay
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addrb_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/web_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem1/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/enb_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/clka
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/addra
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/douta
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_ACLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_ARESETN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_AWREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_WDATA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_WSTRB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_WLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_WVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_WREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_BID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_BRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_BVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_BREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARADDR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARLEN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARSIZE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARBURST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_ARREADY
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RID
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RDATA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RRESP
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RLAST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RVALID
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RREADY
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/S_AXI_RDADDRECC
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/injectsbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/injectdbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/rsta_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/ena_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/regcea_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/wea_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/addra_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/dina_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_awaddr_out_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_araddr_out_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_wr_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rd_en_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_aresetn_a_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_arlen_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rid_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rdata_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rresp_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rlast_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rvalid_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_rready_c
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/regceb_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/s_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/m_axi_payload_c
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/divroundup/divroundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/divroundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/divroundup/divisor
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/divroundup/div
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINA
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTA
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/CLKB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/RSTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/ENB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/REGCEB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/WEB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/ADDRB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/DINB
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/DOUTB
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTSBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/INJECTDBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/doublebit_error
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/memory_out_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_sdp
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_in
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/dbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/sbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_in
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/rdaddrecc_sdp
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_val
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_a
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/is_collision_delay_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/initfile
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/mif_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/inita_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/initb_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/default_data_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_file_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_a_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_addr_b_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_addr_b_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/ena_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/enb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reseta_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/resetb_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/wea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/web_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/rea_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reb_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/data
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_sbiterr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/inj_dbiterr
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/byte_en
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/current_contents
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/write_b/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_a/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/addr
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/address
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/read_b/i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_a/reset
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reset_b/reset
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/addr_step
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/status
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/init_memory/default_data
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/log2roundup
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/data_value
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/log2roundup/cnt
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/collision_check
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_a
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/addr_b
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/iswrite_b
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_bw
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_aw_br
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/c_ar_bw
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_a/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/CLK
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RST
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/EN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/REGCE
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/out_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rdaddrecc_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/sbiterr_regs
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/dbiterr_regs
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_str
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/init_val
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/en_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/regce_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/reg_b/rst_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addra_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/wea_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/ena_delay
add wave -noupdate -format Literal /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/addrb_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/web_delay
add wave -noupdate -format Logic /sigverifier_tb/uut/mem_top/mem2/inst/native_mem_module/blk_mem_gen_v6_2_inst/async_coll/enb_delay
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {115218 ps} 0} {{Cursor 3} {170242 ps} 0} {{Cursor 4} {665509 ps} 0} {{Cursor 5} {107910094 ps} 0}
configure wave -namecolwidth 368
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {107849608 ps} {107952529 ps}
