{
    "CompileStatus": "Successful",
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "decoder_bench": [
            "decoder_bench",
            "fsNIE",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "decoder_bench"
    ],
    "stat": {
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0015280000000000001,
            "ru_minflt": 189,
            "ru_maxrss_kb": 14244,
            "ru_nivcsw": 2,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.038497999999999998,
            "ru_stime_sec": 0.032295999999999998,
            "ru_minflt": 4261,
            "ru_maxrss_kb": 76532,
            "ru_nivcsw": 15,
            "ru_majflt": 681,
            "ru_nvcsw": 723
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0015280000000000001,
            "ru_minflt": 189,
            "ru_maxrss_kb": 14244,
            "ru_nivcsw": 2,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "nMops": 271,
        "nQuads": 180,
        "totalObjSize": 112802,
        "ru_self_end": {
            "ru_utime_sec": 0.044310000000000002,
            "ru_stime_sec": 0.035220000000000001,
            "ru_minflt": 5570,
            "ru_maxrss_kb": 83740,
            "ru_nivcsw": 17,
            "ru_majflt": 713,
            "ru_nvcsw": 757
        },
        "outputSizePerQuad": 626.0,
        "Frontend(%)": 86.88332204919881,
        "CodeGen(%)": 13.116677950801185,
        "peak_mem_kb": 197632
    },
    "Misc": {
        "daidir_abs": "/home/nessa/Desktop/VLSI/lab05/synthesis_examples/simv.daidir",
        "cwd": "/home/nessa/Desktop/VLSI/lab05/synthesis_examples",
        "csrc": "csrc",
        "csrc_abs": "/home/nessa/Desktop/VLSI/lab05/synthesis_examples/csrc",
        "archive_dir": "archive.0",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "SIMBData": {
        "archive": "archive.0/_12148_archive_1.a",
        "bytes": 88323,
        "out": "amcQwB.o"
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.12148.json"
    ]
}