{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:16:01 2020 " "Info: Processing started: Mon May 11 11:16:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZE -c LZE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LZE -c LZE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "encode ENCODE LZE.v(11) " "Info (10281): Verilog HDL Declaration information at LZE.v(11): object \"encode\" differs only in case from object \"ENCODE\" in the same scope" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/git/digital-ic-design/lz77/lze.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /code/git/digital-ic-design/lz77/lze.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Info: Found entity 1: LZE" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZE " "Info: Elaborating entity \"LZE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(67) " "Warning (10230): Verilog HDL assignment warning at LZE.v(67): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZE.v(75) " "Warning (10027): Verilog HDL or VHDL warning at the LZE.v(75): index expression is not wide enough to address all of the elements in the array" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(77) " "Warning (10230): Verilog HDL assignment warning at LZE.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(82) " "Warning (10230): Verilog HDL assignment warning at LZE.v(82): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(86) " "Warning (10230): Verilog HDL assignment warning at LZE.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(90) " "Warning (10230): Verilog HDL assignment warning at LZE.v(90): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(91) " "Warning (10230): Verilog HDL assignment warning at LZE.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(127) " "Warning (10230): Verilog HDL assignment warning at LZE.v(127): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(128) " "Warning (10230): Verilog HDL assignment warning at LZE.v(128): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(129) " "Warning (10230): Verilog HDL assignment warning at LZE.v(129): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(130) " "Warning (10230): Verilog HDL assignment warning at LZE.v(130): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LZE.v(135) " "Warning (10230): Verilog HDL assignment warning at LZE.v(135): truncated value with size 5 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(136) " "Warning (10230): Verilog HDL assignment warning at LZE.v(136): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(138) " "Warning (10230): Verilog HDL assignment warning at LZE.v(138): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(145) " "Warning (10230): Verilog HDL assignment warning at LZE.v(145): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LZE.v(147) " "Warning (10230): Verilog HDL assignment warning at LZE.v(147): truncated value with size 32 to match size of target (1)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(153) " "Warning (10230): Verilog HDL assignment warning at LZE.v(153): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(158) " "Warning (10230): Verilog HDL assignment warning at LZE.v(158): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(159) " "Warning (10230): Verilog HDL assignment warning at LZE.v(159): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(160) " "Warning (10230): Verilog HDL assignment warning at LZE.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(166) " "Warning (10230): Verilog HDL assignment warning at LZE.v(166): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(167) " "Warning (10230): Verilog HDL assignment warning at LZE.v(167): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZE.v(190) " "Warning (10027): Verilog HDL or VHDL warning at the LZE.v(190): index expression is not wide enough to address all of the elements in the array" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 190 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~4 " "Info: Register \"curr_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~5 " "Info: Register \"curr_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~6 " "Info: Register \"curr_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~7 " "Info: Register \"curr_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.map.smsg " "Info: Generated suppressed messages file D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Info: Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1192 " "Info: Implemented 1192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:16:04 2020 " "Info: Processing ended: Mon May 11 11:16:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
