\hypertarget{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:moduli\-\_\-info\-\_\-t Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}\index{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}}
}


Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t}.  




{\ttfamily \#include $<$fpga.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_af853b928372ebd6d6f7e5f2d7aa8bba7}{modulus}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_aeb4594d54e3df5373014386e6addbaa4}{len}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_ac767dd0d3287329d896e6de911c1f4af}{barr\-\_\-lo}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t}. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em modulus} & stores the polynomial modulus \\
\hline
\mbox{\tt in}  & {\em len} & stores the the modulus size in bits \\
\hline
\mbox{\tt in}  & {\em barr\-\_\-lo} & stores n / modulus where n is the polynomial size \\
\hline
\end{DoxyParams}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_ac767dd0d3287329d896e6de911c1f4af}{\index{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}!barr\-\_\-lo@{barr\-\_\-lo}}
\index{barr\-\_\-lo@{barr\-\_\-lo}!intel::hexl::fpga::moduli_info_t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}}
\subsubsection[{barr\-\_\-lo}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t\-::barr\-\_\-lo}}\label{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_ac767dd0d3287329d896e6de911c1f4af}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_aeb4594d54e3df5373014386e6addbaa4}{\index{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}!len@{len}}
\index{len@{len}!intel::hexl::fpga::moduli_info_t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}}
\subsubsection[{len}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t\-::len}}\label{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_aeb4594d54e3df5373014386e6addbaa4}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_af853b928372ebd6d6f7e5f2d7aa8bba7}{\index{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}!modulus@{modulus}}
\index{modulus@{modulus}!intel::hexl::fpga::moduli_info_t@{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t}}
\subsubsection[{modulus}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t\-::modulus}}\label{structintel_1_1hexl_1_1fpga_1_1moduli__info__t_af853b928372ebd6d6f7e5f2d7aa8bba7}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
