Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 09:24:11 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_109_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.914ns (27.146%)  route 2.453ns (72.854%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.711ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.646ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12236, routed)       1.754     2.705    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X132Y383       FDCE                                         r  Delay1No8_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y383       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.784 r  Delay1No8_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.581     3.365    Delay1No8_instance/Q[1]
    SLICE_X126Y392       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     3.418 r  Delay1No8_instance/geqOp_carry_i_16__2/O
                         net (fo=1, routed)           0.013     3.431    Sum1_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X126Y392       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.623 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.649    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y393       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.664 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.690    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y394       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.742 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.366     4.108    Delay1No9_instance/CO[0]
    SLICE_X127Y393       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.173 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.277     4.450    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X127Y393       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.574 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.096     4.670    Delay1No8_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X127Y394       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.705 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.559     5.264    Delay1No9_instance/Y_reg[23]_0
    SLICE_X121Y392       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.387 r  Delay1No9_instance/shiftedFracY_d1[34]_i_2__2/O
                         net (fo=4, routed)           0.310     5.697    Delay1No9_instance/Sum1_1_impl_instance/level2[11]
    SLICE_X118Y393       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.785 r  Delay1No9_instance/shiftedFracY_d1[6]_i_1__2/O
                         net (fo=2, routed)           0.133     5.918    Delay1No9_instance/level4__0[2]
    SLICE_X118Y393       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.006 r  Delay1No9_instance/shiftedFracY_d1[22]_i_1__2/O
                         net (fo=1, routed)           0.066     6.072    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X118Y393       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12236, routed)       1.517     6.177    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y393       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.406     6.583    
                         clock uncertainty           -0.035     6.548    
    SLICE_X118Y393       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.573    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  0.501    




