Info: Using uarch 'FABulous' for device 'FABulous'
Info: FABulous uarch initialized with 1 contexts and minII=1
Info: 7 unique Tile types found.
Info: Tile E_Mem_top has: 
Info: Tile E_Mem_bot has: reg_unit Mem 
Info: Tile N_IO has: IO IO_WIDTH_1 
Info: Tile PE has: reg_unit ALU compare const_unit reg_unit_WIDTH_1 logic_op 
Info: Tile S_IO has: IO IO_WIDTH_1 
Info: Tile W_IO has: IO IO_WIDTH_1 
Info: Tile NULL has: 

Info: Detected cell type IO_WIDTH_1 is an IO type cell
Info: Detected cell type IO is an IO type cell

Info: Packing rules found: 15
Info: Constrained cell $extract$\reg_unit_tide_en_0_tide_rst_1$299 to cluster root $extract$\ALU_ALU_func_0$308 (z=3) with Rule: 
PackingRule { driver: (reg_unit, reg_out[0]), user: (ALU, data_in2[0]), base_z: 1, rel_x: 0, rel_y: 0, rel_z: 3, flag: 0 }

Info: Constrained cell $auto$constmap.cc:36:constmap_worker$347 to cluster root $extract$\ALU_ALU_func_0$309 (z=4) with Rule: 
PackingRule { driver: (const_unit, const_out[0]), user: (ALU, data_in2[0]), base_z: 1, rel_x: 0, rel_y: 0, rel_z: 4, flag: 0 }

Info: Constrained cell $extract$\logic_op_conf_1$326 to cluster root $extract$\reg_unit_WIDTH_1_tide_en_1_tide_rst_0$297 (z=1) with Rule: 
PackingRule { driver: (logic_op, Y), user: (reg_unit_WIDTH_1, reg_in), base_z: 6, rel_x: 0, rel_y: 0, rel_z: 1, flag: 1 }

Info: Constrained cell mem_0.mem.0.0 to cluster root $extract$\reg_unit_tide_en_0_tide_rst_1$298 (z=1) with Rule: 
PackingRule { driver: (Mem, read_data[0]), user: (reg_unit, reg_in[0]), base_z: 0, rel_x: 0, rel_y: 0, rel_z: 1, flag: 1 }

Info: Constrained 6 pairs
Info: Checksum: 0x9519ed0e

Info: Device utilisation:
Info: 	             CLK_DRV:       0/     20     0%
Info: 	             GND_DRV:       0/     32     0%
Info: 	             VCC_DRV:       0/     32     0%
Info: 	            reg_unit:       2/     50     4%
Info: 	                 ALU:       3/     16    18%
Info: 	             compare:       0/     16     0%
Info: 	          const_unit:       1/     16     6%
Info: 	    reg_unit_WIDTH_1:       1/     48     2%
Info: 	            logic_op:       5/     16    31%
Info: 	                  IO:       2/     12    16%
Info: 	          IO_WIDTH_1:       4/     12    33%
Info: 	                 Mem:       1/      4    25%

Info: Trying placer heap with seed:3549216002486605715 
Info: Placed 0 cells based on constraints.
Info: Seed placement strategy: graph_grid with sparseness heuristic (simplified)

Info: Creating initial analytic placement for 9 cells, placement wirelen = 189.
Info:     at initial placer iter 0, wirelen = 38
Info:     at initial placer iter 1, wirelen = 37
Info:     at initial placer iter 2, wirelen = 37
Info:     at initial placer iter 3, wirelen = 37
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type reg_unit_WIDTH_1: wirelen solved = 37, spread = 37, legal = 49; time = 0.00s
Info:     at iteration #1, type reg_unit: wirelen solved = 49, spread = 49, legal = 398; time = 0.00s
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X2Y2/c0.ALU
Info:     at iteration #1, type ALU: wirelen solved = 398, spread = 366, legal = 498; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y1/c0.l_logic_op
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y3/c0.l_logic_op
Info:     at iteration #1, type logic_op: wirelen solved = 497, spread = 502, legal = 502; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y3/c0.l_logic_op
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X2Y1/c0.ALU
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y3/c0.l_logic_op
Info:     at iteration #1, type ALL: wirelen solved = 5, spread = 356, legal = 440; time = 0.00s
Info:     at iteration #2, type reg_unit_WIDTH_1: wirelen solved = 441, spread = 441, legal = 441; time = 0.00s
Info:     at iteration #2, type reg_unit: wirelen solved = 230, spread = 230, legal = 441; time = 0.00s
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X2Y3/c0.ALU
Info:     at iteration #2, type ALU: wirelen solved = 442, spread = 502, legal = 469; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y2/c0.l_logic_op
Info:       tring binding $extract$\logic_op_conf_0$324 to X3Y2/c0.l_logic_op
Info:       tring binding $extract$\logic_op_conf_0$324 to X4Y3/c0.l_logic_op
Info:     at iteration #2, type logic_op: wirelen solved = 467, spread = 467, legal = 473; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y3/c0.l_logic_op
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X2Y1/c0.ALU
Info:       tring binding $extract$\logic_op_conf_0$324 to X3Y3/c0.l_logic_op
Info:     at iteration #2, type ALL: wirelen solved = 76, spread = 128, legal = 403; time = 0.00s
Info:     at iteration #3, type reg_unit_WIDTH_1: wirelen solved = 403, spread = 403, legal = 403; time = 0.00s
Info:     at iteration #3, type reg_unit: wirelen solved = 129, spread = 129, legal = 542; time = 0.00s
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X1Y2/c0.ALU
Info:     at iteration #3, type ALU: wirelen solved = 510, spread = 478, legal = 474; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y3/c0.l_logic_op
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y3/c0.l_logic_op
Info:     at iteration #3, type logic_op: wirelen solved = 469, spread = 471, legal = 471; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y3/c0.l_logic_op
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X1Y2/c0.ALU
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y3/c0.l_logic_op
Info:     at iteration #3, type ALL: wirelen solved = 113, spread = 86, legal = 473; time = 0.00s
Info:     at iteration #4, type reg_unit_WIDTH_1: wirelen solved = 473, spread = 473, legal = 473; time = 0.00s
Info:     at iteration #4, type reg_unit: wirelen solved = 250, spread = 250, legal = 473; time = 0.00s
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X1Y1/c0.ALU
Info:     at iteration #4, type ALU: wirelen solved = 437, spread = 473, legal = 480; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y3/c0.l_logic_op
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y3/c0.l_logic_op
Info:     at iteration #4, type logic_op: wirelen solved = 475, spread = 478, legal = 478; time = 0.00s
Info:       tring binding $extract$\logic_op_conf_3$329 to X1Y4/c0.l_logic_op
Info:       tring binding $extract$\ALU_ALU_func_6$312 to X1Y2/c0.ALU
Info:       tring binding $extract$\logic_op_conf_0$324 to X2Y4/c0.l_logic_op
Info:     at iteration #4, type ALL: wirelen solved = 356, spread = 403, legal = 375; time = 0.00s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 375
Info:   at iteration #2: temp = 0.000000, timing cost = 0, wirelen = 370 
Info: SA placement time 0.01s
Info: Checksum: 0x61c14fb8
Info: Heap placer took 0 iterations and 0.03s seconds

Info: ================== Final Placement ===================
Info: X3Y1/c0.l_logic_op: $extract$\logic_op_conf_3$329
Info: X2Y2/c0.l_logic_op: $extract$\logic_op_conf_3$328
Info: X1Y1/c0.l_logic_op: $extract$\logic_op_conf_1$326
Info: X1Y2/c0.ALU: $extract$\ALU_ALU_func_6$312
Info: X3Y2/c0.l_logic_op: $extract$\logic_op_conf_0$324
Info: X2Y1/c0.l_logic_op: $extract$\logic_op_conf_0$323
Info: X0Y3/c0.W_IO: $iopadmap$main.in0
Info: X1Y0/c0.S_IO: $iopadmap$main.in1
Info: X4Y0/c0.S_pred_IO_WIDTH_1: $iopadmap$main.go
Info: X2Y0/c0.S_pred_IO_WIDTH_1: $iopadmap$main.reset
Info: X3Y0/c0.S_pred_IO_WIDTH_1: $iopadmap$main.done
Info: X5Y1/c0.A_Mem: mem_0.mem.0.0
Info: X0Y3/c0.W_pred_IO_WIDTH_1: $iopadmap$main.clk
Info: X1Y1/c0.B_reg_unit: $extract$\reg_unit_tide_en_0_tide_rst_1$299
Info: X5Y1/c0.reg_unit: $extract$\reg_unit_tide_en_0_tide_rst_1$298
Info: X1Y1/c0.RES_pred_reg_unit_WIDTH_1: $extract$\reg_unit_WIDTH_1_tide_en_1_tide_rst_0$297
Info: X1Y3/c0.ALU: $extract$\ALU_ALU_func_0$309
Info: X1Y1/c0.ALU: $extract$\ALU_ALU_func_0$308
Info: X1Y3/c0.const_unit: $auto$constmap.cc:36:constmap_worker$347

Info: Routing..
Info: Setting up routing queue.
Info: Routing net
Info: Routing 252 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      699        300 |  699   300 |         4|       0.04       0.04|
Info:       2000 |     1658        341 |  959    41 |         4|       0.05       0.09|
Info:       3000 |     2658        341 | 1000     0 |         4|       0.05       0.14|
Info:       4000 |     3646        353 |  988    12 |         6|       0.05       0.19|
Info:       5000 |     4613        386 |  967    33 |         4|       0.05       0.23|
Info:       6000 |     5525        474 |  912    88 |         2|       0.04       0.28|
Info:       7000 |     6376        623 |  851   149 |         4|       0.04       0.32|
Info:       8000 |     7366        633 |  990    10 |         5|       0.04       0.36|
Info:       9000 |     8332        667 |  966    34 |         4|       0.04       0.40|
Info:      10000 |     9267        732 |  935    65 |         5|       0.04       0.44|
Info:      11000 |    10234        765 |  967    33 |         5|       0.04       0.48|
Info:      12000 |    11150        849 |  916    84 |         7|       0.04       0.52|
Info:      13000 |    11979       1020 |  829   171 |         5|       0.04       0.56|
Info:      14000 |    12826       1173 |  847   153 |         4|       0.04       0.60|
Info:      15000 |    13780       1219 |  954    46 |         5|       0.04       0.64|
Info:      16000 |    14749       1250 |  969    31 |         4|       0.04       0.67|
Info:      17000 |    15659       1340 |  910    90 |         5|       0.04       0.71|
Info:      18000 |    16616       1383 |  957    43 |         5|       0.04       0.76|
Info:      19000 |    17523       1476 |  907    93 |         5|       0.04       0.80|
Info:      20000 |    18450       1549 |  927    73 |         4|       0.04       0.83|
Info:      21000 |    19328       1671 |  878   122 |         5|       0.04       0.87|
Info:      22000 |    20160       1839 |  832   168 |         7|       0.04       0.91|
Info:      23000 |    20985       2014 |  825   175 |         4|       0.04       0.95|
Info:      24000 |    21902       2097 |  917    83 |         7|       0.04       0.99|
Info:      25000 |    22877       2122 |  975    25 |         3|       0.04       1.03|
Info:      26000 |    23724       2275 |  847   153 |         5|       0.04       1.07|
Info:      27000 |    24583       2416 |  859   141 |         6|       0.04       1.11|
Info:      28000 |    25475       2524 |  892   108 |         6|       0.04       1.15|
Info:      29000 |    26371       2628 |  896   104 |         6|       0.04       1.19|
Info:      30000 |    27337       2662 |  966    34 |         4|       0.04       1.23|
Info:      31000 |    28317       2682 |  980    20 |         5|       0.04       1.27|
Info:      32000 |    29317       2682 | 1000     0 |         5|       0.04       1.31|
Info:      33000 |    30316       2683 |  999     1 |         4|       0.04       1.35|
Info:      34000 |    31316       2683 | 1000     0 |         4|       0.04       1.39|
Info:      35000 |    32316       2683 | 1000     0 |         4|       0.04       1.44|
Info:      36000 |    33316       2683 | 1000     0 |         4|       0.04       1.48|
Info:      37000 |    34316       2683 | 1000     0 |         4|       0.04       1.52|
Info:      38000 |    35316       2683 | 1000     0 |         4|       0.04       1.56|
Info:      39000 |    36285       2714 |  969    31 |         4|       0.04       1.60|
Info:      40000 |    37275       2724 |  990    10 |         4|       0.05       1.65|
Info:      41000 |    38275       2724 | 1000     0 |         4|       0.04       1.69|
Info:      42000 |    39235       2764 |  960    40 |         7|       0.04       1.73|
Info:      43000 |    40155       2844 |  920    80 |         7|       0.04       1.77|
Info:      44000 |    41131       2868 |  976    24 |         4|       0.04       1.81|
Info:      45000 |    42131       2868 | 1000     0 |         4|       0.04       1.85|
Info:      46000 |    43131       2868 | 1000     0 |         4|       0.04       1.89|
Info:      47000 |    44131       2868 | 1000     0 |         4|       0.04       1.93|
Info:      48000 |    45131       2868 | 1000     0 |         4|       0.04       1.97|
Info:      49000 |    46131       2868 | 1000     0 |         4|       0.04       2.01|
Info:      50000 |    47131       2868 | 1000     0 |         4|       0.04       2.06|
  Current arc_queue size: 4
  Arc_queue contents (top to bottom):
    Net: $auto$fsm_map.cc:170:map_fsm$221, UserIdx: 1, PhysIdx: 0, Priority: 0, Randtag: 544085285
    Net: $auto$fsm_map.cc:118:implement_pattern_cache$233, UserIdx: 0, PhysIdx: 0, Priority: 0, Randtag: 105205
    Net: $iopadmap$reset, UserIdx: 2, PhysIdx: 0, Priority: 0, Randtag: 90572
    Net: $iopadmap$reset, UserIdx: 0, PhysIdx: 0, Priority: 0, Randtag: 50151
ERROR: Max iteration count reached, stopping routing.
Info: Writing FASM file to /home/kelvin/FABulous_fork/myProject/user_design/router_test.fasm

0 warnings, 1 error

Info: Program finished normally.
2025-06-06 14:21:12.965 | INFO     | FABulous.file_parser.file_parser_yaml:parseTileYAML:259 - Reading tile configuration: /home/kelvin/FABulous_fork/myProject/Tile/PE/PE.yaml
2025-06-06 14:21:12.969 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:12.975 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/ALU.v
2025-06-06 14:21:12.981 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/compare.v
2025-06-06 14:21:12.987 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:12.992 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:12.996 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/const_unit.v
2025-06-06 14:21:13.002 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:13.008 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/logic_op.v
2025-06-06 14:21:13.012 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:13.017 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/PE/reg_unit.v
2025-06-06 14:21:13.027 | INFO     | FABulous.file_parser.file_parser_yaml:parseTileYAML:259 - Reading tile configuration: /home/kelvin/FABulous_fork/myProject/Tile/N_IO/N_IO.yaml
2025-06-06 14:21:13.029 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/N_IO/../include/IO.v
2025-06-06 14:21:13.033 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/N_IO/../include/IO.v
2025-06-06 14:21:13.040 | INFO     | FABulous.file_parser.file_parser_yaml:parseTileYAML:259 - Reading tile configuration: /home/kelvin/FABulous_fork/myProject/Tile/E_Mem/E_Mem.yaml
2025-06-06 14:21:13.042 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/E_Mem/reg_unit.v
2025-06-06 14:21:13.047 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/E_Mem/Mem.v
2025-06-06 14:21:13.054 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/E_Mem/Mem.v
2025-06-06 14:21:13.063 | INFO     | FABulous.file_parser.file_parser_yaml:parseTileYAML:259 - Reading tile configuration: /home/kelvin/FABulous_fork/myProject/Tile/S_IO/S_IO.yaml
2025-06-06 14:21:13.065 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/S_IO/../include/IO.v
2025-06-06 14:21:13.070 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/S_IO/../include/IO.v
2025-06-06 14:21:13.079 | INFO     | FABulous.file_parser.file_parser_yaml:parseTileYAML:259 - Reading tile configuration: /home/kelvin/FABulous_fork/myProject/Tile/W_IO/W_IO.yaml
2025-06-06 14:21:13.080 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/W_IO/../include/IO.v
2025-06-06 14:21:13.086 | INFO     | FABulous.file_parser.file_parser_HDL:parseBelFile:155 - Parsing bel file: /home/kelvin/FABulous_fork/myProject/Tile/W_IO/../include/IO.v
2025-06-06 14:21:13.095 | INFO     | FABulous.file_parser.file_parser_yaml:parseFabricYAML:195 - Fabric YAML parsed successfully.
