#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f7042e0 .scope module, "qar_core_tb" "qar_core_tb" 2 3;
 .timescale -9 -12;
v0x13f714bb0_0 .var "clk", 0 0;
o0x120008040 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13f714c60_0 .net "mem_addr", 31 0, o0x120008040;  0 drivers
v0x13f714cf0_0 .var "mem_rdata", 31 0;
o0x1200080a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13f714dc0_0 .net "mem_wdata", 31 0, o0x1200080a0;  0 drivers
o0x1200080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f714e70_0 .net "mem_we", 0 0, o0x1200080d0;  0 drivers
v0x13f714f40_0 .var "rst_n", 0 0;
S_0x13f704460 .scope module, "uut" "qar_core" 2 14, 3 4 0, S_0x13f7042e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /OUTPUT 32 "mem_wdata";
    .port_info 4 /OUTPUT 1 "mem_we";
    .port_info 5 /INPUT 32 "mem_rdata";
v0x13f7046f0_0 .net "clk", 0 0, v0x13f714bb0_0;  1 drivers
v0x13f7147a0_0 .net "mem_addr", 31 0, o0x120008040;  alias, 0 drivers
v0x13f714840_0 .net "mem_rdata", 31 0, v0x13f714cf0_0;  1 drivers
v0x13f7148f0_0 .net "mem_wdata", 31 0, o0x1200080a0;  alias, 0 drivers
v0x13f7149a0_0 .net "mem_we", 0 0, o0x1200080d0;  alias, 0 drivers
v0x13f714a80_0 .net "rst_n", 0 0, v0x13f714f40_0;  1 drivers
    .scope S_0x13f7042e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f714bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f714f40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13f7042e0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x13f714bb0_0;
    %inv;
    %store/vec4 v0x13f714bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f7042e0;
T_2 ;
    %vpi_call 2 27 "$display", "=== QAR-Core v0.1 simulation start ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f714f40_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f714f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f714cf0_0, 0, 32;
    %delay 200000, 0;
    %vpi_call 2 37 "$display", "Simulation done." {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "qar-core/sim/qar_core_tb.v";
    "qar-core/rtl/qar_core.v";
