// Seed: 4213795936
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7
);
  uwire id_9 = 1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output logic id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7
);
  always @(posedge id_0 or 1) id_4 = #1 1;
  module_0(
      id_1, id_0, id_5, id_0, id_6, id_6, id_7, id_5
  );
endmodule
