// Seed: 314675392
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5,
    output tri id_6,
    output uwire id_7,
    input wire id_8,
    input supply1 id_9,
    output wire id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    output tri1 id_14
);
  wire id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8
);
  wire id_10;
  and (id_8, id_10, id_4, id_3, id_7, id_0, id_1);
  module_0(
      id_1, id_0, id_4, id_1, id_8, id_5, id_6, id_5, id_1, id_1, id_6, id_0, id_3, id_1, id_8
  );
endmodule
