NDSummary.OnToolTipsLoaded("SystemVerilogModule:axis_1553",{67:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype67\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection SystemVerilogStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"2\" data-NarrowColumnCount=\"1\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">module</span> axis_1553 #(</div><div class=\"PParameterCells Nested\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"1/2/2/3\" style=\"grid-area:1/2/2/3\">CLOCK_SPEED</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"1/3/2/4\" style=\"grid-area:1/3/2/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"1/4/2/5\" style=\"grid-area:1/4/2/5\"><span class=\"SHNumber\">2000000</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:2/1/3/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:2/2/3/3\">RX_BAUD_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:2/3/3/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:2/4/3/5\"><span class=\"SHNumber\">0</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/1/4/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:3/1/4/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:3/2/4/3\">TX_BAUD_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:3/3/4/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:3/4/4/5\"><span class=\"SHNumber\">0</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:3/5/4/6\">)</div></div><div class=\"PBeforeParameters RightAlignOnWide FitIntoLeftIndentOnNarrow RightAlignOnNarrow\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/1/3/2\">(</div><div class=\"PParameterCells Nested\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"1/2/2/3\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"1/4/2/5\" style=\"grid-area:1/4/2/5\">aclk,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:2/1/3/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:2/4/3/5\">arstn,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/1/4/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:3/1/4/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:3/4/4/5\">parity_err,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"4/1/5/2\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:4/1/5/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:4/4/5/5\">frame_err,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"5/1/6/2\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:5/1/6/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:5/3/6/4\">&nbsp[<span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:5/4/6/5\">s_axis_tdata,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"6/1/7/2\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:6/1/7/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:6/3/7/4\">&nbsp[ <span class=\"SHNumber\">4</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:6/4/7/5\">s_axis_tuser,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"7/1/8/2\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:7/1/8/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:7/4/8/5\">s_axis_tvalid,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"8/1/9/2\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:8/1/9/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"8/2/9/3\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:8/2/9/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:8/4/9/5\">s_axis_tready,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"9/1/10/2\" data-NarrowGridArea=\"9/1/10/2\" style=\"grid-area:9/1/10/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"9/2/10/3\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:9/2/10/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"9/3/10/4\" data-NarrowGridArea=\"9/3/10/4\" style=\"grid-area:9/3/10/4\">&nbsp[<span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"9/4/10/5\" data-NarrowGridArea=\"9/4/10/5\" style=\"grid-area:9/4/10/5\">m_axis_tdata,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"10/1/11/2\" data-NarrowGridArea=\"10/1/11/2\" style=\"grid-area:10/1/11/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"10/2/11/3\" data-NarrowGridArea=\"10/2/11/3\" style=\"grid-area:10/2/11/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"10/3/11/4\" data-NarrowGridArea=\"10/3/11/4\" style=\"grid-area:10/3/11/4\">&nbsp[ <span class=\"SHNumber\">4</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"10/4/11/5\" data-NarrowGridArea=\"10/4/11/5\" style=\"grid-area:10/4/11/5\">m_axis_tuser,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"11/1/12/2\" data-NarrowGridArea=\"11/1/12/2\" style=\"grid-area:11/1/12/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"11/2/12/3\" data-NarrowGridArea=\"11/2/12/3\" style=\"grid-area:11/2/12/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"11/4/12/5\" data-NarrowGridArea=\"11/4/12/5\" style=\"grid-area:11/4/12/5\">m_axis_tvalid,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"12/1/13/2\" data-NarrowGridArea=\"12/1/13/2\" style=\"grid-area:12/1/13/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"12/2/13/3\" data-NarrowGridArea=\"12/2/13/3\" style=\"grid-area:12/2/13/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"12/4/13/5\" data-NarrowGridArea=\"12/4/13/5\" style=\"grid-area:12/4/13/5\">m_axis_tready,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"13/1/14/2\" data-NarrowGridArea=\"13/1/14/2\" style=\"grid-area:13/1/14/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"13/2/14/3\" data-NarrowGridArea=\"13/2/14/3\" style=\"grid-area:13/2/14/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"13/4/14/5\" data-NarrowGridArea=\"13/4/14/5\" style=\"grid-area:13/4/14/5\">tx_active,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"14/1/15/2\" data-NarrowGridArea=\"14/1/15/2\" style=\"grid-area:14/1/15/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"14/2/15/3\" data-NarrowGridArea=\"14/2/15/3\" style=\"grid-area:14/2/15/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"14/3/15/4\" data-NarrowGridArea=\"14/3/15/4\" style=\"grid-area:14/3/15/4\">&nbsp[ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"14/4/15/5\" data-NarrowGridArea=\"14/4/15/5\" style=\"grid-area:14/4/15/5\">tx_diff,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"15/1/16/2\" data-NarrowGridArea=\"15/1/16/2\" style=\"grid-area:15/1/16/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"15/2/16/3\" data-NarrowGridArea=\"15/2/16/3\" style=\"grid-area:15/2/16/3\"><span class=\"SHKeyword\">wire</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"15/3/16/4\" data-NarrowGridArea=\"15/3/16/4\" style=\"grid-area:15/3/16/4\">&nbsp[ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"15/4/16/5\" data-NarrowGridArea=\"15/4/16/5\" style=\"grid-area:15/4/16/5\">rx_diff</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"15/5/16/6\" data-NarrowGridArea=\"16/1/17/6\" style=\"grid-area:15/5/16/6\">)</div></div></div></div></div><div class=\"TTSummary\">AXIS 1553, simple core for encoding and decoding 1553 bus messages.</div></div>",39:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BASE_1553_CLOCK_RATE = <span class=\"SHNumber\">1000000</span></div></div><div class=\"TTSummary\">1553 base clock rate</div></div>",40:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BASE_1553_SAMPLE_RATE = <span class=\"SHNumber\">2000000</span></div></div><div class=\"TTSummary\">Sample rate to use for the 1553 bus, set to 2 MHz</div></div>",41:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype41\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SAMPLES_PER_MHZ = BASE_1553_SAMPLE_RATE / BASE_1553_CLOCK_RATE</div></div><div class=\"TTSummary\">sample rate of 2 MHz to caputre transmission bits at</div></div>",42:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype42\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> CYCLES_PER_MHZ = CLOCK_SPEED / BASE_1553_CLOCK_RATE</div></div><div class=\"TTSummary\">calculate the number of cycles the clock changes per period</div></div>",43:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BIT_RATE_PER_MHZ = SAMPLES_PER_MHZ</div></div><div class=\"TTSummary\">bit rate per mhz</div></div>",44:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> DELAY_TIME = CYCLES_PER_MHZ * <span class=\"SHNumber\">4</span></div></div><div class=\"TTSummary\">delay time, 4 is for 4 us (min 1553 time)</div></div>",45:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype45\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNC_BITS_PER_TRANS = <span class=\"SHNumber\">3</span></div></div><div class=\"TTSummary\">sync bits per transmission</div></div>",46:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype46\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_SYNC_BITS_PER_TRANS = SYNC_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">sync pulse length</div></div>",47:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype47\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> PARITY_BITS_PER_TRANS = <span class=\"SHNumber\">1</span></div></div><div class=\"TTSummary\">parity bits per transmission</div></div>",48:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype48\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_PARITY_BITS_PER_TRANS = PARITY_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">synth parity bits per transmission</div></div>",49:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> DATA_BITS_PER_TRANS = <span class=\"SHNumber\">16</span></div></div><div class=\"TTSummary\">data bits per transmission</div></div>",50:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype50\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_DATA_BITS_PER_TRANS = DATA_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">synth data bits per transmission</div></div>",51:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype51\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">non sync bits per transmission</div></div>",52:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype52\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS + SYNC_BITS_PER_TRANS</div></div><div class=\"TTSummary\">bits per transmission with sync</div></div>",53:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype53\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">synth bits per trans without sync</div></div>",54:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_SYNC_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">synth bits per trans with sync</div></div>",55:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype55\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_SYNTH_BYTES_PER_TRANS = TOTAL_SYNTH_BITS_PER_TRANS/<span class=\"SHNumber\">8</span></div></div><div class=\"TTSummary\">sync bits per trans with sync</div></div>",56:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype56\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">localparam</span> [(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">BIT_RATE_PER_MHZ</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>]BIT_PATTERN = {{BIT_RATE_PER_MHZ/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}}, {BIT_RATE_PER_MHZ/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}}}</div></div></div></div><div class=\"TTSummary\">create the bit pattern. This is based on outputing data on the negative and positive. This allows the encoder to run down to 1 mhz.</div></div>",57:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype57\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_DATA_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNTH_CLK = {</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">DATA_BITS_PER_TRANS{BIT_PATTERN}</div><div class=\"PAfterParameters LeftSpaceOnWide\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">}</div></div></div></div><div class=\"TTSummary\">synth clock is the clock constructed by the repeating the bit pattern. this is intended to be a representation of the clock. Captured at a bit_rate_per_mhz of a 1mhz clock.</div></div>",58:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype58\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNC_CMD_STAT = {</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}},</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}}</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">}</div></div></div></div><div class=\"TTSummary\">sync pulse command</div></div>",59:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype59\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNC_DATA = {</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}},</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}}</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">}</div></div></div></div><div class=\"TTSummary\">sync pulse data</div></div>",60:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype60\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CMD_DATA = <span class=\"SHNumber\">3\'b010</span></div></div><div class=\"TTSummary\">tuser decode for data</div></div>",61:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">tuser decode for command</div></div>"});