{
  "design": {
    "design_info": {
      "boundary_crc": "0x53B6189DADD1EB2B",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../basys_serial.gen/sources_1/bd/block_design",
      "name": "block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "uart_rx_0": "",
      "util_ds_buf_0": "",
      "c_counter_binary_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "RsRx": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "led": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "uart_rx_0": {
        "vlnv": "xilinx.com:module_ref:uart_rx:1.0",
        "xci_name": "block_design_uart_rx_0_0",
        "xci_path": "ip\\block_design_uart_rx_0_0\\block_design_uart_rx_0_0.xci",
        "inst_hier_path": "uart_rx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "block_design_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_serial": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "tx_flag": {
            "direction": "O"
          },
          "tx_byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "block_design_util_ds_buf_0_1",
        "xci_path": "ip\\block_design_util_ds_buf_0_1\\block_design_util_ds_buf_0_1.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFGCE"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "block_design_c_counter_binary_0_0",
        "xci_path": "ip\\block_design_c_counter_binary_0_0\\block_design_c_counter_binary_0_0.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "Final_Count_Value": {
            "value": "28a"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "28a"
          }
        }
      }
    },
    "nets": {
      "RsRx_1": {
        "ports": [
          "RsRx",
          "uart_rx_0/rx_serial"
        ]
      },
      "uart_rx_0_tx_byte": {
        "ports": [
          "uart_rx_0/tx_byte",
          "led"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "util_ds_buf_0/BUFGCE_I",
          "c_counter_binary_0/CLK"
        ]
      },
      "c_counter_binary_0_THRESH0": {
        "ports": [
          "c_counter_binary_0/THRESH0",
          "util_ds_buf_0/BUFGCE_CE"
        ]
      },
      "util_ds_buf_0_BUFGCE_O": {
        "ports": [
          "util_ds_buf_0/BUFGCE_O",
          "uart_rx_0/clk"
        ]
      }
    }
  }
}