Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Nov 19 18:43:01 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   134 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|      8 |           21 |
|     10 |            5 |
|     12 |            8 |
|     14 |            2 |
|    16+ |           94 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1100 |          171 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1250 |          190 |
| Yes          | No                    | No                     |             938 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1380 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                           Enable Signal                                                                                                           |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                  | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                        |                                                                                                                                                                                                                                          |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                         |                                                                                                                                                                                                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                   |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                             | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                       | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                                |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                     | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                               |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                              | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                                                                     | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                             | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                             | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                           | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/rst_ps7_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                             | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                  |                1 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                1 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                            |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                            |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/rst_ps7_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | base_i/rst_ps7_0_99M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                              |                6 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                      | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                 |                                                                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                               | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                         | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                      | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                             | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                                                                                                  | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                           | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                       | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                          |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                               | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                            | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                3 |             18 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                             | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                2 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                4 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                4 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                4 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                4 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                            | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                4 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                           | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                        |                2 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                        | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                              | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                             |                                                                                                                                                                                                                                          |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                          |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                          |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                          |                2 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                4 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                 | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                8 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                          |                2 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                          |                2 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                          |                2 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                          |                2 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                4 |             36 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        |                                                                                                                                                                                                                                          |                7 |             40 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                          |                8 |             40 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                5 |             42 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |               10 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                6 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                7 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                5 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                7 |             54 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                9 |             60 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                9 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                          |                9 |             68 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                          |                5 |             70 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |               14 |             82 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |               17 |             84 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               11 |             88 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                          |                8 |             94 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                          |                8 |             94 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                          |                8 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |               18 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                          |               11 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                          |                9 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                       |                                                                                                                                                                                                                                          |               10 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                           |               13 |            100 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               14 |            120 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               17 |            158 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |               28 |            164 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                          |              173 |           1104 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


