

================================================================
== Vivado HLS Report for 'update_n'
================================================================
* Date:           Sun Aug 22 22:27:39 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        iaf-zcu102-721-16bing-pingpang
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   40|  112546|   40|  112546|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+----------+
        |                           |                |  Latency  |  Interval | Pipeline |
        |          Instance         |     Module     | min | max | min | max |   Type   |
        +---------------------------+----------------+-----+-----+-----+-----+----------+
        |grp_execute_fu_594         |execute         |   10|   10|    1|    1| function |
        |grp_update_indata_fu_616   |update_indata   |    8|    8|    1|    1| function |
        |grp_update_outdata_fu_629  |update_outdata  |    7|    7|    1|    1| function |
        +---------------------------+----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   21|  112527|        30|          2|          1| 0 ~ 56250 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1079|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       10|    240|   34067|   25153|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     819|    -|
|Register         |        0|      -|   26565|     384|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       10|    240|   60632|   27435|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      9|      11|      10|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |           Instance           |           Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |grp_execute_fu_594            |execute                     |        0|    240|  29020|  21479|
    |grp_update_indata_fu_616      |update_indata               |        0|      0|     63|    134|
    |update_n_ctrl_bus_s_axi_U     |update_n_ctrl_bus_s_axi     |        0|      0|    340|    552|
    |update_n_input00_m_axi_U      |update_n_input00_m_axi      |        2|      0|    512|    580|
    |update_n_input01_m_axi_U      |update_n_input01_m_axi      |        2|      0|    512|    580|
    |update_n_output0_s_m_axi_U    |update_n_output0_s_m_axi    |        2|      0|    512|    580|
    |update_n_output1_s_m_axi_U    |update_n_output1_s_m_axi    |        2|      0|    512|    580|
    |update_n_stable_para_m_axi_U  |update_n_stable_para_m_axi  |        2|      0|    512|    580|
    |grp_update_outdata_fu_629     |update_outdata              |        0|      0|   2084|     88|
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |Total                         |                            |       10|    240|  34067|  25153|
    +------------------------------+----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_718_p2                         |     +    |      0|  0|  39|          32|           1|
    |grp_fu_744_p2                         |     +    |      0|  0|  39|          32|           1|
    |i_1_fu_1267_p2                        |     +    |      0|  0|  37|          30|           1|
    |output0_8_sum_fu_1390_p2              |     +    |      0|  0|  40|          33|          33|
    |output1_10_sum1_fu_1492_p2            |     +    |      0|  0|  40|          33|          33|
    |output1_10_sum_fu_1444_p2             |     +    |      0|  0|  40|          33|          33|
    |output2_12_sum1_fu_1592_p2            |     +    |      0|  0|  40|          33|          33|
    |output2_12_sum_fu_1561_p2             |     +    |      0|  0|  40|          33|          33|
    |output3_14_sum_fu_1670_p2             |     +    |      0|  0|  40|          33|          33|
    |rmd_0_off_fu_1015_p2                  |     +    |      0|  0|  15|           3|           5|
    |time_1_fu_1224_p2                     |     +    |      0|  0|  38|           1|          31|
    |tmp_24_fu_1685_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_3_fu_1405_p2                      |     +    |      0|  0|  39|           1|          32|
    |tmp_6_fu_1237_p2                      |     +    |      0|  0|  38|           2|          31|
    |p_neg_fu_915_p2                       |     -    |      0|  0|  39|           1|          32|
    |p_neg_t1_fu_987_p2                    |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_fu_935_p2                     |     -    |      0|  0|  37|           1|          30|
    |ap_block_state14_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter4     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage0_iter11    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage1_iter11    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1411                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1417                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1444                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2301                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2404                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2455                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2497                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2507                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3399                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3402                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op224_call_state20       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op243_call_state21       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op253_call_state22       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op374_writereq_state34   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op376_writereq_state34   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op393_write_state35      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op394_writereq_state35   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op397_write_state35      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op398_writereq_state35   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op402_write_state36      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op406_write_state36      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op433_writeresp_state40  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op437_writeresp_state40  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op440_writeresp_state41  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op442_writeresp_state41  |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_1536_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_1037_p2                       |   icmp   |      0|  0|   9|           4|           1|
    |p_not_fu_1252_p2                      |   icmp   |      0|  0|  20|          31|          31|
    |tmp_14_fu_1262_p2                     |   icmp   |      0|  0|  20|          31|          31|
    |tmp_15_fu_1530_p2                     |   icmp   |      0|  0|  20|          32|           2|
    |tmp_16_fu_1551_p2                     |   icmp   |      0|  0|  20|          32|           2|
    |tmp_1_fu_1372_p2                      |   icmp   |      0|  0|  20|          32|           2|
    |tmp_21_fu_1629_p2                     |   icmp   |      0|  0|  20|          32|           2|
    |tmp_22_fu_1650_p2                     |   icmp   |      0|  0|  20|          32|           2|
    |tmp_4_fu_1434_p2                      |   icmp   |      0|  0|  20|          32|           2|
    |tmp_5_fu_1482_p2                      |   icmp   |      0|  0|  20|          32|           2|
    |tmp_7_fu_1021_p2                      |   icmp   |      0|  0|   9|           4|           2|
    |tmp_8_fu_1247_p2                      |   icmp   |      0|  0|  20|          31|          31|
    |tmp_fu_1009_p2                        |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state34_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state35_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state36_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage0_iter14    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage1_iter14    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state42_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state43_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state44_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state48                      |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1429                     |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1441                     |    or    |      0|  0|   2|           1|           1|
    |ap_condition_2314                     |    or    |      0|  0|   2|           1|           1|
    |ap_condition_2336                     |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op375_writereq_state34   |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op395_writereq_state35   |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op396_write_state35      |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op399_writereq_state35   |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op403_write_state36      |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op407_write_state36      |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op436_writeresp_state40  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op441_writeresp_state41  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op443_writeresp_state41  |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1257_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_1635_p2                   |    or    |      0|  0|   2|           1|           1|
    |rmd_fu_993_p3                         |  select  |      0|  0|  32|           1|          32|
    |time_2_fu_1230_p3                     |  select  |      0|  0|  31|           1|          31|
    |time_s_fu_955_p3                      |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|1079|         726|         660|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  105|         22|    1|         22|
    |ap_enable_reg_pp0_iter11                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                     |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_466_p4                   |    9|          2|   30|         60|
    |ap_phi_mux_num_o_1_phi_fu_547_p4             |   15|          3|  256|        768|
    |ap_phi_mux_num_o_3_phi_fu_557_p6             |   21|          4|  256|       1024|
    |ap_phi_mux_num_o_phi_fu_478_p4               |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_V_m_r_1_reg_534        |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_i_syn_ex_rr_1_reg_524  |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_i_syn_in_rr_1_reg_514  |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_r_ref_r_1_reg_504      |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_signal_1_18_reg_495    |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter10_signal_1_1_reg_486     |    9|          2|  256|        512|
    |ap_phi_reg_pp0_iter11_num_o_5_reg_567        |   21|          4|  256|       1024|
    |ap_sig_ioackin_output0_s_AWREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_output0_s_WREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_output1_s_AWREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_output1_s_WREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_stable_para_ARREADY           |    9|          2|    1|          2|
    |grp_execute_fu_594_I_e_read                  |   15|          3|  256|        768|
    |grp_execute_fu_594_V_m_read                  |   15|          3|  256|        768|
    |grp_execute_fu_594_i                         |   15|          3|   30|         90|
    |grp_execute_fu_594_i_syn_ex_read             |   15|          3|  256|        768|
    |grp_execute_fu_594_i_syn_in_read             |   15|          3|  256|        768|
    |grp_execute_fu_594_r_ref_read                |   15|          3|  256|        768|
    |grp_execute_fu_594_weighted_spikes_ex_s      |   15|          3|  256|        768|
    |grp_execute_fu_594_weighted_spikes_in_s      |   15|          3|  256|        768|
    |grp_update_indata_fu_616_i                   |   15|          3|   30|         90|
    |grp_update_indata_fu_616_input00_V_offset    |   15|          3|   25|         75|
    |grp_update_indata_fu_616_input01_V_offset    |   15|          3|   25|         75|
    |i_reg_462                                    |    9|          2|   30|         60|
    |input00_ARVALID                              |    9|          2|    1|          2|
    |input00_AWVALID                              |    9|          2|    1|          2|
    |input00_BREADY                               |    9|          2|    1|          2|
    |input00_RREADY                               |    9|          2|    1|          2|
    |input00_WVALID                               |    9|          2|    1|          2|
    |input00_blk_n_AR                             |    9|          2|    1|          2|
    |input00_blk_n_AW                             |    9|          2|    1|          2|
    |input00_blk_n_B                              |    9|          2|    1|          2|
    |input00_blk_n_R                              |    9|          2|    1|          2|
    |input00_blk_n_W                              |    9|          2|    1|          2|
    |input01_ARVALID                              |    9|          2|    1|          2|
    |input01_RREADY                               |    9|          2|    1|          2|
    |input01_blk_n_AR                             |    9|          2|    1|          2|
    |input01_blk_n_R                              |    9|          2|    1|          2|
    |num_o_7_reg_579                              |   15|          3|  256|        768|
    |num_o_reg_474                                |    9|          2|  256|        512|
    |output0_s_AWADDR                             |   33|          6|   32|        192|
    |output0_s_WDATA                              |   27|          5|   32|        160|
    |output0_s_blk_n_AW                           |    9|          2|    1|          2|
    |output0_s_blk_n_B                            |    9|          2|    1|          2|
    |output0_s_blk_n_W                            |    9|          2|    1|          2|
    |output1_s_AWADDR                             |   33|          6|   32|        192|
    |output1_s_WDATA                              |   33|          6|   32|        192|
    |output1_s_blk_n_AW                           |    9|          2|    1|          2|
    |output1_s_blk_n_B                            |    9|          2|    1|          2|
    |output1_s_blk_n_W                            |    9|          2|    1|          2|
    |stable_para_blk_n_AR                         |    9|          2|    1|          2|
    |stable_para_blk_n_R                          |    9|          2|    1|          2|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  819|        170| 5192|      14322|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |I_e_1_fu_186                                 |  256|   0|  256|          0|
    |I_e_2_fu_214                                 |  256|   0|  256|          0|
    |P11ex_s_reg_1956                             |   32|   0|   32|          0|
    |P11in_s_reg_1961                             |   32|   0|   32|          0|
    |P20_s_reg_1936                               |   32|   0|   32|          0|
    |P21ex_s_reg_1946                             |   32|   0|   32|          0|
    |P21in_s_reg_1951                             |   32|   0|   32|          0|
    |P22_s_reg_1941                               |   32|   0|   32|          0|
    |RefractoryCounts_s_reg_1971                  |   32|   0|   32|          0|
    |Theta_s_reg_1966                             |   32|   0|   32|          0|
    |V_m_1_fu_202                                 |  256|   0|  256|          0|
    |V_m_2_fu_230                                 |  256|   0|  256|          0|
    |V_reset_s_reg_1976                           |   32|   0|   32|          0|
    |ap_CS_fsm                                    |   21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_V_m_r_1_reg_534        |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_i_syn_ex_rr_1_reg_524  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_i_syn_in_rr_1_reg_514  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_num_o_5_reg_567        |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_r_ref_r_1_reg_504      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_signal_1_18_reg_495    |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter10_signal_1_1_reg_486     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter11_num_o_5_reg_567        |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter6_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter7_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter8_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_V_m_r_1_reg_534         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_i_syn_ex_rr_1_reg_524   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_i_syn_in_rr_1_reg_514   |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_num_o_5_reg_567         |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_r_ref_r_1_reg_504       |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_signal_1_18_reg_495     |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter9_signal_1_1_reg_486      |  256|   0|  256|          0|
    |ap_reg_ioackin_output0_s_AWREADY             |    1|   0|    1|          0|
    |ap_reg_ioackin_output0_s_WREADY              |    1|   0|    1|          0|
    |ap_reg_ioackin_output1_s_AWREADY             |    1|   0|    1|          0|
    |ap_reg_ioackin_output1_s_WREADY              |    1|   0|    1|          0|
    |ap_reg_ioackin_stable_para_ARREADY           |    1|   0|    1|          0|
    |brmerge_reg_1996                             |    1|   0|    1|          0|
    |grp_update_indata_fu_616_ap_start_reg        |    1|   0|    1|          0|
    |grp_update_outdata_fu_629_ap_start_reg       |    1|   0|    1|          0|
    |i_1_reg_2004                                 |   30|   0|   30|          0|
    |i_reg_462                                    |   30|   0|   30|          0|
    |i_syn_ex_1_fu_190                            |  256|   0|  256|          0|
    |i_syn_ex_2_fu_218                            |  256|   0|  256|          0|
    |i_syn_in_1_fu_194                            |  256|   0|  256|          0|
    |i_syn_in_2_fu_222                            |  256|   0|  256|          0|
    |icmp_reg_1878                                |    1|   0|    1|          0|
    |input00_V3_reg_1852                          |   25|   0|   25|          0|
    |input00_V_0_data_reg                         |   32|   0|   32|          0|
    |input00_V_0_vld_reg                          |    0|   0|    1|          1|
    |input01_V5_reg_1846                          |   25|   0|   25|          0|
    |input01_V_0_data_reg                         |   32|   0|   32|          0|
    |input01_V_0_vld_reg                          |    0|   0|    1|          1|
    |num_0_data_reg                               |   32|   0|   32|          0|
    |num_0_vld_reg                                |    0|   0|    1|          1|
    |num_o_7_reg_579                              |  256|   0|  256|          0|
    |num_o_reg_474                                |  256|   0|  256|          0|
    |or_cond1_reg_2178                            |    1|   0|    1|          0|
    |or_cond2_reg_2208                            |    1|   0|    1|          0|
    |output0_addr_1_reg_1930                      |   30|   0|   32|          2|
    |output0_addr_2_reg_2152                      |   32|   0|   32|          0|
    |output0_addr_3_reg_2162                      |   32|   0|   32|          0|
    |output0_addr_4_reg_2172                      |   32|   0|   32|          0|
    |output0_addr_reg_1919                        |   30|   0|   32|          2|
    |output0_offset7_reg_1840                     |   30|   0|   30|          0|
    |output0_offset_0_data_reg                    |   32|   0|   32|          0|
    |output0_offset_0_vld_reg                     |    0|   0|    1|          1|
    |output1_addr_1_reg_1907                      |   30|   0|   32|          2|
    |output1_addr_2_reg_2197                      |   32|   0|   32|          0|
    |output1_addr_3_reg_2186                      |   32|   0|   32|          0|
    |output1_addr_4_reg_2226                      |   32|   0|   32|          0|
    |output1_addr_reg_1894                        |   30|   0|   32|          2|
    |output1_offset9_reg_1834                     |   30|   0|   30|          0|
    |output1_offset_0_data_reg                    |   32|   0|   32|          0|
    |output1_offset_0_vld_reg                     |    0|   0|    1|          1|
    |output2_1_reg_1828                           |   30|   0|   30|          0|
    |output2_s_0_data_reg                         |   32|   0|   32|          0|
    |output2_s_0_vld_reg                          |    0|   0|    1|          1|
    |output3_1_reg_1822                           |   30|   0|   30|          0|
    |output3_s_0_data_reg                         |   32|   0|   32|          0|
    |output3_s_0_vld_reg                          |    0|   0|    1|          1|
    |r_ref_1_fu_198                               |  256|   0|  256|          0|
    |r_ref_2_fu_226                               |  256|   0|  256|          0|
    |reg_760                                      |  256|   0|  256|          0|
    |reg_764                                      |  256|   0|  256|          0|
    |reg_768                                      |  256|   0|  256|          0|
    |reg_772                                      |  256|   0|  256|          0|
    |reg_776                                      |  256|   0|  256|          0|
    |reg_780                                      |  256|   0|  256|          0|
    |reg_784                                      |  256|   0|  256|          0|
    |reg_788                                      |   32|   0|   32|          0|
    |reg_788_pp0_iter11_reg                       |   32|   0|   32|          0|
    |reg_794                                      |   32|   0|   32|          0|
    |stable_para_offset1_reg_1857                 |   26|   0|   26|          0|
    |stable_para_offset_0_data_reg                |   32|   0|   32|          0|
    |stable_para_offset_0_vld_reg                 |    0|   0|    1|          1|
    |time_2_reg_1981                              |   31|   0|   31|          0|
    |time_s_reg_1862                              |   30|   0|   30|          0|
    |tmp_14_reg_2000                              |    1|   0|    1|          0|
    |tmp_16_reg_2182                              |    1|   0|    1|          0|
    |tmp_1_reg_2143                               |    1|   0|    1|          0|
    |tmp_22_reg_2212                              |    1|   0|    1|          0|
    |tmp_25_cast_reg_1901                         |   30|   0|   33|          3|
    |tmp_26_cast_reg_1913                         |   30|   0|   33|          3|
    |tmp_27_cast_reg_1925                         |   30|   0|   33|          3|
    |tmp_41_reg_2009                              |    1|   0|    1|          0|
    |tmp_44_reg_2237                              |   32|   0|   32|          0|
    |tmp_45_reg_2242                              |   32|   0|   32|          0|
    |tmp_46_reg_2247                              |   32|   0|   32|          0|
    |tmp_47_reg_2232                              |   32|   0|   32|          0|
    |tmp_49_reg_2147                              |   32|   0|   32|          0|
    |tmp_4_reg_2158                               |    1|   0|    1|          0|
    |tmp_5_reg_2168                               |    1|   0|    1|          0|
    |tmp_64_reg_2221                              |   32|   0|   32|          0|
    |tmp_65_reg_2216                              |   32|   0|   32|          0|
    |tmp_65_reg_2216_pp0_iter11_reg               |   32|   0|   32|          0|
    |tmp_6_reg_1986                               |   31|   0|   31|          0|
    |tmp_7_reg_1873                               |    1|   0|    1|          0|
    |tmp_8_reg_1992                               |    1|   0|    1|          0|
    |tmp_9_cast_reg_1889                          |   30|   0|   33|          3|
    |tmp_reg_1867                                 |    1|   0|    1|          0|
    |weighted_spikes_ex_1_fu_178                  |  256|   0|  256|          0|
    |weighted_spikes_ex_2_fu_206                  |  256|   0|  256|          0|
    |weighted_spikes_in_1_fu_182                  |  256|   0|  256|          0|
    |weighted_spikes_in_2_fu_210                  |  256|   0|  256|          0|
    |brmerge_reg_1996                             |   64|  32|    1|          0|
    |i_reg_462                                    |   64|  32|   30|          0|
    |or_cond1_reg_2178                            |   64|  32|    1|          0|
    |or_cond2_reg_2208                            |   64|  32|    1|          0|
    |tmp_14_reg_2000                              |   64|  32|    1|          0|
    |tmp_16_reg_2182                              |   64|  32|    1|          0|
    |tmp_1_reg_2143                               |   64|  32|    1|          0|
    |tmp_22_reg_2212                              |   64|  32|    1|          0|
    |tmp_41_reg_2009                              |   64|  32|    1|          0|
    |tmp_4_reg_2158                               |   64|  32|    1|          0|
    |tmp_5_reg_2168                               |   64|  32|    1|          0|
    |tmp_8_reg_1992                               |   64|  32|    1|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        |26565| 384|25866|         28|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------------------+-----+------+------------+--------------+--------------+
|s_axi_ctrl_bus_AWVALID      |  in |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_AWREADY      | out |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_AWADDR       |  in |     7|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WVALID       |  in |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WREADY       | out |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WDATA        |  in |    32|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WSTRB        |  in |     4|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARVALID      |  in |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARREADY      | out |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARADDR       |  in |     7|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RVALID       | out |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RREADY       |  in |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RDATA        | out |    32|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RRESP        | out |     2|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BVALID       | out |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BREADY       |  in |     1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BRESP        | out |     2|    s_axi   |   ctrl_bus   |    scalar    |
|ap_clk                      |  in |     1| ap_ctrl_hs |   update_n   | return value |
|ap_rst_n                    |  in |     1| ap_ctrl_hs |   update_n   | return value |
|interrupt                   | out |     1| ap_ctrl_hs |   update_n   | return value |
|m_axi_stable_para_AWVALID   | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWREADY   |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWADDR    | out |    32|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWID      | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWLEN     | out |     8|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWSIZE    | out |     3|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWBURST   | out |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWLOCK    | out |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWCACHE   | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWPROT    | out |     3|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWQOS     | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWREGION  | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_AWUSER    | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WVALID    | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WREADY    |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WDATA     | out |   512|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WSTRB     | out |    64|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WLAST     | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WID       | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_WUSER     | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARVALID   | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARREADY   |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARADDR    | out |    32|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARID      | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARLEN     | out |     8|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARSIZE    | out |     3|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARBURST   | out |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARLOCK    | out |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARCACHE   | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARPROT    | out |     3|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARQOS     | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARREGION  | out |     4|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_ARUSER    | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RVALID    |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RREADY    | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RDATA     |  in |   512|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RLAST     |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RID       |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RUSER     |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_RRESP     |  in |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_BVALID    |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_BREADY    | out |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_BRESP     |  in |     2|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_BID       |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_stable_para_BUSER     |  in |     1|    m_axi   |  stable_para |    pointer   |
|m_axi_input01_AWVALID       | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWREADY       |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWADDR        | out |    32|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWID          | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWLEN         | out |     8|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWSIZE        | out |     3|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWBURST       | out |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWLOCK        | out |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWCACHE       | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWPROT        | out |     3|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWQOS         | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWREGION      | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_AWUSER        | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WVALID        | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WREADY        |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WDATA         | out |  1024|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WSTRB         | out |   128|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WLAST         | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WID           | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_WUSER         | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARVALID       | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARREADY       |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARADDR        | out |    32|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARID          | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARLEN         | out |     8|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARSIZE        | out |     3|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARBURST       | out |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARLOCK        | out |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARCACHE       | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARPROT        | out |     3|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARQOS         | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARREGION      | out |     4|    m_axi   |    input01   |    pointer   |
|m_axi_input01_ARUSER        | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RVALID        |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RREADY        | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RDATA         |  in |  1024|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RLAST         |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RID           |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RUSER         |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_RRESP         |  in |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_BVALID        |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_BREADY        | out |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_BRESP         |  in |     2|    m_axi   |    input01   |    pointer   |
|m_axi_input01_BID           |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input01_BUSER         |  in |     1|    m_axi   |    input01   |    pointer   |
|m_axi_input00_AWVALID       | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWREADY       |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWADDR        | out |    32|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWID          | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWLEN         | out |     8|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWSIZE        | out |     3|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWBURST       | out |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWLOCK        | out |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWCACHE       | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWPROT        | out |     3|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWQOS         | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWREGION      | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_AWUSER        | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WVALID        | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WREADY        |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WDATA         | out |  1024|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WSTRB         | out |   128|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WLAST         | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WID           | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_WUSER         | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARVALID       | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARREADY       |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARADDR        | out |    32|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARID          | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARLEN         | out |     8|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARSIZE        | out |     3|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARBURST       | out |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARLOCK        | out |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARCACHE       | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARPROT        | out |     3|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARQOS         | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARREGION      | out |     4|    m_axi   |    input00   |    pointer   |
|m_axi_input00_ARUSER        | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RVALID        |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RREADY        | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RDATA         |  in |  1024|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RLAST         |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RID           |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RUSER         |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_RRESP         |  in |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_BVALID        |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_BREADY        | out |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_BRESP         |  in |     2|    m_axi   |    input00   |    pointer   |
|m_axi_input00_BID           |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_input00_BUSER         |  in |     1|    m_axi   |    input00   |    pointer   |
|m_axi_output0_s_AWVALID     | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWREADY     |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWADDR      | out |    32|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWID        | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWLEN       | out |     8|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWSIZE      | out |     3|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWBURST     | out |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWLOCK      | out |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWCACHE     | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWPROT      | out |     3|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWQOS       | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWREGION    | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_AWUSER      | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WVALID      | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WREADY      |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WDATA       | out |    32|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WSTRB       | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WLAST       | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WID         | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_WUSER       | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARVALID     | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARREADY     |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARADDR      | out |    32|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARID        | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARLEN       | out |     8|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARSIZE      | out |     3|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARBURST     | out |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARLOCK      | out |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARCACHE     | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARPROT      | out |     3|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARQOS       | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARREGION    | out |     4|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_ARUSER      | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RVALID      |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RREADY      | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RDATA       |  in |    32|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RLAST       |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RID         |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RUSER       |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_RRESP       |  in |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_BVALID      |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_BREADY      | out |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_BRESP       |  in |     2|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_BID         |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output0_s_BUSER       |  in |     1|    m_axi   |   output0_s  |    pointer   |
|m_axi_output1_s_AWVALID     | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWREADY     |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWADDR      | out |    32|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWID        | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWLEN       | out |     8|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWSIZE      | out |     3|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWBURST     | out |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWLOCK      | out |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWCACHE     | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWPROT      | out |     3|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWQOS       | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWREGION    | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_AWUSER      | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WVALID      | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WREADY      |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WDATA       | out |    32|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WSTRB       | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WLAST       | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WID         | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_WUSER       | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARVALID     | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARREADY     |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARADDR      | out |    32|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARID        | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARLEN       | out |     8|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARSIZE      | out |     3|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARBURST     | out |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARLOCK      | out |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARCACHE     | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARPROT      | out |     3|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARQOS       | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARREGION    | out |     4|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_ARUSER      | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RVALID      |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RREADY      | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RDATA       |  in |    32|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RLAST       |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RID         |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RUSER       |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_RRESP       |  in |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_BVALID      |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_BREADY      | out |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_BRESP       |  in |     2|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_BID         |  in |     1|    m_axi   |   output1_s  |    pointer   |
|m_axi_output1_s_BUSER       |  in |     1|    m_axi   |   output1_s  |    pointer   |
+----------------------------+-----+------+------------+--------------+--------------+

