 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 13 17:48:57 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.55%

  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0535    0.1966     0.5566 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      10.1814              0.0000     0.5566 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5566 r
  fifo_0__mem_fifo/data_o[5] (net)                     10.1814              0.0000     0.5566 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5566 r
  fifo_lo[3] (net)                                     10.1814              0.0000     0.5566 r
  U1766/IN1 (MUX21X1)                                             0.0535    0.0002 &   0.5568 r
  U1766/Q (MUX21X1)                                               0.2369    0.1669 @   0.7236 r
  io_cmd_o[5] (net)                             4      70.0905              0.0000     0.7236 r
  io_cmd_o[5] (out)                                               0.2369   -0.0944 @   0.6293 r
  data arrival time                                                                    0.6293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7293


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2221    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0470    0.1973     0.5692 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       7.7624              0.0000     0.5692 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5692 r
  fifo_1__mem_fifo/data_o[120] (net)                    7.7624              0.0000     0.5692 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5692 r
  fifo_lo[160] (net)                                    7.7624              0.0000     0.5692 r
  U1983/IN2 (AND2X1)                                              0.0470   -0.0027 &   0.5665 r
  U1983/Q (AND2X1)                                                0.1465    0.1117 @   0.6782 r
  io_cmd_o[120] (net)                           4      41.4548              0.0000     0.6782 r
  io_cmd_o[120] (out)                                             0.1468   -0.0370 @   0.6411 r
  data arrival time                                                                    0.6411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7411


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0462    0.2131     0.5730 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2       9.5556              0.0000     0.5730 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5730 f
  fifo_0__mem_fifo/data_o[5] (net)                      9.5556              0.0000     0.5730 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5730 f
  fifo_lo[3] (net)                                      9.5556              0.0000     0.5730 f
  U1766/IN1 (MUX21X1)                                             0.0462    0.0002 &   0.5732 f
  U1766/Q (MUX21X1)                                               0.2282    0.1723 @   0.7455 f
  io_cmd_o[5] (net)                             4      69.3448              0.0000     0.7455 f
  io_cmd_o[5] (out)                                               0.2282   -0.0920 @   0.6535 f
  data arrival time                                                                    0.6535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7535


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1719    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0588    0.1998     0.5689 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      12.2086              0.0000     0.5689 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[71] (net)                    12.2086              0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5689 r
  fifo_lo[111] (net)                                   12.2086              0.0000     0.5689 r
  U1885/IN2 (AND2X1)                                              0.0588   -0.0031 &   0.5658 r
  U1885/Q (AND2X1)                                                0.1576    0.1180 @   0.6838 r
  io_cmd_o[71] (net)                            4      45.0897              0.0000     0.6838 r
  io_cmd_o[71] (out)                                              0.1579   -0.0288 @   0.6550 r
  data arrival time                                                                    0.6550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7550


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.2212    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0494    0.1986     0.5701 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.6778              0.0000     0.5701 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[85] (net)                     8.6778              0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5701 r
  fifo_lo[125] (net)                                    8.6778              0.0000     0.5701 r
  U1913/IN2 (AND2X1)                                              0.0494   -0.0030 &   0.5671 r
  U1913/Q (AND2X1)                                                0.1888    0.1298 @   0.6969 r
  io_cmd_o[85] (net)                            4      56.0895              0.0000     0.6969 r
  io_cmd_o[85] (out)                                              0.1888   -0.0313 @   0.6656 r
  data arrival time                                                                    0.6656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7656


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0615    0.2053     0.5771 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      13.2680              0.0000     0.5771 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[62] (net)                    13.2680              0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 r
  fifo_lo[102] (net)                                   13.2680              0.0000     0.5771 r
  U1867/IN2 (AND2X1)                                              0.0615   -0.0018 &   0.5753 r
  U1867/Q (AND2X1)                                                0.2084    0.1390 @   0.7143 r
  io_cmd_o[62] (net)                            4      62.3506              0.0000     0.7143 r
  io_cmd_o[62] (out)                                              0.2084   -0.0483 @   0.6660 r
  data arrival time                                                                    0.6660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7660


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2221    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0413    0.2142     0.5861 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       7.4447              0.0000     0.5861 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5861 f
  fifo_1__mem_fifo/data_o[120] (net)                    7.4447              0.0000     0.5861 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5861 f
  fifo_lo[160] (net)                                    7.4447              0.0000     0.5861 f
  U1983/IN2 (AND2X1)                                              0.0413   -0.0024 &   0.5836 f
  U1983/Q (AND2X1)                                                0.1442    0.1203 @   0.7040 f
  io_cmd_o[120] (net)                           4      40.7091              0.0000     0.7040 f
  io_cmd_o[120] (out)                                             0.1442   -0.0378 @   0.6662 f
  data arrival time                                                                    0.6662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7662


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0616    0.2053     0.5769 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      13.2838              0.0000     0.5769 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[75] (net)                    13.2838              0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5769 r
  fifo_lo[115] (net)                                   13.2838              0.0000     0.5769 r
  U1893/IN2 (AND2X1)                                              0.0616   -0.0081 &   0.5688 r
  U1893/Q (AND2X1)                                                0.1406    0.1149 @   0.6838 r
  io_cmd_o[75] (net)                            4      42.0073              0.0000     0.6838 r
  io_cmd_o[75] (out)                                              0.1407   -0.0170 @   0.6668 r
  data arrival time                                                                    0.6668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7668


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0484    0.1980     0.5703 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.2968              0.0000     0.5703 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5703 r
  fifo_1__mem_fifo/data_o[83] (net)                     8.2968              0.0000     0.5703 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5703 r
  fifo_lo[123] (net)                                    8.2968              0.0000     0.5703 r
  U1909/IN2 (AND2X1)                                              0.0484   -0.0010 &   0.5693 r
  U1909/Q (AND2X1)                                                0.1620    0.1171 @   0.6863 r
  io_cmd_o[83] (net)                            4      46.5705              0.0000     0.6863 r
  io_cmd_o[83] (out)                                              0.1625   -0.0157 @   0.6707 r
  data arrival time                                                                    0.6707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7707


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0626    0.2059     0.5774 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      13.6825              0.0000     0.5774 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5774 r
  fifo_1__mem_fifo/data_o[66] (net)                    13.6825              0.0000     0.5774 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5774 r
  fifo_lo[106] (net)                                   13.6825              0.0000     0.5774 r
  U1875/IN2 (AND2X1)                                              0.0626   -0.0057 &   0.5717 r
  U1875/Q (AND2X1)                                                0.1667    0.1241 @   0.6957 r
  io_cmd_o[66] (net)                            4      48.9339              0.0000     0.6957 r
  io_cmd_o[66] (out)                                              0.1670   -0.0244 @   0.6713 r
  data arrival time                                                                    0.6713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7713


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0549    0.2017     0.5731 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      10.7678              0.0000     0.5731 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5731 r
  fifo_1__mem_fifo/data_o[108] (net)                   10.7678              0.0000     0.5731 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5731 r
  fifo_lo[148] (net)                                   10.7678              0.0000     0.5731 r
  U1959/IN2 (AND2X1)                                              0.0549   -0.0033 &   0.5698 r
  U1959/Q (AND2X1)                                                0.1851    0.1280 @   0.6978 r
  io_cmd_o[108] (net)                           4      54.3139              0.0000     0.6978 r
  io_cmd_o[108] (out)                                             0.1856   -0.0242 @   0.6736 r
  data arrival time                                                                    0.6736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1520    0.2422 @   0.6064 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.7280              0.0000     0.6064 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6064 r
  fifo_1__mem_fifo/data_o[5] (net)                     44.7280              0.0000     0.6064 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6064 r
  fifo_lo[52] (net)                                    44.7280              0.0000     0.6064 r
  U1766/IN2 (MUX21X1)                                             0.1521   -0.0279 @   0.5785 r
  U1766/Q (MUX21X1)                                               0.2369    0.1900 @   0.7685 r
  io_cmd_o[5] (net)                             4      70.0905              0.0000     0.7685 r
  io_cmd_o[5] (out)                                               0.2369   -0.0944 @   0.6741 r
  data arrival time                                                                    0.6741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0485    0.1981     0.5697 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       8.3195              0.0000     0.5697 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5697 r
  fifo_1__mem_fifo/data_o[115] (net)                    8.3195              0.0000     0.5697 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5697 r
  fifo_lo[155] (net)                                    8.3195              0.0000     0.5697 r
  U1973/IN2 (AND2X1)                                              0.0485    0.0001 &   0.5698 r
  U1973/Q (AND2X1)                                                0.1744    0.1222 @   0.6920 r
  io_cmd_o[115] (net)                           4      50.6263              0.0000     0.6920 r
  io_cmd_o[115] (out)                                             0.1750   -0.0177 @   0.6742 r
  data arrival time                                                                    0.6742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7742


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0543    0.2013     0.5728 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.5260              0.0000     0.5728 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5728 r
  fifo_1__mem_fifo/data_o[90] (net)                    10.5260              0.0000     0.5728 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5728 r
  fifo_lo[130] (net)                                   10.5260              0.0000     0.5728 r
  U1923/IN2 (AND2X1)                                              0.0543   -0.0083 &   0.5645 r
  U1923/Q (AND2X1)                                                0.1641    0.1188 @   0.6833 r
  io_cmd_o[90] (net)                            4      47.2722              0.0000     0.6833 r
  io_cmd_o[90] (out)                                              0.1645   -0.0068 @   0.6766 r
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7766


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0565    0.2025     0.5742 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.3672              0.0000     0.5742 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.3672              0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 r
  fifo_lo[108] (net)                                   11.3672              0.0000     0.5742 r
  U1879/IN2 (AND2X1)                                              0.0565   -0.0043 &   0.5700 r
  U1879/Q (AND2X1)                                                0.1528    0.1141 @   0.6841 r
  io_cmd_o[68] (net)                            4      43.4639              0.0000     0.6841 r
  io_cmd_o[68] (out)                                              0.1532   -0.0074 @   0.6767 r
  data arrival time                                                                    0.6767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7767


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0666    0.2081     0.5787 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      15.2030              0.0000     0.5787 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[102] (net)                   15.2030              0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5787 r
  fifo_lo[142] (net)                                   15.2030              0.0000     0.5787 r
  U1947/IN2 (AND2X1)                                              0.0666   -0.0033 &   0.5754 r
  U1947/Q (AND2X1)                                                0.1455    0.1128 @   0.6882 r
  io_cmd_o[102] (net)                           4      41.1691              0.0000     0.6882 r
  io_cmd_o[102] (out)                                             0.1458   -0.0110 @   0.6772 r
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0538    0.2226     0.5942 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      12.9660              0.0000     0.5942 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[75] (net)                    12.9660              0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5942 f
  fifo_lo[115] (net)                                   12.9660              0.0000     0.5942 f
  U1893/IN2 (AND2X1)                                              0.0538   -0.0073 &   0.5869 f
  U1893/Q (AND2X1)                                                0.1403    0.1244 @   0.7114 f
  io_cmd_o[75] (net)                            4      41.2615              0.0000     0.7114 f
  io_cmd_o[75] (out)                                              0.1403   -0.0337 @   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7777


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2220    0.0000     0.3712 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0489    0.1984     0.5696 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.4910              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[73] (net)                     8.4910              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[113] (net)                                    8.4910              0.0000     0.5696 r
  U1889/IN2 (AND2X1)                                              0.0489   -0.0007 &   0.5689 r
  U1889/Q (AND2X1)                                                0.1928    0.1324 @   0.7013 r
  io_cmd_o[73] (net)                            4      57.0030              0.0000     0.7013 r
  io_cmd_o[73] (out)                                              0.1931   -0.0231 @   0.6782 r
  data arrival time                                                                    0.6782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0649    0.2072     0.5792 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      14.5587              0.0000     0.5792 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[95] (net)                    14.5587              0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 r
  fifo_lo[135] (net)                                   14.5587              0.0000     0.5792 r
  U1933/IN2 (AND2X1)                                              0.0649   -0.0084 &   0.5708 r
  U1933/Q (AND2X1)                                                0.1522    0.1163 @   0.6871 r
  io_cmd_o[95] (net)                            4      43.2515              0.0000     0.6871 r
  io_cmd_o[95] (out)                                              0.1526   -0.0089 @   0.6782 r
  data arrival time                                                                    0.6782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0648    0.2071     0.5791 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      14.5007              0.0000     0.5791 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5791 r
  fifo_1__mem_fifo/data_o[84] (net)                    14.5007              0.0000     0.5791 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5791 r
  fifo_lo[124] (net)                                   14.5007              0.0000     0.5791 r
  U1911/IN2 (AND2X1)                                              0.0648   -0.0066 &   0.5725 r
  U1911/Q (AND2X1)                                                0.1583    0.1179 @   0.6903 r
  io_cmd_o[84] (net)                            4      45.4035              0.0000     0.6903 r
  io_cmd_o[84] (out)                                              0.1588   -0.0121 @   0.6783 r
  data arrival time                                                                    0.6783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7783


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.2212    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0512    0.1996     0.5696 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.3391              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[79] (net)                     9.3391              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[119] (net)                                    9.3391              0.0000     0.5696 r
  U1901/IN2 (AND2X1)                                              0.0512   -0.0022 &   0.5674 r
  U1901/Q (AND2X1)                                                0.1686    0.1200 @   0.6875 r
  io_cmd_o[79] (net)                            4      48.6862              0.0000     0.6875 r
  io_cmd_o[79] (out)                                              0.1691   -0.0089 @   0.6786 r
  data arrival time                                                                    0.6786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2218    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0623    0.2057     0.5775 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      13.5532              0.0000     0.5775 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5775 r
  fifo_1__mem_fifo/data_o[78] (net)                    13.5532              0.0000     0.5775 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5775 r
  fifo_lo[118] (net)                                   13.5532              0.0000     0.5775 r
  U1899/IN2 (AND2X1)                                              0.0623   -0.0035 &   0.5740 r
  U1899/Q (AND2X1)                                                0.1367    0.1132 @   0.6872 r
  io_cmd_o[78] (net)                            4      40.6442              0.0000     0.6872 r
  io_cmd_o[78] (out)                                              0.1368   -0.0065 @   0.6806 r
  data arrival time                                                                    0.6806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7806


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0591    0.2039     0.5757 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.3325              0.0000     0.5757 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5757 r
  fifo_1__mem_fifo/data_o[72] (net)                    12.3325              0.0000     0.5757 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5757 r
  fifo_lo[112] (net)                                   12.3325              0.0000     0.5757 r
  U1887/IN2 (AND2X1)                                              0.0591   -0.0016 &   0.5741 r
  U1887/Q (AND2X1)                                                0.1222    0.1059 @   0.6801 r
  io_cmd_o[72] (net)                            4      35.4692              0.0000     0.6801 r
  io_cmd_o[72] (out)                                              0.1222    0.0011 @   0.6811 r
  data arrival time                                                                    0.6811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7811


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1719    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0515    0.2168     0.5859 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.8909              0.0000     0.5859 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[71] (net)                    11.8909              0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5859 f
  fifo_lo[111] (net)                                   11.8909              0.0000     0.5859 f
  U1885/IN2 (AND2X1)                                              0.0515   -0.0026 &   0.5833 f
  U1885/Q (AND2X1)                                                0.1556    0.1285 @   0.7118 f
  io_cmd_o[71] (net)                            4      44.3439              0.0000     0.7118 f
  io_cmd_o[71] (out)                                              0.1556   -0.0301 @   0.6816 f
  data arrival time                                                                    0.6816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7816


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0551    0.2017     0.5741 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      10.8136              0.0000     0.5741 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5741 r
  fifo_1__mem_fifo/data_o[64] (net)                    10.8136              0.0000     0.5741 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5741 r
  fifo_lo[104] (net)                                   10.8136              0.0000     0.5741 r
  U1871/IN2 (AND2X1)                                              0.0551   -0.0007 &   0.5733 r
  U1871/Q (AND2X1)                                                0.1649    0.1190 @   0.6923 r
  io_cmd_o[64] (net)                            4      47.3400              0.0000     0.6923 r
  io_cmd_o[64] (out)                                              0.1654   -0.0101 @   0.6823 r
  data arrival time                                                                    0.6823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7823


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2212    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0835    0.2166     0.5867 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      21.5887              0.0000     0.5867 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[97] (net)                    21.5887              0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5867 r
  fifo_lo[137] (net)                                   21.5887              0.0000     0.5867 r
  U1937/IN2 (AND2X1)                                              0.0835   -0.0093 &   0.5774 r
  U1937/Q (AND2X1)                                                0.1457    0.1148 @   0.6922 r
  io_cmd_o[97] (net)                            4      41.0855              0.0000     0.6922 r
  io_cmd_o[97] (out)                                              0.1460   -0.0095 @   0.6827 r
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7827


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0566    0.2026     0.5742 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.4093              0.0000     0.5742 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[94] (net)                    11.4093              0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 r
  fifo_lo[134] (net)                                   11.4093              0.0000     0.5742 r
  U1931/IN2 (AND2X1)                                              0.0566    0.0003 &   0.5744 r
  U1931/Q (AND2X1)                                                0.1504    0.1137 @   0.6882 r
  io_cmd_o[94] (net)                            4      42.8765              0.0000     0.6882 r
  io_cmd_o[94] (out)                                              0.1508   -0.0048 @   0.6834 r
  data arrival time                                                                    0.6834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7834


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0659    0.2077     0.5797 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      14.9221              0.0000     0.5797 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[77] (net)                    14.9221              0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5797 r
  fifo_lo[117] (net)                                   14.9221              0.0000     0.5797 r
  U1897/IN2 (AND2X1)                                              0.0659   -0.0027 &   0.5770 r
  U1897/Q (AND2X1)                                                0.1210    0.1062 @   0.6832 r
  io_cmd_o[77] (net)                            4      35.0079              0.0000     0.6832 r
  io_cmd_o[77] (out)                                              0.1210    0.0006 @   0.6838 r
  data arrival time                                                                    0.6838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7838


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0731    0.2113     0.5820 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.6325              0.0000     0.5820 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[98] (net)                    17.6325              0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 r
  fifo_lo[138] (net)                                   17.6325              0.0000     0.5820 r
  U1939/IN2 (AND2X1)                                              0.0731   -0.0084 &   0.5736 r
  U1939/Q (AND2X1)                                                0.1463    0.1139 @   0.6875 r
  io_cmd_o[98] (net)                            4      41.4102              0.0000     0.6875 r
  io_cmd_o[98] (out)                                              0.1467   -0.0028 @   0.6847 r
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7847


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2219    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0684    0.2090     0.5801 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      15.8763              0.0000     0.5801 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[111] (net)                   15.8763              0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5801 r
  fifo_lo[151] (net)                                   15.8763              0.0000     0.5801 r
  U1965/IN2 (AND2X1)                                              0.0684   -0.0090 &   0.5711 r
  U1965/Q (AND2X1)                                                0.1590    0.1185 @   0.6895 r
  io_cmd_o[111] (net)                           4      45.5489              0.0000     0.6895 r
  io_cmd_o[111] (out)                                             0.1595   -0.0043 @   0.6852 r
  data arrival time                                                                    0.6852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7852


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0659    0.2077     0.5797 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      14.9165              0.0000     0.5797 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[86] (net)                    14.9165              0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5797 r
  fifo_lo[126] (net)                                   14.9165              0.0000     0.5797 r
  U1915/IN2 (AND2X1)                                              0.0659   -0.0052 &   0.5745 r
  U1915/Q (AND2X1)                                                0.1295    0.1102 @   0.6847 r
  io_cmd_o[86] (net)                            4      38.0450              0.0000     0.6847 r
  io_cmd_o[86] (out)                                              0.1295    0.0008 @   0.6855 r
  data arrival time                                                                    0.6855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7855


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2212    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0829    0.2163     0.5861 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      21.3333              0.0000     0.5861 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5861 r
  fifo_1__mem_fifo/data_o[121] (net)                   21.3333              0.0000     0.5861 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5861 r
  fifo_lo[161] (net)                                   21.3333              0.0000     0.5861 r
  U1985/IN2 (AND2X1)                                              0.0829   -0.0117 &   0.5744 r
  U1985/Q (AND2X1)                                                0.1445    0.1162 @   0.6905 r
  io_cmd_o[121] (net)                           4      41.0974              0.0000     0.6905 r
  io_cmd_o[121] (out)                                             0.1447   -0.0045 @   0.6860 r
  data arrival time                                                                    0.6860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7860


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2220    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0804    0.2151     0.5858 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      20.4081              0.0000     0.5858 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5858 r
  fifo_1__mem_fifo/data_o[65] (net)                    20.4081              0.0000     0.5858 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5858 r
  fifo_lo[105] (net)                                   20.4081              0.0000     0.5858 r
  U1873/IN2 (AND2X1)                                              0.0804   -0.0136 &   0.5722 r
  U1873/Q (AND2X1)                                                0.1880    0.1363 @   0.7086 r
  io_cmd_o[65] (net)                            4      56.2816              0.0000     0.7086 r
  io_cmd_o[65] (out)                                              0.1881   -0.0223 @   0.6862 r
  data arrival time                                                                    0.6862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7862


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0764    0.2130     0.5822 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      18.8940              0.0000     0.5822 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[114] (net)                   18.8940              0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 r
  fifo_lo[154] (net)                                   18.8940              0.0000     0.5822 r
  U1971/IN2 (AND2X1)                                              0.0764   -0.0070 &   0.5752 r
  U1971/Q (AND2X1)                                                0.1495    0.1176 @   0.6928 r
  io_cmd_o[114] (net)                           4      42.7916              0.0000     0.6928 r
  io_cmd_o[114] (out)                                             0.1497   -0.0048 @   0.6880 r
  data arrival time                                                                    0.6880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0502    0.1990     0.5711 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.9610              0.0000     0.5711 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5711 r
  fifo_1__mem_fifo/data_o[80] (net)                     8.9610              0.0000     0.5711 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5711 r
  fifo_lo[120] (net)                                    8.9610              0.0000     0.5711 r
  U1903/IN2 (AND2X1)                                              0.0502   -0.0007 &   0.5704 r
  U1903/Q (AND2X1)                                                0.2093    0.1363 @   0.7067 r
  io_cmd_o[80] (net)                            4      61.6902              0.0000     0.7067 r
  io_cmd_o[80] (out)                                              0.2101   -0.0180 @   0.6887 r
  data arrival time                                                                    0.6887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1435    0.2389 @   0.6036 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      42.0028              0.0000     0.6036 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6036 r
  fifo_1__mem_fifo/data_o[7] (net)                     42.0028              0.0000     0.6036 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6036 r
  fifo_lo[54] (net)                                    42.0028              0.0000     0.6036 r
  U1770/IN2 (MUX21X1)                                             0.1436   -0.0203 @   0.5833 r
  U1770/Q (MUX21X1)                                               0.3417    0.2265 @   0.8098 r
  io_cmd_o[7] (net)                             4     103.0692              0.0000     0.8098 r
  io_cmd_o[7] (out)                                               0.3417   -0.1211 @   0.6888 r
  data arrival time                                                                    0.6888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7888


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0705    0.2100     0.5807 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      16.6727              0.0000     0.5807 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[103] (net)                   16.6727              0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5807 r
  fifo_lo[143] (net)                                   16.6727              0.0000     0.5807 r
  U1949/IN2 (AND2X1)                                              0.0705   -0.0051 &   0.5756 r
  U1949/Q (AND2X1)                                                0.1628    0.1200 @   0.6956 r
  io_cmd_o[103] (net)                           4      46.6283              0.0000     0.6956 r
  io_cmd_o[103] (out)                                             0.1634   -0.0066 @   0.6891 r
  data arrival time                                                                    0.6891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7891


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0590    0.2039     0.5755 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      12.3068              0.0000     0.5755 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[70] (net)                    12.3068              0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 r
  fifo_lo[110] (net)                                   12.3068              0.0000     0.5755 r
  U1883/IN2 (AND2X1)                                              0.0590   -0.0035 &   0.5720 r
  U1883/Q (AND2X1)                                                0.1453    0.1125 @   0.6846 r
  io_cmd_o[70] (net)                            4      40.9713              0.0000     0.6846 r
  io_cmd_o[70] (out)                                              0.1456    0.0048 @   0.6894 r
  data arrival time                                                                    0.6894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7894


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2211    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0766    0.2131     0.5825 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      18.9584              0.0000     0.5825 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5825 r
  fifo_1__mem_fifo/data_o[116] (net)                   18.9584              0.0000     0.5825 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5825 r
  fifo_lo[156] (net)                                   18.9584              0.0000     0.5825 r
  U1975/IN2 (AND2X1)                                              0.0766   -0.0090 &   0.5735 r
  U1975/Q (AND2X1)                                                0.1572    0.1212 @   0.6947 r
  io_cmd_o[116] (net)                           4      45.4751              0.0000     0.6947 r
  io_cmd_o[116] (out)                                             0.1574   -0.0048 @   0.6899 r
  data arrival time                                                                    0.6899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7899


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0640    0.2066     0.5787 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      14.1956              0.0000     0.5787 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[96] (net)                    14.1956              0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5787 r
  fifo_lo[136] (net)                                   14.1956              0.0000     0.5787 r
  U1935/IN2 (AND2X1)                                              0.0640   -0.0047 &   0.5740 r
  U1935/Q (AND2X1)                                                0.1423    0.1110 @   0.6851 r
  io_cmd_o[96] (net)                            4      40.1229              0.0000     0.6851 r
  io_cmd_o[96] (out)                                              0.1427    0.0049 @   0.6900 r
  data arrival time                                                                    0.6900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7900


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0819    0.2158     0.5862 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      20.9676              0.0000     0.5862 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[117] (net)                   20.9676              0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5862 r
  fifo_lo[157] (net)                                   20.9676              0.0000     0.5862 r
  U1977/IN2 (AND2X1)                                              0.0819   -0.0058 &   0.5804 r
  U1977/Q (AND2X1)                                                0.1452    0.1152 @   0.6956 r
  io_cmd_o[117] (net)                           4      40.7927              0.0000     0.6956 r
  io_cmd_o[117] (out)                                             0.1455   -0.0053 @   0.6903 r
  data arrival time                                                                    0.6903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7903


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0504    0.1991     0.5715 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       9.0296              0.0000     0.5715 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[76] (net)                     9.0296              0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5715 r
  fifo_lo[116] (net)                                    9.0296              0.0000     0.5715 r
  U1895/IN2 (AND2X1)                                              0.0504    0.0002 &   0.5717 r
  U1895/Q (AND2X1)                                                0.1533    0.1135 @   0.6852 r
  io_cmd_o[76] (net)                            4      43.5450              0.0000     0.6852 r
  io_cmd_o[76] (out)                                              0.1539    0.0054 @   0.6906 r
  data arrival time                                                                    0.6906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.2212    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0434    0.2155     0.5871 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.3601              0.0000     0.5871 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[85] (net)                     8.3601              0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 f
  fifo_lo[125] (net)                                    8.3601              0.0000     0.5871 f
  U1913/IN2 (AND2X1)                                              0.0434   -0.0028 &   0.5843 f
  U1913/Q (AND2X1)                                                0.1904    0.1418 @   0.7261 f
  io_cmd_o[85] (net)                            4      55.3438              0.0000     0.7261 f
  io_cmd_o[85] (out)                                              0.1904   -0.0341 @   0.6920 f
  data arrival time                                                                    0.6920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7920


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0499    0.1988     0.5687 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.8546              0.0000     0.5687 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5687 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.8546              0.0000     0.5687 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5687 r
  fifo_lo[133] (net)                                    8.8546              0.0000     0.5687 r
  U1929/IN2 (AND2X1)                                              0.0499   -0.0024 &   0.5663 r
  U1929/Q (AND2X1)                                                0.1695    0.1204 @   0.6867 r
  io_cmd_o[93] (net)                            4      48.9349              0.0000     0.6867 r
  io_cmd_o[93] (out)                                              0.1701    0.0056 @   0.6923 r
  data arrival time                                                                    0.6923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7923


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0658    0.2076     0.5780 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.8691              0.0000     0.5780 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5780 r
  fifo_1__mem_fifo/data_o[110] (net)                   14.8691              0.0000     0.5780 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5780 r
  fifo_lo[150] (net)                                   14.8691              0.0000     0.5780 r
  U1963/IN2 (AND2X1)                                              0.0658   -0.0061 &   0.5719 r
  U1963/Q (AND2X1)                                                0.1525    0.1158 @   0.6877 r
  io_cmd_o[110] (net)                           4      43.5659              0.0000     0.6877 r
  io_cmd_o[110] (out)                                             0.1529    0.0048 @   0.6925 r
  data arrival time                                                                    0.6925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7925


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0400    0.1926     0.5645 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.1566              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[88] (net)                     5.1566              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5645 r
  fifo_lo[128] (net)                                    5.1566              0.0000     0.5645 r
  U1919/IN2 (AND2X1)                                              0.0400    0.0000 &   0.5645 r
  U1919/Q (AND2X1)                                                0.1816    0.1236 @   0.6882 r
  io_cmd_o[88] (net)                            4      52.7377              0.0000     0.6882 r
  io_cmd_o[88] (out)                                              0.1823    0.0064 @   0.6945 r
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7945


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0630    0.2061     0.5785 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      13.8430              0.0000     0.5785 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 r
  fifo_1__mem_fifo/data_o[60] (net)                    13.8430              0.0000     0.5785 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 r
  fifo_lo[100] (net)                                   13.8430              0.0000     0.5785 r
  U1863/IN2 (AND2X1)                                              0.0630   -0.0058 &   0.5727 r
  U1863/Q (AND2X1)                                                0.1580    0.1169 @   0.6896 r
  io_cmd_o[60] (net)                            4      44.9852              0.0000     0.6896 r
  io_cmd_o[60] (out)                                              0.1585    0.0050 @   0.6945 r
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7945


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0527    0.2004     0.5721 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9143              0.0000     0.5721 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5721 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9143              0.0000     0.5721 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5721 r
  fifo_lo[103] (net)                                    9.9143              0.0000     0.5721 r
  U1869/IN2 (AND2X1)                                              0.0527   -0.0042 &   0.5679 r
  U1869/Q (AND2X1)                                                0.1813    0.1251 @   0.6930 r
  io_cmd_o[63] (net)                            4      52.6148              0.0000     0.6930 r
  io_cmd_o[63] (out)                                              0.1821    0.0016 @   0.6947 r
  data arrival time                                                                    0.6947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0746    0.2121     0.5827 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      18.2073              0.0000     0.5827 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5827 r
  fifo_1__mem_fifo/data_o[100] (net)                   18.2073              0.0000     0.5827 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5827 r
  fifo_lo[140] (net)                                   18.2073              0.0000     0.5827 r
  U1943/IN2 (AND2X1)                                              0.0746   -0.0083 &   0.5744 r
  U1943/Q (AND2X1)                                                0.1509    0.1159 @   0.6903 r
  io_cmd_o[100] (net)                           4      42.8775              0.0000     0.6903 r
  io_cmd_o[100] (out)                                             0.1513    0.0045 @   0.6947 r
  data arrival time                                                                    0.6947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0600    0.2044     0.5760 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.6703              0.0000     0.5760 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 r
  fifo_1__mem_fifo/data_o[67] (net)                    12.6703              0.0000     0.5760 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 r
  fifo_lo[107] (net)                                   12.6703              0.0000     0.5760 r
  U1877/IN2 (AND2X1)                                              0.0600   -0.0062 &   0.5698 r
  U1877/Q (AND2X1)                                                0.1689    0.1216 @   0.6914 r
  io_cmd_o[67] (net)                            4      48.8924              0.0000     0.6914 r
  io_cmd_o[67] (out)                                              0.1694    0.0034 @   0.6948 r
  data arrival time                                                                    0.6948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0570    0.2028     0.5744 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.5612              0.0000     0.5744 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.5612              0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 r
  fifo_lo[127] (net)                                   11.5612              0.0000     0.5744 r
  U1917/IN2 (AND2X1)                                              0.0570   -0.0013 &   0.5731 r
  U1917/Q (AND2X1)                                                0.2724    0.1660 @   0.7391 r
  io_cmd_o[87] (net)                            4      83.8221              0.0000     0.7391 r
  io_cmd_o[87] (out)                                              0.2724   -0.0443 @   0.6948 r
  data arrival time                                                                    0.6948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0884    0.2191     0.5895 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      23.4336              0.0000     0.5895 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5895 r
  fifo_1__mem_fifo/data_o[118] (net)                   23.4336              0.0000     0.5895 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5895 r
  fifo_lo[158] (net)                                   23.4336              0.0000     0.5895 r
  U1979/IN2 (AND2X1)                                              0.0884   -0.0166 &   0.5729 r
  U1979/Q (AND2X1)                                                0.1488    0.1167 @   0.6897 r
  io_cmd_o[118] (net)                           4      42.1041              0.0000     0.6897 r
  io_cmd_o[118] (out)                                             0.1492    0.0052 @   0.6949 r
  data arrival time                                                                    0.6949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.2212    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0717    0.2106     0.5805 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      17.0993              0.0000     0.5805 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5805 r
  fifo_1__mem_fifo/data_o[89] (net)                    17.0993              0.0000     0.5805 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5805 r
  fifo_lo[129] (net)                                   17.0993              0.0000     0.5805 r
  U1921/IN2 (AND2X1)                                              0.0717   -0.0073 &   0.5732 r
  U1921/Q (AND2X1)                                                0.1530    0.1167 @   0.6899 r
  io_cmd_o[89] (net)                            4      43.6939              0.0000     0.6899 r
  io_cmd_o[89] (out)                                              0.1534    0.0054 @   0.6954 r
  data arrival time                                                                    0.6954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7954


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0727    0.2111     0.5804 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      17.4985              0.0000     0.5804 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5804 r
  fifo_1__mem_fifo/data_o[105] (net)                   17.4985              0.0000     0.5804 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5804 r
  fifo_lo[145] (net)                                   17.4985              0.0000     0.5804 r
  U1953/IN2 (AND2X1)                                              0.0727   -0.0006 &   0.5798 r
  U1953/Q (AND2X1)                                                0.2686    0.1627 @   0.7425 r
  io_cmd_o[105] (net)                           4      81.0278              0.0000     0.7425 r
  io_cmd_o[105] (out)                                             0.2686   -0.0470 @   0.6956 r
  data arrival time                                                                    0.6956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7956


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0538    0.2226     0.5944 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      12.9502              0.0000     0.5944 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5944 f
  fifo_1__mem_fifo/data_o[62] (net)                    12.9502              0.0000     0.5944 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5944 f
  fifo_lo[102] (net)                                   12.9502              0.0000     0.5944 f
  U1867/IN2 (AND2X1)                                              0.0538    0.0003 &   0.5948 f
  U1867/Q (AND2X1)                                                0.2109    0.1535 @   0.7483 f
  io_cmd_o[62] (net)                            4      61.6049              0.0000     0.7483 f
  io_cmd_o[62] (out)                                              0.2109   -0.0523 @   0.6960 f
  data arrival time                                                                    0.6960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7960


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0863    0.2180     0.5886 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      22.6422              0.0000     0.5886 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[119] (net)                   22.6422              0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5886 r
  fifo_lo[159] (net)                                   22.6422              0.0000     0.5886 r
  U1981/IN2 (AND2X1)                                              0.0863   -0.0140 &   0.5746 r
  U1981/Q (AND2X1)                                                0.1490    0.1166 @   0.6912 r
  io_cmd_o[119] (net)                           4      42.1879              0.0000     0.6912 r
  io_cmd_o[119] (out)                                             0.1494    0.0053 @   0.6964 r
  data arrival time                                                                    0.6964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7964


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1283    0.2600 @   0.6242 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.1394              0.0000     0.6242 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6242 f
  fifo_1__mem_fifo/data_o[5] (net)                     44.1394              0.0000     0.6242 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6242 f
  fifo_lo[52] (net)                                    44.1394              0.0000     0.6242 f
  U1766/IN2 (MUX21X1)                                             0.1283   -0.0239 @   0.6003 f
  U1766/Q (MUX21X1)                                               0.2282    0.1882 @   0.7885 f
  io_cmd_o[5] (net)                             4      69.3448              0.0000     0.7885 f
  io_cmd_o[5] (out)                                               0.2282   -0.0920 @   0.6966 f
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0619    0.2055     0.5769 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      13.3953              0.0000     0.5769 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[99] (net)                    13.3953              0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5769 r
  fifo_lo[139] (net)                                   13.3953              0.0000     0.5769 r
  U1941/IN2 (AND2X1)                                              0.0619   -0.0070 &   0.5699 r
  U1941/Q (AND2X1)                                                0.1710    0.1220 @   0.6919 r
  io_cmd_o[99] (net)                            4      49.2106              0.0000     0.6919 r
  io_cmd_o[99] (out)                                              0.1718    0.0047 @   0.6966 r
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7966


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1869    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1039    0.2240 @   0.6035 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      29.4961              0.0000     0.6035 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6035 r
  fifo_0__mem_fifo/data_o[7] (net)                     29.4961              0.0000     0.6035 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6035 r
  fifo_lo[5] (net)                                     29.4961              0.0000     0.6035 r
  U1770/IN1 (MUX21X1)                                             0.1040   -0.0018 @   0.6017 r
  U1770/Q (MUX21X1)                                               0.3417    0.2163 @   0.8180 r
  io_cmd_o[7] (net)                             4     103.0692              0.0000     0.8180 r
  io_cmd_o[7] (out)                                               0.3417   -0.1211 @   0.6969 r
  data arrival time                                                                    0.6969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7969


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0822    0.2118     0.5720 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      21.0819              0.0000     0.5720 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[29] (net)                    21.0819              0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5720 r
  fifo_lo[27] (net)                                    21.0819              0.0000     0.5720 r
  U1814/IN1 (MUX21X1)                                             0.0822   -0.0108 &   0.5612 r
  U1814/Q (MUX21X1)                                               0.3064    0.1993 @   0.7605 r
  io_cmd_o[29] (net)                            4      92.1590              0.0000     0.7605 r
  io_cmd_o[29] (out)                                              0.3064   -0.0630 @   0.6975 r
  data arrival time                                                                    0.6975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7975


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0425    0.2150     0.5872 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       7.9791              0.0000     0.5872 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5872 f
  fifo_1__mem_fifo/data_o[83] (net)                     7.9791              0.0000     0.5872 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5872 f
  fifo_lo[123] (net)                                    7.9791              0.0000     0.5872 f
  U1909/IN2 (AND2X1)                                              0.0425   -0.0008 &   0.5864 f
  U1909/Q (AND2X1)                                                0.1611    0.1286 @   0.7150 f
  io_cmd_o[83] (net)                            4      45.8247              0.0000     0.7150 f
  io_cmd_o[83] (out)                                              0.1611   -0.0174 @   0.6976 f
  data arrival time                                                                    0.6976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7976


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0554    0.2019     0.5735 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      10.9329              0.0000     0.5735 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5735 r
  fifo_1__mem_fifo/data_o[82] (net)                    10.9329              0.0000     0.5735 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5735 r
  fifo_lo[122] (net)                                   10.9329              0.0000     0.5735 r
  U1907/IN2 (AND2X1)                                              0.0554    0.0003 &   0.5738 r
  U1907/Q (AND2X1)                                                0.2125    0.1391 @   0.7129 r
  io_cmd_o[82] (net)                            4      63.3926              0.0000     0.7129 r
  io_cmd_o[82] (out)                                              0.2125   -0.0149 @   0.6980 r
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7980


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0547    0.2233     0.5947 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      13.3647              0.0000     0.5947 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5947 f
  fifo_1__mem_fifo/data_o[66] (net)                    13.3647              0.0000     0.5947 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5947 f
  fifo_lo[106] (net)                                   13.3647              0.0000     0.5947 f
  U1875/IN2 (AND2X1)                                              0.0547   -0.0052 &   0.5896 f
  U1875/Q (AND2X1)                                                0.1657    0.1357 @   0.7252 f
  io_cmd_o[66] (net)                            4      48.1882              0.0000     0.7252 f
  io_cmd_o[66] (out)                                              0.1657   -0.0272 @   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7980


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0747    0.2122     0.5828 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      18.2592              0.0000     0.5828 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5828 r
  fifo_1__mem_fifo/data_o[81] (net)                    18.2592              0.0000     0.5828 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5828 r
  fifo_lo[121] (net)                                   18.2592              0.0000     0.5828 r
  U1905/IN2 (AND2X1)                                              0.0747   -0.0014 &   0.5814 r
  U1905/Q (AND2X1)                                                0.2128    0.1425 @   0.7239 r
  io_cmd_o[81] (net)                            4      63.7591              0.0000     0.7239 r
  io_cmd_o[81] (out)                                              0.2128   -0.0256 @   0.6982 r
  data arrival time                                                                    0.6982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7982


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0528    0.2005     0.5729 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       9.9641              0.0000     0.5729 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 r
  fifo_1__mem_fifo/data_o[58] (net)                     9.9641              0.0000     0.5729 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 r
  fifo_lo[98] (net)                                     9.9641              0.0000     0.5729 r
  U1858/IN2 (AND2X1)                                              0.0528   -0.0005 &   0.5724 r
  U1858/Q (AND2X1)                                                0.2004    0.1352 @   0.7076 r
  io_cmd_o[58] (net)                            4      59.9579              0.0000     0.7076 r
  io_cmd_o[58] (out)                                              0.2004   -0.0084 @   0.6992 r
  data arrival time                                                                    0.6992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7992


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0548    0.2016     0.5732 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.7266              0.0000     0.5732 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5732 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.7266              0.0000     0.5732 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5732 r
  fifo_lo[144] (net)                                   10.7266              0.0000     0.5732 r
  U1951/IN2 (AND2X1)                                              0.0548   -0.0070 &   0.5662 r
  U1951/Q (AND2X1)                                                0.2113    0.1379 @   0.7041 r
  io_cmd_o[104] (net)                           4      62.4275              0.0000     0.7041 r
  io_cmd_o[104] (out)                                             0.2130   -0.0040 @   0.7001 r
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8001


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2221    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0711    0.2104     0.5821 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      16.8832              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[69] (net)                    16.8832              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[109] (net)                                   16.8832              0.0000     0.5821 r
  U1881/IN2 (AND2X1)                                              0.0711   -0.0076 &   0.5745 r
  U1881/Q (AND2X1)                                                0.1601    0.1207 @   0.6952 r
  io_cmd_o[69] (net)                            4      45.9512              0.0000     0.6952 r
  io_cmd_o[69] (out)                                              0.1605    0.0055 @   0.7007 r
  data arrival time                                                                    0.7007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8007


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0802    0.2150     0.5848 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      20.3389              0.0000     0.5848 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[112] (net)                   20.3389              0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5848 r
  fifo_lo[152] (net)                                   20.3389              0.0000     0.5848 r
  U1967/IN2 (AND2X1)                                              0.0802   -0.0109 &   0.5738 r
  U1967/Q (AND2X1)                                                0.2573    0.1597 @   0.7336 r
  io_cmd_o[112] (net)                           4      77.5472              0.0000     0.7336 r
  io_cmd_o[112] (out)                                             0.2573   -0.0326 @   0.7010 r
  data arrival time                                                                    0.7010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8010


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0620    0.2055     0.5754 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      13.4385              0.0000     0.5754 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5754 r
  fifo_1__mem_fifo/data_o[101] (net)                   13.4385              0.0000     0.5754 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5754 r
  fifo_lo[141] (net)                                   13.4385              0.0000     0.5754 r
  U1945/IN2 (AND2X1)                                              0.0620   -0.0064 &   0.5690 r
  U1945/Q (AND2X1)                                                0.1764    0.1262 @   0.6952 r
  io_cmd_o[101] (net)                           4      51.9179              0.0000     0.6952 r
  io_cmd_o[101] (out)                                             0.1764    0.0062 @   0.7014 r
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0426    0.2151     0.5866 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       8.0018              0.0000     0.5866 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[115] (net)                    8.0018              0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5866 f
  fifo_lo[155] (net)                                    8.0018              0.0000     0.5866 f
  U1973/IN2 (AND2X1)                                              0.0426    0.0001 &   0.5867 f
  U1973/Q (AND2X1)                                                0.1740    0.1350 @   0.7217 f
  io_cmd_o[115] (net)                           4      49.8805              0.0000     0.7217 f
  io_cmd_o[115] (out)                                             0.1740   -0.0202 @   0.7016 f
  data arrival time                                                                    0.7016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8016


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0850    0.2133     0.5732 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2      22.1583              0.0000     0.5732 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[28] (net)                    22.1583              0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5732 r
  fifo_lo[26] (net)                                    22.1583              0.0000     0.5732 r
  U1812/IN1 (MUX21X1)                                             0.0850   -0.0069 &   0.5664 r
  U1812/Q (MUX21X1)                                               0.2457    0.1772 @   0.7436 r
  io_cmd_o[28] (net)                            4      72.8584              0.0000     0.7436 r
  io_cmd_o[28] (out)                                              0.2457   -0.0415 @   0.7020 r
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8020


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0481    0.2188     0.5902 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      10.4501              0.0000     0.5902 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5902 f
  fifo_1__mem_fifo/data_o[108] (net)                   10.4501              0.0000     0.5902 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5902 f
  fifo_lo[148] (net)                                   10.4501              0.0000     0.5902 f
  U1959/IN2 (AND2X1)                                              0.0481   -0.0028 &   0.5874 f
  U1959/Q (AND2X1)                                                0.1852    0.1423 @   0.7296 f
  io_cmd_o[108] (net)                           4      53.5681              0.0000     0.7296 f
  io_cmd_o[108] (out)                                             0.1852   -0.0267 @   0.7030 f
  data arrival time                                                                    0.7030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0495    0.2197     0.5914 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.0495              0.0000     0.5914 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5914 f
  fifo_1__mem_fifo/data_o[68] (net)                    11.0495              0.0000     0.5914 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5914 f
  fifo_lo[108] (net)                                   11.0495              0.0000     0.5914 f
  U1879/IN2 (AND2X1)                                              0.0495   -0.0039 &   0.5875 f
  U1879/Q (AND2X1)                                                0.1514    0.1253 @   0.7127 f
  io_cmd_o[68] (net)                            4      42.7182              0.0000     0.7127 f
  io_cmd_o[68] (out)                                              0.1514   -0.0086 @   0.7042 f
  data arrival time                                                                    0.7042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8042


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0582    0.2255     0.5962 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      14.8853              0.0000     0.5962 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5962 f
  fifo_1__mem_fifo/data_o[102] (net)                   14.8853              0.0000     0.5962 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5962 f
  fifo_lo[142] (net)                                   14.8853              0.0000     0.5962 f
  U1947/IN2 (AND2X1)                                              0.0582   -0.0030 &   0.5932 f
  U1947/Q (AND2X1)                                                0.1437    0.1237 @   0.7169 f
  io_cmd_o[102] (net)                           4      40.4234              0.0000     0.7169 f
  io_cmd_o[102] (out)                                             0.1437   -0.0121 @   0.7048 f
  data arrival time                                                                    0.7048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8048


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0735    0.2115     0.5814 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.7769              0.0000     0.5814 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5814 r
  fifo_1__mem_fifo/data_o[91] (net)                    17.7769              0.0000     0.5814 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5814 r
  fifo_lo[131] (net)                                   17.7769              0.0000     0.5814 r
  U1925/IN2 (AND2X1)                                              0.0735   -0.0018 &   0.5795 r
  U1925/Q (AND2X1)                                                0.1627    0.1207 @   0.7002 r
  io_cmd_o[91] (net)                            4      46.7824              0.0000     0.7002 r
  io_cmd_o[91] (out)                                              0.1632    0.0050 @   0.7052 r
  data arrival time                                                                    0.7052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8052


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0476    0.2184     0.5899 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.2083              0.0000     0.5899 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[90] (net)                    10.2083              0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5899 f
  fifo_lo[130] (net)                                   10.2083              0.0000     0.5899 f
  U1923/IN2 (AND2X1)                                              0.0476   -0.0078 &   0.5822 f
  U1923/Q (AND2X1)                                                0.1632    0.1309 @   0.7131 f
  io_cmd_o[90] (net)                            4      46.5264              0.0000     0.7131 f
  io_cmd_o[90] (out)                                              0.1632   -0.0070 @   0.7061 f
  data arrival time                                                                    0.7061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8061


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0567    0.2245     0.5966 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      14.2410              0.0000     0.5966 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[95] (net)                    14.2410              0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5966 f
  fifo_lo[135] (net)                                   14.2410              0.0000     0.5966 f
  U1933/IN2 (AND2X1)                                              0.0567   -0.0075 &   0.5891 f
  U1933/Q (AND2X1)                                                0.1501    0.1267 @   0.7158 f
  io_cmd_o[95] (net)                            4      42.5057              0.0000     0.7158 f
  io_cmd_o[95] (out)                                              0.1501   -0.0098 @   0.7061 f
  data arrival time                                                                    0.7061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8061


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2212    0.0000     0.3708 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0673    0.2084     0.5792 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.4566              0.0000     0.5792 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[74] (net)                    15.4566              0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 r
  fifo_lo[114] (net)                                   15.4566              0.0000     0.5792 r
  U1891/IN2 (AND2X1)                                              0.0673    0.0006 &   0.5798 r
  U1891/Q (AND2X1)                                                0.1615    0.1213 @   0.7011 r
  io_cmd_o[74] (net)                            4      46.6580              0.0000     0.7011 r
  io_cmd_o[74] (out)                                              0.1618    0.0051 @   0.7062 r
  data arrival time                                                                    0.7062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8062


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0517    0.2211     0.5930 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.0147              0.0000     0.5930 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5930 f
  fifo_1__mem_fifo/data_o[72] (net)                    12.0147              0.0000     0.5930 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5930 f
  fifo_lo[112] (net)                                   12.0147              0.0000     0.5930 f
  U1887/IN2 (AND2X1)                                              0.0517   -0.0012 &   0.5917 f
  U1887/Q (AND2X1)                                                0.1208    0.1135 @   0.7052 f
  io_cmd_o[72] (net)                            4      34.7234              0.0000     0.7052 f
  io_cmd_o[72] (out)                                              0.1208    0.0010 @   0.7062 f
  data arrival time                                                                    0.7062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8062


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2220    0.0000     0.3712 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0429    0.2153     0.5865 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.1733              0.0000     0.5865 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[73] (net)                     8.1733              0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5865 f
  fifo_lo[113] (net)                                    8.1733              0.0000     0.5865 f
  U1889/IN2 (AND2X1)                                              0.0429   -0.0006 &   0.5859 f
  U1889/Q (AND2X1)                                                0.1924    0.1455 @   0.7314 f
  io_cmd_o[73] (net)                            4      56.2573              0.0000     0.7314 f
  io_cmd_o[73] (out)                                              0.1924   -0.0248 @   0.7067 f
  data arrival time                                                                    0.7067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.2212    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0449    0.2165     0.5866 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.0214              0.0000     0.5866 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[79] (net)                     9.0214              0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5866 f
  fifo_lo[119] (net)                                    9.0214              0.0000     0.5866 f
  U1901/IN2 (AND2X1)                                              0.0449   -0.0018 &   0.5849 f
  U1901/Q (AND2X1)                                                0.1680    0.1325 @   0.7173 f
  io_cmd_o[79] (net)                            4      47.9404              0.0000     0.7173 f
  io_cmd_o[79] (out)                                              0.1680   -0.0105 @   0.7069 f
  data arrival time                                                                    0.7069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8069


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0566    0.2245     0.5965 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      14.1829              0.0000     0.5965 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 f
  fifo_1__mem_fifo/data_o[84] (net)                    14.1829              0.0000     0.5965 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 f
  fifo_lo[124] (net)                                   14.1829              0.0000     0.5965 f
  U1911/IN2 (AND2X1)                                              0.0566   -0.0060 &   0.5905 f
  U1911/Q (AND2X1)                                                0.1572    0.1301 @   0.7206 f
  io_cmd_o[84] (net)                            4      44.6577              0.0000     0.7206 f
  io_cmd_o[84] (out)                                              0.1572   -0.0134 @   0.7072 f
  data arrival time                                                                    0.7072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2218    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0544    0.2231     0.5948 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      13.2355              0.0000     0.5948 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5948 f
  fifo_1__mem_fifo/data_o[78] (net)                    13.2355              0.0000     0.5948 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5948 f
  fifo_lo[118] (net)                                   13.2355              0.0000     0.5948 f
  U1899/IN2 (AND2X1)                                              0.0544   -0.0029 &   0.5919 f
  U1899/Q (AND2X1)                                                0.1361    0.1224 @   0.7143 f
  io_cmd_o[78] (net)                            4      39.8985              0.0000     0.7143 f
  io_cmd_o[78] (out)                                              0.1362   -0.0070 @   0.7073 f
  data arrival time                                                                    0.7073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8073


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0575    0.2251     0.5971 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      14.6044              0.0000     0.5971 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[77] (net)                    14.6044              0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5971 f
  fifo_lo[117] (net)                                   14.6044              0.0000     0.5971 f
  U1897/IN2 (AND2X1)                                              0.0575   -0.0021 &   0.5950 f
  U1897/Q (AND2X1)                                                0.1195    0.1141 @   0.7092 f
  io_cmd_o[77] (net)                            4      34.2622              0.0000     0.7092 f
  io_cmd_o[77] (out)                                              0.1195    0.0005 @   0.7097 f
  data arrival time                                                                    0.7097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8097


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0496    0.2198     0.5913 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.0916              0.0000     0.5913 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5913 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.0916              0.0000     0.5913 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5913 f
  fifo_lo[134] (net)                                   11.0916              0.0000     0.5913 f
  U1931/IN2 (AND2X1)                                              0.0496    0.0003 &   0.5916 f
  U1931/Q (AND2X1)                                                0.1490    0.1245 @   0.7161 f
  io_cmd_o[94] (net)                            4      42.1308              0.0000     0.7161 f
  io_cmd_o[94] (out)                                              0.1490   -0.0058 @   0.7102 f
  data arrival time                                                                    0.7102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0482    0.2188     0.5912 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      10.4959              0.0000     0.5912 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5912 f
  fifo_1__mem_fifo/data_o[64] (net)                    10.4959              0.0000     0.5912 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5912 f
  fifo_lo[104] (net)                                   10.4959              0.0000     0.5912 f
  U1871/IN2 (AND2X1)                                              0.0482   -0.0006 &   0.5906 f
  U1871/Q (AND2X1)                                                0.1639    0.1311 @   0.7216 f
  io_cmd_o[64] (net)                            4      46.5942              0.0000     0.7216 f
  io_cmd_o[64] (out)                                              0.1639   -0.0114 @   0.7102 f
  data arrival time                                                                    0.7102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0595    0.2042     0.5756 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      12.4995              0.0000     0.5756 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[107] (net)                   12.4995              0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5756 r
  fifo_lo[147] (net)                                   12.4995              0.0000     0.5756 r
  U1957/IN2 (AND2X1)                                              0.0595   -0.0092 &   0.5664 r
  U1957/Q (AND2X1)                                                0.2001    0.1346 @   0.7010 r
  io_cmd_o[107] (net)                           4      59.3230              0.0000     0.7010 r
  io_cmd_o[107] (out)                                             0.2001    0.0105 @   0.7115 r
  data arrival time                                                                    0.7115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8115


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0490    0.1984     0.5708 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.5271              0.0000     0.5708 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.5271              0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5708 r
  fifo_lo[99] (net)                                     8.5271              0.0000     0.5708 r
  U1861/IN2 (AND2X1)                                              0.0490   -0.0051 &   0.5657 r
  U1861/Q (AND2X1)                                                0.2490    0.1538 @   0.7195 r
  io_cmd_o[59] (net)                            4      75.6105              0.0000     0.7195 r
  io_cmd_o[59] (out)                                              0.2490   -0.0078 @   0.7117 r
  data arrival time                                                                    0.7117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8117


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0535    0.1966     0.5566 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      10.1814              0.0000     0.5566 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5566 r
  fifo_0__mem_fifo/data_o[5] (net)                     10.1814              0.0000     0.5566 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5566 r
  fifo_lo[3] (net)                                     10.1814              0.0000     0.5566 r
  U1766/IN1 (MUX21X1)                                             0.0535    0.0002 &   0.5568 r
  U1766/Q (MUX21X1)                                               0.2369    0.1669 @   0.7236 r
  io_cmd_o[5] (net)                             4      70.0905              0.0000     0.7236 r
  U1767/INP (NBUFFX2)                                             0.2369   -0.0941 @   0.6295 r
  U1767/Z (NBUFFX2)                                               0.0344    0.0823     0.7118 r
  mem_cmd_o[5] (net)                            1       1.1065              0.0000     0.7118 r
  mem_cmd_o[5] (out)                                              0.0344    0.0000 &   0.7118 r
  data arrival time                                                                    0.7118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8118


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2212    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0726    0.2344     0.6045 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      21.2709              0.0000     0.6045 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[97] (net)                    21.2709              0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6045 f
  fifo_lo[137] (net)                                   21.2709              0.0000     0.6045 f
  U1937/IN2 (AND2X1)                                              0.0726   -0.0081 &   0.5964 f
  U1937/Q (AND2X1)                                                0.1438    0.1265 @   0.7229 f
  io_cmd_o[97] (net)                            4      40.3397              0.0000     0.7229 f
  io_cmd_o[97] (out)                                              0.1438   -0.0106 @   0.7122 f
  data arrival time                                                                    0.7122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8122


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0575    0.2251     0.5971 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      14.5988              0.0000     0.5971 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[86] (net)                    14.5988              0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5971 f
  fifo_lo[126] (net)                                   14.5988              0.0000     0.5971 f
  U1915/IN2 (AND2X1)                                              0.0575   -0.0046 &   0.5925 f
  U1915/Q (AND2X1)                                                0.1284    0.1190 @   0.7115 f
  io_cmd_o[86] (net)                            4      37.2992              0.0000     0.7115 f
  io_cmd_o[86] (out)                                              0.1285    0.0008 @   0.7123 f
  data arrival time                                                                    0.7123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8123


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0636    0.2289     0.5996 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.3148              0.0000     0.5996 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[98] (net)                    17.3148              0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5996 f
  fifo_lo[138] (net)                                   17.3148              0.0000     0.5996 f
  U1939/IN2 (AND2X1)                                              0.0636   -0.0074 &   0.5921 f
  U1939/Q (AND2X1)                                                0.1445    0.1254 @   0.7175 f
  io_cmd_o[98] (net)                            4      40.6645              0.0000     0.7175 f
  io_cmd_o[98] (out)                                              0.1445   -0.0032 @   0.7143 f
  data arrival time                                                                    0.7143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8143


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0859    0.2137     0.5742 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      22.5082              0.0000     0.5742 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5742 r
  fifo_0__mem_fifo/data_o[20] (net)                    22.5082              0.0000     0.5742 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5742 r
  fifo_lo[18] (net)                                    22.5082              0.0000     0.5742 r
  U1796/IN1 (MUX21X1)                                             0.0859   -0.0049 &   0.5693 r
  U1796/Q (MUX21X1)                                               0.2662    0.1849 @   0.7542 r
  io_cmd_o[20] (net)                            4      79.2743              0.0000     0.7542 r
  io_cmd_o[20] (out)                                              0.2662   -0.0388 @   0.7154 r
  data arrival time                                                                    0.7154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8154


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2219    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0597    0.2265     0.5976 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      15.5585              0.0000     0.5976 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5976 f
  fifo_1__mem_fifo/data_o[111] (net)                   15.5585              0.0000     0.5976 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5976 f
  fifo_lo[151] (net)                                   15.5585              0.0000     0.5976 f
  U1965/IN2 (AND2X1)                                              0.0597   -0.0079 &   0.5897 f
  U1965/Q (AND2X1)                                                0.1578    0.1310 @   0.7207 f
  io_cmd_o[111] (net)                           4      44.8032              0.0000     0.7207 f
  io_cmd_o[111] (out)                                             0.1578   -0.0052 @   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0516    0.2211     0.5927 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.9891              0.0000     0.5927 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[70] (net)                    11.9891              0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5927 f
  fifo_lo[110] (net)                                   11.9891              0.0000     0.5927 f
  U1883/IN2 (AND2X1)                                              0.0516   -0.0032 &   0.5895 f
  U1883/Q (AND2X1)                                                0.1429    0.1219 @   0.7114 f
  io_cmd_o[70] (net)                            4      40.2256              0.0000     0.7114 f
  io_cmd_o[70] (out)                                              0.1429    0.0046 @   0.7160 f
  data arrival time                                                                    0.7160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8160


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2212    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0720    0.2341     0.6039 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      21.0155              0.0000     0.6039 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6039 f
  fifo_1__mem_fifo/data_o[121] (net)                   21.0155              0.0000     0.6039 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6039 f
  fifo_lo[161] (net)                                   21.0155              0.0000     0.6039 f
  U1985/IN2 (AND2X1)                                              0.0720   -0.0102 &   0.5937 f
  U1985/Q (AND2X1)                                                0.1423    0.1267 @   0.7204 f
  io_cmd_o[121] (net)                           4      40.3517              0.0000     0.7204 f
  io_cmd_o[121] (out)                                             0.1423   -0.0039 @   0.7165 f
  data arrival time                                                                    0.7165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8165


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3601     0.3601
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1703    0.0000     0.3601 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0822    0.2119     0.5720 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      21.1010              0.0000     0.5720 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[46] (net)                    21.1010              0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5720 r
  fifo_lo[44] (net)                                    21.1010              0.0000     0.5720 r
  U1848/IN1 (MUX21X1)                                             0.0822   -0.0123 &   0.5597 r
  U1848/Q (MUX21X1)                                               0.2561    0.1808 @   0.7405 r
  io_cmd_o[46] (net)                            4      76.3057              0.0000     0.7405 r
  io_cmd_o[46] (out)                                              0.2561   -0.0237 @   0.7168 r
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8168


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0665    0.2307     0.5999 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      18.5763              0.0000     0.5999 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[114] (net)                   18.5763              0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5999 f
  fifo_lo[154] (net)                                   18.5763              0.0000     0.5999 f
  U1971/IN2 (AND2X1)                                              0.0665   -0.0062 &   0.5937 f
  U1971/Q (AND2X1)                                                0.1474    0.1284 @   0.7221 f
  io_cmd_o[114] (net)                           4      42.0458              0.0000     0.7221 f
  io_cmd_o[114] (out)                                             0.1474   -0.0051 @   0.7170 f
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8170


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0442    0.2161     0.5885 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.7119              0.0000     0.5885 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5885 f
  fifo_1__mem_fifo/data_o[76] (net)                     8.7119              0.0000     0.5885 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5885 f
  fifo_lo[116] (net)                                    8.7119              0.0000     0.5885 f
  U1895/IN2 (AND2X1)                                              0.0442    0.0002 &   0.5886 f
  U1895/Q (AND2X1)                                                0.1519    0.1241 @   0.7128 f
  io_cmd_o[76] (net)                            4      42.7993              0.0000     0.7128 f
  io_cmd_o[76] (out)                                              0.1519    0.0051 @   0.7179 f
  data arrival time                                                                    0.7179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8179


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0559    0.2240     0.5961 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.8779              0.0000     0.5961 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.8779              0.0000     0.5961 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 f
  fifo_lo[136] (net)                                   13.8779              0.0000     0.5961 f
  U1935/IN2 (AND2X1)                                              0.0559   -0.0039 &   0.5921 f
  U1935/Q (AND2X1)                                                0.1406    0.1215 @   0.7137 f
  io_cmd_o[96] (net)                            4      39.3771              0.0000     0.7137 f
  io_cmd_o[96] (out)                                              0.1406    0.0047 @   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8183


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2220    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0699    0.2329     0.6036 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      20.0904              0.0000     0.6036 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6036 f
  fifo_1__mem_fifo/data_o[65] (net)                    20.0904              0.0000     0.6036 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6036 f
  fifo_lo[105] (net)                                   20.0904              0.0000     0.6036 f
  U1873/IN2 (AND2X1)                                              0.0699   -0.0120 &   0.5916 f
  U1873/Q (AND2X1)                                                0.1878    0.1507 @   0.7423 f
  io_cmd_o[65] (net)                            4      55.5359              0.0000     0.7423 f
  io_cmd_o[65] (out)                                              0.1878   -0.0240 @   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8183


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0712    0.2336     0.6040 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      20.6499              0.0000     0.6040 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6040 f
  fifo_1__mem_fifo/data_o[117] (net)                   20.6499              0.0000     0.6040 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6040 f
  fifo_lo[157] (net)                                   20.6499              0.0000     0.6040 f
  U1977/IN2 (AND2X1)                                              0.0712   -0.0053 &   0.5986 f
  U1977/Q (AND2X1)                                                0.1426    0.1258 @   0.7244 f
  io_cmd_o[117] (net)                           4      40.0470              0.0000     0.7244 f
  io_cmd_o[117] (out)                                             0.1426   -0.0058 @   0.7186 f
  data arrival time                                                                    0.7186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8186


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2211    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0666    0.2308     0.6002 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      18.6407              0.0000     0.6002 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6002 f
  fifo_1__mem_fifo/data_o[116] (net)                   18.6407              0.0000     0.6002 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6002 f
  fifo_lo[156] (net)                                   18.6407              0.0000     0.6002 f
  U1975/IN2 (AND2X1)                                              0.0666   -0.0069 &   0.5933 f
  U1975/Q (AND2X1)                                                0.1555    0.1327 @   0.7260 f
  io_cmd_o[116] (net)                           4      44.7293              0.0000     0.7260 f
  io_cmd_o[116] (out)                                             0.1555   -0.0067 @   0.7193 f
  data arrival time                                                                    0.7193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8193


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0615    0.2276     0.5982 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      16.3549              0.0000     0.5982 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5982 f
  fifo_1__mem_fifo/data_o[103] (net)                   16.3549              0.0000     0.5982 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5982 f
  fifo_lo[143] (net)                                   16.3549              0.0000     0.5982 f
  U1949/IN2 (AND2X1)                                              0.0615   -0.0047 &   0.5936 f
  U1949/Q (AND2X1)                                                0.1616    0.1330 @   0.7266 f
  io_cmd_o[103] (net)                           4      45.8826              0.0000     0.7266 f
  io_cmd_o[103] (out)                                             0.1616   -0.0072 @   0.7194 f
  data arrival time                                                                    0.7194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8194


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0440    0.2160     0.5880 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.6433              0.0000     0.5880 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5880 f
  fifo_1__mem_fifo/data_o[80] (net)                     8.6433              0.0000     0.5880 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5880 f
  fifo_lo[120] (net)                                    8.6433              0.0000     0.5880 f
  U1903/IN2 (AND2X1)                                              0.0440   -0.0006 &   0.5875 f
  U1903/Q (AND2X1)                                                0.2101    0.1528 @   0.7402 f
  io_cmd_o[80] (net)                            4      60.9445              0.0000     0.7402 f
  io_cmd_o[80] (out)                                              0.2101   -0.0205 @   0.7198 f
  data arrival time                                                                    0.7198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8198


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1213    0.2565 @   0.6212 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      41.4142              0.0000     0.6212 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6212 f
  fifo_1__mem_fifo/data_o[7] (net)                     41.4142              0.0000     0.6212 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6212 f
  fifo_lo[54] (net)                                    41.4142              0.0000     0.6212 f
  U1770/IN2 (MUX21X1)                                             0.1213   -0.0133 @   0.6079 f
  U1770/Q (MUX21X1)                                               0.3301    0.2305 @   0.8384 f
  io_cmd_o[7] (net)                             4     102.3234              0.0000     0.8384 f
  io_cmd_o[7] (out)                                               0.3301   -0.1185 @   0.7199 f
  data arrival time                                                                    0.7199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8199


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0438    0.2158     0.5856 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.5368              0.0000     0.5856 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5856 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.5368              0.0000     0.5856 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5856 f
  fifo_lo[133] (net)                                    8.5368              0.0000     0.5856 f
  U1929/IN2 (AND2X1)                                              0.0438   -0.0021 &   0.5836 f
  U1929/Q (AND2X1)                                                0.1688    0.1326 @   0.7162 f
  io_cmd_o[93] (net)                            4      48.1891              0.0000     0.7162 f
  io_cmd_o[93] (out)                                              0.1688    0.0053 @   0.7215 f
  data arrival time                                                                    0.7215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8215


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0574    0.2250     0.5955 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.5513              0.0000     0.5955 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[110] (net)                   14.5513              0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5955 f
  fifo_lo[150] (net)                                   14.5513              0.0000     0.5955 f
  U1963/IN2 (AND2X1)                                              0.0574   -0.0055 &   0.5900 f
  U1963/Q (AND2X1)                                                0.1512    0.1274 @   0.7173 f
  io_cmd_o[110] (net)                           4      42.8201              0.0000     0.7173 f
  io_cmd_o[110] (out)                                             0.1512    0.0046 @   0.7219 f
  data arrival time                                                                    0.7219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8219


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0708    0.2290     0.5892 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      20.4561              0.0000     0.5892 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[29] (net)                    20.4561              0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5892 f
  fifo_lo[27] (net)                                    20.4561              0.0000     0.5892 f
  U1814/IN1 (MUX21X1)                                             0.0708   -0.0093 &   0.5799 f
  U1814/Q (MUX21X1)                                               0.2959    0.2064 @   0.7863 f
  io_cmd_o[29] (net)                            4      91.4133              0.0000     0.7863 f
  io_cmd_o[29] (out)                                              0.2959   -0.0637 @   0.7226 f
  data arrival time                                                                    0.7226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1719    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0588    0.1998     0.5689 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      12.2086              0.0000     0.5689 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[71] (net)                    12.2086              0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5689 r
  fifo_lo[111] (net)                                   12.2086              0.0000     0.5689 r
  U1885/IN2 (AND2X1)                                              0.0588   -0.0031 &   0.5658 r
  U1885/Q (AND2X1)                                                0.1576    0.1180 @   0.6838 r
  io_cmd_o[71] (net)                            4      45.0897              0.0000     0.6838 r
  U1886/INP (NBUFFX2)                                             0.1579   -0.0322 @   0.6516 r
  U1886/Z (NBUFFX2)                                               0.0297    0.0710     0.7226 r
  mem_cmd_o[71] (net)                           1       1.3437              0.0000     0.7226 r
  mem_cmd_o[71] (out)                                             0.0297    0.0000 &   0.7226 r
  data arrival time                                                                    0.7226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8226


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0462    0.2131     0.5730 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2       9.5556              0.0000     0.5730 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5730 f
  fifo_0__mem_fifo/data_o[5] (net)                      9.5556              0.0000     0.5730 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5730 f
  fifo_lo[3] (net)                                      9.5556              0.0000     0.5730 f
  U1766/IN1 (MUX21X1)                                             0.0462    0.0002 &   0.5732 f
  U1766/Q (MUX21X1)                                               0.2282    0.1723 @   0.7455 f
  io_cmd_o[5] (net)                             4      69.3448              0.0000     0.7455 f
  U1767/INP (NBUFFX2)                                             0.2282   -0.0917 @   0.6537 f
  U1767/Z (NBUFFX2)                                               0.0296    0.0691     0.7229 f
  mem_cmd_o[5] (net)                            1       1.1065              0.0000     0.7229 f
  mem_cmd_o[5] (out)                                              0.0296    0.0000 &   0.7229 f
  data arrival time                                                                    0.7229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2211    0.0000     0.3693 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0741    0.2118     0.5812 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      18.0150              0.0000     0.5812 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[92] (net)                    18.0150              0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 r
  fifo_lo[132] (net)                                   18.0150              0.0000     0.5812 r
  U1927/IN2 (AND2X1)                                              0.0741   -0.0077 &   0.5735 r
  U1927/Q (AND2X1)                                                0.2064    0.1397 @   0.7132 r
  io_cmd_o[92] (net)                            4      61.6050              0.0000     0.7132 r
  io_cmd_o[92] (out)                                              0.2064    0.0099 @   0.7231 r
  data arrival time                                                                    0.7231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8231


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0353    0.2092     0.5811 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       4.8389              0.0000     0.5811 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[88] (net)                     4.8389              0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5811 f
  fifo_lo[128] (net)                                    4.8389              0.0000     0.5811 f
  U1919/IN2 (AND2X1)                                              0.0353    0.0000 &   0.5812 f
  U1919/Q (AND2X1)                                                0.1814    0.1366 @   0.7177 f
  io_cmd_o[88] (net)                            4      51.9920              0.0000     0.7177 f
  io_cmd_o[88] (out)                                              0.1814    0.0060 @   0.7237 f
  data arrival time                                                                    0.7237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8237


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0551    0.2235     0.5958 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      13.5252              0.0000     0.5958 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5958 f
  fifo_1__mem_fifo/data_o[60] (net)                    13.5252              0.0000     0.5958 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5958 f
  fifo_lo[100] (net)                                   13.5252              0.0000     0.5958 f
  U1863/IN2 (AND2X1)                                              0.0551   -0.0047 &   0.5911 f
  U1863/Q (AND2X1)                                                0.1566    0.1289 @   0.7200 f
  io_cmd_o[60] (net)                            4      44.2395              0.0000     0.7200 f
  io_cmd_o[60] (out)                                              0.1566    0.0047 @   0.7247 f
  data arrival time                                                                    0.7247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8247


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1869    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0889    0.2416 @   0.6211 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      28.8703              0.0000     0.6211 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[7] (net)                     28.8703              0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6211 f
  fifo_lo[5] (net)                                     28.8703              0.0000     0.6211 f
  U1770/IN1 (MUX21X1)                                             0.0890   -0.0010 @   0.6201 f
  U1770/Q (MUX21X1)                                               0.3301    0.2233 @   0.8434 f
  io_cmd_o[7] (net)                             4     102.3234              0.0000     0.8434 f
  io_cmd_o[7] (out)                                               0.3301   -0.1185 @   0.7248 f
  data arrival time                                                                    0.7248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8248


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0649    0.2297     0.6003 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      17.8895              0.0000     0.6003 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6003 f
  fifo_1__mem_fifo/data_o[100] (net)                   17.8895              0.0000     0.6003 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6003 f
  fifo_lo[140] (net)                                   17.8895              0.0000     0.6003 f
  U1943/IN2 (AND2X1)                                              0.0649   -0.0073 &   0.5930 f
  U1943/Q (AND2X1)                                                0.1493    0.1279 @   0.7210 f
  io_cmd_o[100] (net)                           4      42.1318              0.0000     0.7210 f
  io_cmd_o[100] (out)                                             0.1493    0.0041 @   0.7251 f
  data arrival time                                                                    0.7251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8251


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0732    0.2305     0.5905 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2      21.5325              0.0000     0.5905 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5905 f
  fifo_0__mem_fifo/data_o[28] (net)                    21.5325              0.0000     0.5905 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5905 f
  fifo_lo[26] (net)                                    21.5325              0.0000     0.5905 f
  U1812/IN1 (MUX21X1)                                             0.0732   -0.0061 &   0.5844 f
  U1812/Q (MUX21X1)                                               0.2367    0.1810 @   0.7654 f
  io_cmd_o[28] (net)                            4      72.1127              0.0000     0.7654 f
  io_cmd_o[28] (out)                                              0.2367   -0.0401 @   0.7253 f
  data arrival time                                                                    0.7253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8253


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.2212    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0624    0.2282     0.5981 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      16.7816              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[89] (net)                    16.7816              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[129] (net)                                   16.7816              0.0000     0.5981 f
  U1921/IN2 (AND2X1)                                              0.0624   -0.0065 &   0.5915 f
  U1921/Q (AND2X1)                                                0.1516    0.1287 @   0.7202 f
  io_cmd_o[89] (net)                            4      42.9481              0.0000     0.7202 f
  io_cmd_o[89] (out)                                              0.1516    0.0052 @   0.7254 f
  data arrival time                                                                    0.7254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8254


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0524    0.2217     0.5932 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.3526              0.0000     0.5932 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5932 f
  fifo_1__mem_fifo/data_o[67] (net)                    12.3526              0.0000     0.5932 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5932 f
  fifo_lo[107] (net)                                   12.3526              0.0000     0.5932 f
  U1877/IN2 (AND2X1)                                              0.0524   -0.0056 &   0.5877 f
  U1877/Q (AND2X1)                                                0.1683    0.1346 @   0.7223 f
  io_cmd_o[67] (net)                            4      48.1467              0.0000     0.7223 f
  io_cmd_o[67] (out)                                              0.1683    0.0032 @   0.7255 f
  data arrival time                                                                    0.7255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8255


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0462    0.2174     0.5891 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.5965              0.0000     0.5891 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5891 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.5965              0.0000     0.5891 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5891 f
  fifo_lo[103] (net)                                    9.5965              0.0000     0.5891 f
  U1869/IN2 (AND2X1)                                              0.0462   -0.0038 &   0.5853 f
  U1869/Q (AND2X1)                                                0.1810    0.1389 @   0.7242 f
  io_cmd_o[63] (net)                            4      51.8690              0.0000     0.7242 f
  io_cmd_o[63] (out)                                              0.1810    0.0016 @   0.7258 f
  data arrival time                                                                    0.7258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8258


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0768    0.2370     0.6074 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      23.1158              0.0000     0.6074 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[118] (net)                   23.1158              0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6074 f
  fifo_lo[158] (net)                                   23.1158              0.0000     0.6074 f
  U1979/IN2 (AND2X1)                                              0.0768   -0.0144 &   0.5930 f
  U1979/Q (AND2X1)                                                0.1471    0.1289 @   0.7218 f
  io_cmd_o[118] (net)                           4      41.3583              0.0000     0.7218 f
  io_cmd_o[118] (out)                                             0.1471    0.0050 @   0.7268 f
  data arrival time                                                                    0.7268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8268


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0485    0.2190     0.5906 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      10.6151              0.0000     0.5906 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5906 f
  fifo_1__mem_fifo/data_o[82] (net)                    10.6151              0.0000     0.5906 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5906 f
  fifo_lo[122] (net)                                   10.6151              0.0000     0.5906 f
  U1907/IN2 (AND2X1)                                              0.0485    0.0003 &   0.5909 f
  U1907/Q (AND2X1)                                                0.2149    0.1535 @   0.7444 f
  io_cmd_o[82] (net)                            4      62.6469              0.0000     0.7444 f
  io_cmd_o[82] (out)                                              0.2149   -0.0171 @   0.7273 f
  data arrival time                                                                    0.7273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0541    0.2228     0.5942 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      13.0776              0.0000     0.5942 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[99] (net)                    13.0776              0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5942 f
  fifo_lo[139] (net)                                   13.0776              0.0000     0.5942 f
  U1941/IN2 (AND2X1)                                              0.0541   -0.0062 &   0.5880 f
  U1941/Q (AND2X1)                                                0.1702    0.1353 @   0.7233 f
  io_cmd_o[99] (net)                            4      48.4648              0.0000     0.7233 f
  io_cmd_o[99] (out)                                              0.1702    0.0044 @   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8277


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0750    0.2359     0.6065 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      22.3244              0.0000     0.6065 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6065 f
  fifo_1__mem_fifo/data_o[119] (net)                   22.3244              0.0000     0.6065 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6065 f
  fifo_lo[159] (net)                                   22.3244              0.0000     0.6065 f
  U1981/IN2 (AND2X1)                                              0.0750   -0.0125 &   0.5940 f
  U1981/Q (AND2X1)                                                0.1473    0.1287 @   0.7227 f
  io_cmd_o[119] (net)                           4      41.4421              0.0000     0.7227 f
  io_cmd_o[119] (out)                                             0.1473    0.0050 @   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8277


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0499    0.2200     0.5916 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.2434              0.0000     0.5916 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5916 f
  fifo_1__mem_fifo/data_o[87] (net)                    11.2434              0.0000     0.5916 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5916 f
  fifo_lo[127] (net)                                   11.2434              0.0000     0.5916 f
  U1917/IN2 (AND2X1)                                              0.0499   -0.0011 &   0.5905 f
  U1917/Q (AND2X1)                                                0.2782    0.1862 @   0.7766 f
  io_cmd_o[87] (net)                            4      83.0763              0.0000     0.7766 f
  io_cmd_o[87] (out)                                              0.2782   -0.0487 @   0.7279 f
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0927    0.2171     0.5760 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      25.0522              0.0000     0.5760 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5760 r
  fifo_0__mem_fifo/data_o[42] (net)                    25.0522              0.0000     0.5760 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5760 r
  fifo_lo[40] (net)                                    25.0522              0.0000     0.5760 r
  U1840/IN1 (MUX21X1)                                             0.0927   -0.0150 &   0.5609 r
  U1840/Q (MUX21X1)                                               0.2837    0.1921 @   0.7530 r
  io_cmd_o[42] (net)                            5      84.4997              0.0000     0.7530 r
  io_cmd_o[42] (out)                                              0.2837   -0.0249 @   0.7281 r
  data arrival time                                                                    0.7281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8281


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0463    0.2175     0.5899 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       9.6464              0.0000     0.5899 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[58] (net)                     9.6464              0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5899 f
  fifo_lo[98] (net)                                     9.6464              0.0000     0.5899 f
  U1858/IN2 (AND2X1)                                              0.0463   -0.0004 &   0.5895 f
  U1858/Q (AND2X1)                                                0.2026    0.1486 @   0.7381 f
  io_cmd_o[58] (net)                            4      59.2121              0.0000     0.7381 f
  io_cmd_o[58] (out)                                              0.2026   -0.0096 @   0.7285 f
  data arrival time                                                                    0.7285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8285


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0633    0.2287     0.5980 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      17.1807              0.0000     0.5980 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5980 f
  fifo_1__mem_fifo/data_o[105] (net)                   17.1807              0.0000     0.5980 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5980 f
  fifo_lo[145] (net)                                   17.1807              0.0000     0.5980 f
  U1953/IN2 (AND2X1)                                              0.0633   -0.0004 &   0.5976 f
  U1953/Q (AND2X1)                                                0.2735    0.1829 @   0.7805 f
  io_cmd_o[105] (net)                           4      80.2821              0.0000     0.7805 f
  io_cmd_o[105] (out)                                             0.2735   -0.0513 @   0.7292 f
  data arrival time                                                                    0.7292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8292


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0651    0.2298     0.6004 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      17.9415              0.0000     0.6004 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[81] (net)                    17.9415              0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6004 f
  fifo_lo[121] (net)                                   17.9415              0.0000     0.6004 f
  U1905/IN2 (AND2X1)                                              0.0651   -0.0010 &   0.5994 f
  U1905/Q (AND2X1)                                                0.2154    0.1583 @   0.7577 f
  io_cmd_o[81] (net)                            4      63.0134              0.0000     0.7577 f
  io_cmd_o[81] (out)                                              0.2154   -0.0281 @   0.7296 f
  data arrival time                                                                    0.7296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8296


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2221    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0619    0.2280     0.5997 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      16.5655              0.0000     0.5997 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[69] (net)                    16.5655              0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5997 f
  fifo_lo[109] (net)                                   16.5655              0.0000     0.5997 f
  U1881/IN2 (AND2X1)                                              0.0619   -0.0068 &   0.5929 f
  U1881/Q (AND2X1)                                                0.1582    0.1323 @   0.7252 f
  io_cmd_o[69] (net)                            4      45.2055              0.0000     0.7252 f
  io_cmd_o[69] (out)                                              0.1582    0.0053 @   0.7305 f
  data arrival time                                                                    0.7305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8305


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0616    0.2053     0.5769 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      13.2838              0.0000     0.5769 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[75] (net)                    13.2838              0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5769 r
  fifo_lo[115] (net)                                   13.2838              0.0000     0.5769 r
  U1893/IN2 (AND2X1)                                              0.0616   -0.0081 &   0.5688 r
  U1893/Q (AND2X1)                                                0.1406    0.1149 @   0.6838 r
  io_cmd_o[75] (net)                            4      42.0073              0.0000     0.6838 r
  U1894/INP (NBUFFX2)                                             0.1407   -0.0170 @   0.6668 r
  U1894/Z (NBUFFX2)                                               0.0285    0.0684     0.7352 r
  mem_cmd_o[75] (net)                           1       1.2607              0.0000     0.7352 r
  mem_cmd_o[75] (out)                                             0.0285   -0.0040 &   0.7313 r
  data arrival time                                                                    0.7313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8313


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0542    0.2228     0.5927 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      13.1208              0.0000     0.5927 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[101] (net)                   13.1208              0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5927 f
  fifo_lo[141] (net)                                   13.1208              0.0000     0.5927 f
  U1945/IN2 (AND2X1)                                              0.0542   -0.0057 &   0.5870 f
  U1945/Q (AND2X1)                                                0.1794    0.1395 @   0.7265 f
  io_cmd_o[101] (net)                           4      51.1721              0.0000     0.7265 f
  io_cmd_o[101] (out)                                             0.1794    0.0061 @   0.7327 f
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8327


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0480    0.2187     0.5903 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.4089              0.0000     0.5903 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5903 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.4089              0.0000     0.5903 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5903 f
  fifo_lo[144] (net)                                   10.4089              0.0000     0.5903 f
  U1951/IN2 (AND2X1)                                              0.0480   -0.0061 &   0.5841 f
  U1951/Q (AND2X1)                                                0.2122    0.1549 @   0.7390 f
  io_cmd_o[104] (net)                           4      61.6817              0.0000     0.7390 f
  io_cmd_o[104] (out)                                             0.2122   -0.0049 @   0.7341 f
  data arrival time                                                                    0.7341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8341


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2212    0.0000     0.3708 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0587    0.2259     0.5967 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.1389              0.0000     0.5967 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5967 f
  fifo_1__mem_fifo/data_o[74] (net)                    15.1389              0.0000     0.5967 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5967 f
  fifo_lo[114] (net)                                   15.1389              0.0000     0.5967 f
  U1891/IN2 (AND2X1)                                              0.0587    0.0006 &   0.5973 f
  U1891/Q (AND2X1)                                                0.1599    0.1328 @   0.7300 f
  io_cmd_o[74] (net)                            4      45.9122              0.0000     0.7300 f
  io_cmd_o[74] (out)                                              0.1599    0.0049 @   0.7349 f
  data arrival time                                                                    0.7349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8349


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0850    0.2133     0.5732 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      22.1670              0.0000     0.5732 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[37] (net)                    22.1670              0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5732 r
  fifo_lo[35] (net)                                    22.1670              0.0000     0.5732 r
  U1830/IN1 (MUX21X1)                                             0.0850   -0.0014 &   0.5718 r
  U1830/Q (MUX21X1)                                               0.2848    0.1916 @   0.7633 r
  io_cmd_o[37] (net)                            5      85.1333              0.0000     0.7633 r
  io_cmd_o[37] (out)                                              0.2848   -0.0274 @   0.7360 r
  data arrival time                                                                    0.7360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0640    0.2291     0.5990 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.4591              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[91] (net)                    17.4591              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[131] (net)                                   17.4591              0.0000     0.5990 f
  U1925/IN2 (AND2X1)                                              0.0640   -0.0014 &   0.5975 f
  U1925/Q (AND2X1)                                                0.1616    0.1339 @   0.7315 f
  io_cmd_o[91] (net)                            4      46.0366              0.0000     0.7315 f
  io_cmd_o[91] (out)                                              0.1616    0.0047 @   0.7362 f
  data arrival time                                                                    0.7362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8362


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0698    0.2327     0.6025 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      20.0212              0.0000     0.6025 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6025 f
  fifo_1__mem_fifo/data_o[112] (net)                   20.0212              0.0000     0.6025 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6025 f
  fifo_lo[152] (net)                                   20.0212              0.0000     0.6025 f
  U1967/IN2 (AND2X1)                                              0.0698   -0.0095 &   0.5930 f
  U1967/Q (AND2X1)                                                0.2608    0.1793 @   0.7722 f
  io_cmd_o[112] (net)                           4      76.8014              0.0000     0.7722 f
  io_cmd_o[112] (out)                                             0.2608   -0.0359 @   0.7364 f
  data arrival time                                                                    0.7364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8364


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1702    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0770    0.2092     0.5695 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.1272              0.0000     0.5695 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5695 r
  fifo_0__mem_fifo/data_o[35] (net)                    19.1272              0.0000     0.5695 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5695 r
  fifo_lo[33] (net)                                    19.1272              0.0000     0.5695 r
  U1826/IN1 (MUX21X1)                                             0.0770   -0.0018 &   0.5677 r
  U1826/Q (MUX21X1)                                               0.2729    0.1852 @   0.7529 r
  io_cmd_o[35] (net)                            5      81.3552              0.0000     0.7529 r
  io_cmd_o[35] (out)                                              0.2729   -0.0165 @   0.7364 r
  data arrival time                                                                    0.7364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1597    0.2482     0.6125 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      48.9406              0.0000     0.6125 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6125 r
  fifo_1__mem_fifo/data_o[28] (net)                    48.9406              0.0000     0.6125 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6125 r
  fifo_lo[75] (net)                                    48.9406              0.0000     0.6125 r
  U1812/IN2 (MUX21X1)                                             0.1597   -0.0292 &   0.5833 r
  U1812/Q (MUX21X1)                                               0.2457    0.1946 @   0.7779 r
  io_cmd_o[28] (net)                            4      72.8584              0.0000     0.7779 r
  io_cmd_o[28] (out)                                              0.2457   -0.0415 @   0.7364 r
  data arrival time                                                                    0.7364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8364


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0740    0.2310     0.5915 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      21.8825              0.0000     0.5915 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5915 f
  fifo_0__mem_fifo/data_o[20] (net)                    21.8825              0.0000     0.5915 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5915 f
  fifo_lo[18] (net)                                    21.8825              0.0000     0.5915 f
  U1796/IN1 (MUX21X1)                                             0.0740   -0.0045 &   0.5869 f
  U1796/Q (MUX21X1)                                               0.2566    0.1897 @   0.7766 f
  io_cmd_o[20] (net)                            4      78.5286              0.0000     0.7766 f
  io_cmd_o[20] (out)                                              0.2566   -0.0394 @   0.7372 f
  data arrival time                                                                    0.7372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8372


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0740    0.2077     0.5682 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      17.9996              0.0000     0.5682 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5682 r
  fifo_0__mem_fifo/data_o[36] (net)                    17.9996              0.0000     0.5682 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5682 r
  fifo_lo[34] (net)                                    17.9996              0.0000     0.5682 r
  U1828/IN1 (MUX21X1)                                             0.0740   -0.0058 &   0.5624 r
  U1828/Q (MUX21X1)                                               0.2805    0.1874 @   0.7498 r
  io_cmd_o[36] (net)                            5      83.7625              0.0000     0.7498 r
  io_cmd_o[36] (out)                                              0.2805   -0.0124 @   0.7374 r
  data arrival time                                                                    0.7374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8374


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1930    0.2560 @   0.6208 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      56.5767              0.0000     0.6208 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6208 r
  fifo_1__mem_fifo/data_o[29] (net)                    56.5767              0.0000     0.6208 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6208 r
  fifo_lo[76] (net)                                    56.5767              0.0000     0.6208 r
  U1814/IN2 (MUX21X1)                                             0.1940   -0.0432 @   0.5776 r
  U1814/Q (MUX21X1)                                               0.3064    0.2233 @   0.8009 r
  io_cmd_o[29] (net)                            4      92.1590              0.0000     0.8009 r
  io_cmd_o[29] (out)                                              0.3064   -0.0630 @   0.7379 r
  data arrival time                                                                    0.7379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8379


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0833    0.2124     0.5728 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      21.4925              0.0000     0.5728 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5728 r
  fifo_0__mem_fifo/data_o[22] (net)                    21.4925              0.0000     0.5728 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5728 r
  fifo_lo[20] (net)                                    21.4925              0.0000     0.5728 r
  U1800/IN1 (MUX21X1)                                             0.0833   -0.0060 &   0.5668 r
  U1800/Q (MUX21X1)                                               0.2731    0.1862 @   0.7530 r
  io_cmd_o[22] (net)                            4      81.2447              0.0000     0.7530 r
  io_cmd_o[22] (out)                                              0.2731   -0.0141 @   0.7389 r
  data arrival time                                                                    0.7389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8389


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0626    0.2059     0.5774 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      13.6825              0.0000     0.5774 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5774 r
  fifo_1__mem_fifo/data_o[66] (net)                    13.6825              0.0000     0.5774 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5774 r
  fifo_lo[106] (net)                                   13.6825              0.0000     0.5774 r
  U1875/IN2 (AND2X1)                                              0.0626   -0.0057 &   0.5717 r
  U1875/Q (AND2X1)                                                0.1667    0.1241 @   0.6957 r
  io_cmd_o[66] (net)                            4      48.9339              0.0000     0.6957 r
  U1876/INP (NBUFFX2)                                             0.1670   -0.0254 @   0.6703 r
  U1876/Z (NBUFFX2)                                               0.0329    0.0744     0.7447 r
  mem_cmd_o[66] (net)                           1       3.3441              0.0000     0.7447 r
  mem_cmd_o[66] (out)                                             0.0329   -0.0053 &   0.7394 r
  data arrival time                                                                    0.7394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8394


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3601     0.3601
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1703    0.0000     0.3601 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0708    0.2291     0.5892 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      20.4752              0.0000     0.5892 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[46] (net)                    20.4752              0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5892 f
  fifo_lo[44] (net)                                    20.4752              0.0000     0.5892 f
  U1848/IN1 (MUX21X1)                                             0.0708   -0.0098 &   0.5794 f
  U1848/Q (MUX21X1)                                               0.2471    0.1854 @   0.7648 f
  io_cmd_o[46] (net)                            4      75.5600              0.0000     0.7648 f
  io_cmd_o[46] (out)                                              0.2471   -0.0245 @   0.7404 f
  data arrival time                                                                    0.7404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8404


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2221    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0470    0.1973     0.5692 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       7.7624              0.0000     0.5692 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5692 r
  fifo_1__mem_fifo/data_o[120] (net)                    7.7624              0.0000     0.5692 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5692 r
  fifo_lo[160] (net)                                    7.7624              0.0000     0.5692 r
  U1983/IN2 (AND2X1)                                              0.0470   -0.0027 &   0.5665 r
  U1983/Q (AND2X1)                                                0.1465    0.1117 @   0.6782 r
  io_cmd_o[120] (net)                           4      41.4548              0.0000     0.6782 r
  U1984/INP (NBUFFX2)                                             0.1468   -0.0159 @   0.6623 r
  U1984/Z (NBUFFX2)                                               0.0428    0.0799     0.7422 r
  mem_cmd_o[120] (net)                          1      11.5921              0.0000     0.7422 r
  mem_cmd_o[120] (out)                                            0.0428   -0.0014 &   0.7408 r
  data arrival time                                                                    0.7408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8408


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0622    0.2057     0.5772 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.5236              0.0000     0.5772 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[109] (net)                   13.5236              0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5772 r
  fifo_lo[149] (net)                                   13.5236              0.0000     0.5772 r
  U1961/IN2 (AND2X1)                                              0.0622   -0.0023 &   0.5749 r
  U1961/Q (AND2X1)                                                0.2759    0.1683 @   0.7432 r
  io_cmd_o[109] (net)                           4      85.0044              0.0000     0.7432 r
  io_cmd_o[109] (out)                                             0.2759   -0.0019 @   0.7413 r
  data arrival time                                                                    0.7413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8413


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1719    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0515    0.2168     0.5859 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.8909              0.0000     0.5859 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[71] (net)                    11.8909              0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5859 f
  fifo_lo[111] (net)                                   11.8909              0.0000     0.5859 f
  U1885/IN2 (AND2X1)                                              0.0515   -0.0026 &   0.5833 f
  U1885/Q (AND2X1)                                                0.1556    0.1285 @   0.7118 f
  io_cmd_o[71] (net)                            4      44.3439              0.0000     0.7118 f
  U1886/INP (NBUFFX2)                                             0.1556   -0.0335 @   0.6783 f
  U1886/Z (NBUFFX2)                                               0.0265    0.0630     0.7413 f
  mem_cmd_o[71] (net)                           1       1.3437              0.0000     0.7413 f
  mem_cmd_o[71] (out)                                             0.0265    0.0000 &   0.7413 f
  data arrival time                                                                    0.7413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8413


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0484    0.1980     0.5703 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.2968              0.0000     0.5703 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5703 r
  fifo_1__mem_fifo/data_o[83] (net)                     8.2968              0.0000     0.5703 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5703 r
  fifo_lo[123] (net)                                    8.2968              0.0000     0.5703 r
  U1909/IN2 (AND2X1)                                              0.0484   -0.0010 &   0.5693 r
  U1909/Q (AND2X1)                                                0.1620    0.1171 @   0.6863 r
  io_cmd_o[83] (net)                            4      46.5705              0.0000     0.6863 r
  U1910/INP (NBUFFX2)                                             0.1626   -0.0163 @   0.6701 r
  U1910/Z (NBUFFX2)                                               0.0296    0.0714     0.7414 r
  mem_cmd_o[83] (net)                           1       1.0473              0.0000     0.7414 r
  mem_cmd_o[83] (out)                                             0.0296    0.0000 &   0.7415 r
  data arrival time                                                                    0.7415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8415


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1428    0.2352 @   0.5841 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      40.8687              0.0000     0.5841 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5841 r
  fifo_1__mem_fifo/data_o[37] (net)                    40.8687              0.0000     0.5841 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5841 r
  fifo_lo[84] (net)                                    40.8687              0.0000     0.5841 r
  U1830/IN2 (MUX21X1)                                             0.1431   -0.0211 @   0.5630 r
  U1830/Q (MUX21X1)                                               0.2848    0.2059 @   0.7689 r
  io_cmd_o[37] (net)                            5      85.1333              0.0000     0.7689 r
  io_cmd_o[37] (out)                                              0.2848   -0.0274 @   0.7415 r
  data arrival time                                                                    0.7415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8415


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2220    0.0000     0.3712 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0489    0.1984     0.5696 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.4910              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[73] (net)                     8.4910              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[113] (net)                                    8.4910              0.0000     0.5696 r
  U1889/IN2 (AND2X1)                                              0.0489   -0.0007 &   0.5689 r
  U1889/Q (AND2X1)                                                0.1928    0.1324 @   0.7013 r
  io_cmd_o[73] (net)                            4      57.0030              0.0000     0.7013 r
  U1890/INP (NBUFFX2)                                             0.1932   -0.0239 @   0.6774 r
  U1890/Z (NBUFFX2)                                               0.0348    0.0784     0.7558 r
  mem_cmd_o[73] (net)                           1       3.4826              0.0000     0.7558 r
  mem_cmd_o[73] (out)                                             0.0348   -0.0133 &   0.7426 r
  data arrival time                                                                    0.7426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8426


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1698    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1461    0.2395 @   0.6040 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.6636              0.0000     0.6040 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6040 r
  fifo_1__mem_fifo/data_o[20] (net)                    42.6636              0.0000     0.6040 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6040 r
  fifo_lo[67] (net)                                    42.6636              0.0000     0.6040 r
  U1796/IN2 (MUX21X1)                                             0.1462   -0.0223 @   0.5817 r
  U1796/Q (MUX21X1)                                               0.2662    0.1997 @   0.7814 r
  io_cmd_o[20] (net)                            4      79.2743              0.0000     0.7814 r
  io_cmd_o[20] (out)                                              0.2662   -0.0388 @   0.7426 r
  data arrival time                                                                    0.7426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8426


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0520    0.2215     0.5929 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      12.1817              0.0000     0.5929 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5929 f
  fifo_1__mem_fifo/data_o[107] (net)                   12.1817              0.0000     0.5929 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5929 f
  fifo_lo[147] (net)                                   12.1817              0.0000     0.5929 f
  U1957/IN2 (AND2X1)                                              0.0520   -0.0083 &   0.5845 f
  U1957/Q (AND2X1)                                                0.2018    0.1481 @   0.7327 f
  io_cmd_o[107] (net)                           4      58.5773              0.0000     0.7327 f
  io_cmd_o[107] (out)                                             0.2018    0.0104 @   0.7430 f
  data arrival time                                                                    0.7430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8430


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0615    0.2053     0.5771 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      13.2680              0.0000     0.5771 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[62] (net)                    13.2680              0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 r
  fifo_lo[102] (net)                                   13.2680              0.0000     0.5771 r
  U1867/IN2 (AND2X1)                                              0.0615   -0.0018 &   0.5753 r
  U1867/Q (AND2X1)                                                0.2084    0.1390 @   0.7143 r
  io_cmd_o[62] (net)                            4      62.3506              0.0000     0.7143 r
  U1868/INP (NBUFFX2)                                             0.2084   -0.0477 @   0.6667 r
  U1868/Z (NBUFFX2)                                               0.0531    0.0945 @   0.7612 r
  mem_cmd_o[62] (net)                           1      17.3654              0.0000     0.7612 r
  mem_cmd_o[62] (out)                                             0.0531   -0.0179 @   0.7433 r
  data arrival time                                                                    0.7433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8433


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1259    0.2309 @   0.5955 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.8523              0.0000     0.5955 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[8] (net)                     35.8523              0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5955 r
  fifo_lo[55] (net)                                    35.8523              0.0000     0.5955 r
  U1772/IN2 (MUX21X1)                                             0.1260   -0.0212 @   0.5743 r
  U1772/Q (MUX21X1)                                               0.3119    0.2121 @   0.7864 r
  io_cmd_o[8] (net)                             4      93.5287              0.0000     0.7864 r
  io_cmd_o[8] (out)                                               0.3119   -0.0418 @   0.7446 r
  data arrival time                                                                    0.7446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8446


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0629    0.2060     0.5778 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      13.7821              0.0000     0.5778 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 r
  fifo_1__mem_fifo/data_o[61] (net)                    13.7821              0.0000     0.5778 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 r
  fifo_lo[101] (net)                                   13.7821              0.0000     0.5778 r
  U1865/IN2 (AND2X1)                                              0.0629   -0.0007 &   0.5771 r
  U1865/Q (AND2X1)                                                0.2480    0.1552 @   0.7323 r
  io_cmd_o[61] (net)                            4      75.2811              0.0000     0.7323 r
  io_cmd_o[61] (out)                                              0.2480    0.0124 @   0.7447 r
  data arrival time                                                                    0.7447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8447


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1696    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0447    0.1916     0.5519 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.8554              0.0000     0.5519 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[11] (net)                     6.8554              0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5519 r
  fifo_lo[9] (net)                                      6.8554              0.0000     0.5519 r
  U1778/IN1 (MUX21X1)                                             0.0447   -0.0010 &   0.5509 r
  U1778/Q (MUX21X1)                                               0.3417    0.2010 @   0.7519 r
  io_cmd_o[11] (net)                            4     102.2822              0.0000     0.7519 r
  io_cmd_o[11] (out)                                              0.3417   -0.0062 @   0.7457 r
  data arrival time                                                                    0.7457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8457


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0666    0.2081     0.5787 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      15.2030              0.0000     0.5787 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[102] (net)                   15.2030              0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5787 r
  fifo_lo[142] (net)                                   15.2030              0.0000     0.5787 r
  U1947/IN2 (AND2X1)                                              0.0666   -0.0033 &   0.5754 r
  U1947/Q (AND2X1)                                                0.1455    0.1128 @   0.6882 r
  io_cmd_o[102] (net)                           4      41.1691              0.0000     0.6882 r
  U1948/INP (NBUFFX2)                                             0.1458   -0.0112 @   0.6770 r
  U1948/Z (NBUFFX2)                                               0.0291    0.0694     0.7463 r
  mem_cmd_o[102] (net)                          1       1.4339              0.0000     0.7463 r
  mem_cmd_o[102] (out)                                            0.0291    0.0000 &   0.7463 r
  data arrival time                                                                    0.7463

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8463


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0591    0.2039     0.5757 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.3325              0.0000     0.5757 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5757 r
  fifo_1__mem_fifo/data_o[72] (net)                    12.3325              0.0000     0.5757 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5757 r
  fifo_lo[112] (net)                                   12.3325              0.0000     0.5757 r
  U1887/IN2 (AND2X1)                                              0.0591   -0.0016 &   0.5741 r
  U1887/Q (AND2X1)                                                0.1222    0.1059 @   0.6801 r
  io_cmd_o[72] (net)                            4      35.4692              0.0000     0.6801 r
  U1888/INP (NBUFFX2)                                             0.1222    0.0011 @   0.6811 r
  U1888/Z (NBUFFX2)                                               0.0270    0.0653     0.7464 r
  mem_cmd_o[72] (net)                           1       1.0627              0.0000     0.7464 r
  mem_cmd_o[72] (out)                                             0.0270    0.0000 &   0.7464 r
  data arrival time                                                                    0.7464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8464


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0538    0.2226     0.5942 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      12.9660              0.0000     0.5942 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[75] (net)                    12.9660              0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5942 f
  fifo_lo[115] (net)                                   12.9660              0.0000     0.5942 f
  U1893/IN2 (AND2X1)                                              0.0538   -0.0073 &   0.5869 f
  U1893/Q (AND2X1)                                                0.1403    0.1244 @   0.7114 f
  io_cmd_o[75] (net)                            4      41.2615              0.0000     0.7114 f
  U1894/INP (NBUFFX2)                                             0.1403   -0.0229 @   0.6885 f
  U1894/Z (NBUFFX2)                                               0.0257    0.0615     0.7500 f
  mem_cmd_o[75] (net)                           1       1.2607              0.0000     0.7500 f
  mem_cmd_o[75] (out)                                             0.0257   -0.0036 &   0.7464 f
  data arrival time                                                                    0.7464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8464


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0430    0.2153     0.5877 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.2094              0.0000     0.5877 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5877 f
  fifo_1__mem_fifo/data_o[59] (net)                     8.2094              0.0000     0.5877 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5877 f
  fifo_lo[99] (net)                                     8.2094              0.0000     0.5877 f
  U1861/IN2 (AND2X1)                                              0.0430   -0.0028 &   0.5849 f
  U1861/Q (AND2X1)                                                0.2536    0.1711 @   0.7560 f
  io_cmd_o[59] (net)                            4      74.8648              0.0000     0.7560 f
  io_cmd_o[59] (out)                                              0.2536   -0.0093 @   0.7467 f
  data arrival time                                                                    0.7467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8467


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0649    0.2072     0.5792 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      14.5587              0.0000     0.5792 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[95] (net)                    14.5587              0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 r
  fifo_lo[135] (net)                                   14.5587              0.0000     0.5792 r
  U1933/IN2 (AND2X1)                                              0.0649   -0.0084 &   0.5708 r
  U1933/Q (AND2X1)                                                0.1522    0.1163 @   0.6871 r
  io_cmd_o[95] (net)                            4      43.2515              0.0000     0.6871 r
  U1934/INP (NBUFFX2)                                             0.1526   -0.0089 @   0.6782 r
  U1934/Z (NBUFFX2)                                               0.0302    0.0709     0.7491 r
  mem_cmd_o[95] (net)                           1       1.9971              0.0000     0.7491 r
  mem_cmd_o[95] (out)                                             0.0302   -0.0020 &   0.7472 r
  data arrival time                                                                    0.7472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8472


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2218    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0623    0.2057     0.5775 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      13.5532              0.0000     0.5775 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5775 r
  fifo_1__mem_fifo/data_o[78] (net)                    13.5532              0.0000     0.5775 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5775 r
  fifo_lo[118] (net)                                   13.5532              0.0000     0.5775 r
  U1899/IN2 (AND2X1)                                              0.0623   -0.0035 &   0.5740 r
  U1899/Q (AND2X1)                                                0.1367    0.1132 @   0.6872 r
  io_cmd_o[78] (net)                            4      40.6442              0.0000     0.6872 r
  U1900/INP (NBUFFX2)                                             0.1368   -0.0065 @   0.6806 r
  U1900/Z (NBUFFX2)                                               0.0277    0.0675     0.7481 r
  mem_cmd_o[78] (net)                           1       0.8750              0.0000     0.7481 r
  mem_cmd_o[78] (out)                                             0.0277    0.0000 &   0.7481 r
  data arrival time                                                                    0.7481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8481


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0839    0.2127     0.5726 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      21.7337              0.0000     0.5726 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5726 r
  fifo_0__mem_fifo/data_o[24] (net)                    21.7337              0.0000     0.5726 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5726 r
  fifo_lo[22] (net)                                    21.7337              0.0000     0.5726 r
  U1804/IN1 (MUX21X1)                                             0.0839   -0.0025 &   0.5701 r
  U1804/Q (MUX21X1)                                               0.2819    0.1898 @   0.7599 r
  io_cmd_o[24] (net)                            5      84.0701              0.0000     0.7599 r
  io_cmd_o[24] (out)                                              0.2819   -0.0114 @   0.7484 r
  data arrival time                                                                    0.7484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8484


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0659    0.2077     0.5797 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      14.9221              0.0000     0.5797 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[77] (net)                    14.9221              0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5797 r
  fifo_lo[117] (net)                                   14.9221              0.0000     0.5797 r
  U1897/IN2 (AND2X1)                                              0.0659   -0.0027 &   0.5770 r
  U1897/Q (AND2X1)                                                0.1210    0.1062 @   0.6832 r
  io_cmd_o[77] (net)                            4      35.0079              0.0000     0.6832 r
  U1898/INP (NBUFFX2)                                             0.1210    0.0006 @   0.6838 r
  U1898/Z (NBUFFX2)                                               0.0266    0.0648     0.7486 r
  mem_cmd_o[77] (net)                           1       0.8676              0.0000     0.7486 r
  mem_cmd_o[77] (out)                                             0.0266    0.0000 &   0.7486 r
  data arrival time                                                                    0.7486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8486


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0549    0.2017     0.5731 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      10.7678              0.0000     0.5731 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5731 r
  fifo_1__mem_fifo/data_o[108] (net)                   10.7678              0.0000     0.5731 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5731 r
  fifo_lo[148] (net)                                   10.7678              0.0000     0.5731 r
  U1959/IN2 (AND2X1)                                              0.0549   -0.0033 &   0.5698 r
  U1959/Q (AND2X1)                                                0.1851    0.1280 @   0.6978 r
  io_cmd_o[108] (net)                           4      54.3139              0.0000     0.6978 r
  U1960/INP (NBUFFX2)                                             0.1856   -0.0246 @   0.6732 r
  U1960/Z (NBUFFX2)                                               0.0328    0.0761     0.7493 r
  mem_cmd_o[108] (net)                          1       2.3489              0.0000     0.7493 r
  mem_cmd_o[108] (out)                                            0.0328    0.0000 &   0.7494 r
  data arrival time                                                                    0.7494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8494


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0485    0.1981     0.5697 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       8.3195              0.0000     0.5697 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5697 r
  fifo_1__mem_fifo/data_o[115] (net)                    8.3195              0.0000     0.5697 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5697 r
  fifo_lo[155] (net)                                    8.3195              0.0000     0.5697 r
  U1973/IN2 (AND2X1)                                              0.0485    0.0001 &   0.5698 r
  U1973/Q (AND2X1)                                                0.1744    0.1222 @   0.6920 r
  io_cmd_o[115] (net)                           4      50.6263              0.0000     0.6920 r
  U1974/INP (NBUFFX2)                                             0.1750   -0.0178 @   0.6742 r
  U1974/Z (NBUFFX2)                                               0.0434    0.0834     0.7576 r
  mem_cmd_o[115] (net)                          1      10.8516              0.0000     0.7576 r
  mem_cmd_o[115] (out)                                            0.0434   -0.0079 &   0.7497 r
  data arrival time                                                                    0.7497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0638    0.2065     0.5782 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      14.1380              0.0000     0.5782 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5782 r
  fifo_1__mem_fifo/data_o[113] (net)                   14.1380              0.0000     0.5782 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5782 r
  fifo_lo[153] (net)                                   14.1380              0.0000     0.5782 r
  U1969/IN2 (AND2X2)                                              0.0638   -0.0061 &   0.5721 r
  U1969/Q (AND2X2)                                                0.2426    0.1556 @   0.7276 r
  io_cmd_o[113] (net)                           4     136.2697              0.0000     0.7276 r
  io_cmd_o[113] (out)                                             0.2426    0.0222 @   0.7498 r
  data arrival time                                                                    0.7498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8498


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1338    0.2344 @   0.5987 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      38.5783              0.0000     0.5987 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[12] (net)                    38.5783              0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5987 r
  fifo_lo[59] (net)                                    38.5783              0.0000     0.5987 r
  U1780/IN2 (MUX21X1)                                             0.1339   -0.0166 @   0.5821 r
  U1780/Q (MUX21X1)                                               0.3101    0.2133 @   0.7954 r
  io_cmd_o[12] (net)                            4      93.0581              0.0000     0.7954 r
  io_cmd_o[12] (out)                                              0.3101   -0.0442 @   0.7512 r
  data arrival time                                                                    0.7512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8512


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2212    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0835    0.2166     0.5867 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      21.5887              0.0000     0.5867 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[97] (net)                    21.5887              0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5867 r
  fifo_lo[137] (net)                                   21.5887              0.0000     0.5867 r
  U1937/IN2 (AND2X1)                                              0.0835   -0.0093 &   0.5774 r
  U1937/Q (AND2X1)                                                0.1457    0.1148 @   0.6922 r
  io_cmd_o[97] (net)                            4      41.0855              0.0000     0.6922 r
  U1938/INP (NBUFFX2)                                             0.1460   -0.0097 @   0.6825 r
  U1938/Z (NBUFFX2)                                               0.0289    0.0692     0.7517 r
  mem_cmd_o[97] (net)                           1       1.2725              0.0000     0.7517 r
  mem_cmd_o[97] (out)                                             0.0289    0.0000 &   0.7517 r
  data arrival time                                                                    0.7517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0659    0.2077     0.5797 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      14.9165              0.0000     0.5797 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[86] (net)                    14.9165              0.0000     0.5797 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5797 r
  fifo_lo[126] (net)                                   14.9165              0.0000     0.5797 r
  U1915/IN2 (AND2X1)                                              0.0659   -0.0052 &   0.5745 r
  U1915/Q (AND2X1)                                                0.1295    0.1102 @   0.6847 r
  io_cmd_o[86] (net)                            4      38.0450              0.0000     0.6847 r
  U1916/INP (NBUFFX2)                                             0.1295    0.0008 @   0.6855 r
  U1916/Z (NBUFFX2)                                               0.0325    0.0703     0.7558 r
  mem_cmd_o[86] (net)                           1       4.7284              0.0000     0.7558 r
  mem_cmd_o[86] (out)                                             0.0325   -0.0039 &   0.7519 r
  data arrival time                                                                    0.7519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8519


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0797    0.2346     0.5934 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      24.4264              0.0000     0.5934 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5934 f
  fifo_0__mem_fifo/data_o[42] (net)                    24.4264              0.0000     0.5934 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5934 f
  fifo_lo[40] (net)                                    24.4264              0.0000     0.5934 f
  U1840/IN1 (MUX21X1)                                             0.0797   -0.0130 &   0.5804 f
  U1840/Q (MUX21X1)                                               0.2732    0.1970 @   0.7773 f
  io_cmd_o[42] (net)                            5      83.6822              0.0000     0.7773 f
  io_cmd_o[42] (out)                                              0.2732   -0.0252 @   0.7522 f
  data arrival time                                                                    0.7522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8522


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.2212    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0512    0.1996     0.5696 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.3391              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[79] (net)                     9.3391              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[119] (net)                                    9.3391              0.0000     0.5696 r
  U1901/IN2 (AND2X1)                                              0.0512   -0.0022 &   0.5674 r
  U1901/Q (AND2X1)                                                0.1686    0.1200 @   0.6875 r
  io_cmd_o[79] (net)                            4      48.6862              0.0000     0.6875 r
  U1902/INP (NBUFFX2)                                             0.1691   -0.0089 @   0.6786 r
  U1902/Z (NBUFFX2)                                               0.0320    0.0739     0.7524 r
  mem_cmd_o[79] (net)                           1       2.5023              0.0000     0.7524 r
  mem_cmd_o[79] (out)                                             0.0320    0.0000 &   0.7524 r
  data arrival time                                                                    0.7524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8524


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0731    0.2113     0.5820 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.6325              0.0000     0.5820 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[98] (net)                    17.6325              0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 r
  fifo_lo[138] (net)                                   17.6325              0.0000     0.5820 r
  U1939/IN2 (AND2X1)                                              0.0731   -0.0084 &   0.5736 r
  U1939/Q (AND2X1)                                                0.1463    0.1139 @   0.6875 r
  io_cmd_o[98] (net)                            4      41.4102              0.0000     0.6875 r
  U1940/INP (NBUFFX2)                                             0.1467   -0.0029 @   0.6846 r
  U1940/Z (NBUFFX2)                                               0.0285    0.0690     0.7537 r
  mem_cmd_o[98] (net)                           1       0.9938              0.0000     0.7537 r
  mem_cmd_o[98] (out)                                             0.0285   -0.0008 &   0.7529 r
  data arrival time                                                                    0.7529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8529


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0648    0.2071     0.5791 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      14.5007              0.0000     0.5791 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5791 r
  fifo_1__mem_fifo/data_o[84] (net)                    14.5007              0.0000     0.5791 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5791 r
  fifo_lo[124] (net)                                   14.5007              0.0000     0.5791 r
  U1911/IN2 (AND2X1)                                              0.0648   -0.0066 &   0.5725 r
  U1911/Q (AND2X1)                                                0.1583    0.1179 @   0.6903 r
  io_cmd_o[84] (net)                            4      45.4035              0.0000     0.6903 r
  U1912/INP (NBUFFX2)                                             0.1588   -0.0120 @   0.6783 r
  U1912/Z (NBUFFX2)                                               0.0345    0.0748     0.7531 r
  mem_cmd_o[84] (net)                           1       4.8790              0.0000     0.7531 r
  mem_cmd_o[84] (out)                                             0.0345    0.0001 &   0.7532 r
  data arrival time                                                                    0.7532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8532


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1867    0.0000     0.3779 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1203    0.2284 @   0.6063 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      33.2404              0.0000     0.6063 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[12] (net)                    33.2404              0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.6063 r
  fifo_lo[10] (net)                                    33.2404              0.0000     0.6063 r
  U1780/IN1 (MUX21X1)                                             0.1205   -0.0168 @   0.5895 r
  U1780/Q (MUX21X1)                                               0.3101    0.2083 @   0.7978 r
  io_cmd_o[12] (net)                            4      93.0581              0.0000     0.7978 r
  io_cmd_o[12] (out)                                              0.3101   -0.0442 @   0.7536 r
  data arrival time                                                                    0.7536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8536


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0764    0.2130     0.5822 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      18.8940              0.0000     0.5822 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[114] (net)                   18.8940              0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 r
  fifo_lo[154] (net)                                   18.8940              0.0000     0.5822 r
  U1971/IN2 (AND2X1)                                              0.0764   -0.0070 &   0.5752 r
  U1971/Q (AND2X1)                                                0.1495    0.1176 @   0.6928 r
  io_cmd_o[114] (net)                           4      42.7916              0.0000     0.6928 r
  U1972/INP (NBUFFX2)                                             0.1497   -0.0057 @   0.6871 r
  U1972/Z (NBUFFX2)                                               0.0349    0.0742     0.7613 r
  mem_cmd_o[114] (net)                          1       5.5923              0.0000     0.7613 r
  mem_cmd_o[114] (out)                                            0.0349   -0.0075 &   0.7538 r
  data arrival time                                                                    0.7538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8538


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0543    0.2013     0.5728 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.5260              0.0000     0.5728 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5728 r
  fifo_1__mem_fifo/data_o[90] (net)                    10.5260              0.0000     0.5728 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5728 r
  fifo_lo[130] (net)                                   10.5260              0.0000     0.5728 r
  U1923/IN2 (AND2X1)                                              0.0543   -0.0083 &   0.5645 r
  U1923/Q (AND2X1)                                                0.1641    0.1188 @   0.6833 r
  io_cmd_o[90] (net)                            4      47.2722              0.0000     0.6833 r
  U1924/INP (NBUFFX2)                                             0.1646    0.0010 @   0.6843 r
  U1924/Z (NBUFFX2)                                               0.0324    0.0737     0.7580 r
  mem_cmd_o[90] (net)                           1       3.0100              0.0000     0.7580 r
  mem_cmd_o[90] (out)                                             0.0324   -0.0024 &   0.7556 r
  data arrival time                                                                    0.7556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8556


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1520    0.2422 @   0.6064 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.7280              0.0000     0.6064 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6064 r
  fifo_1__mem_fifo/data_o[5] (net)                     44.7280              0.0000     0.6064 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6064 r
  fifo_lo[52] (net)                                    44.7280              0.0000     0.6064 r
  U1766/IN2 (MUX21X1)                                             0.1521   -0.0279 @   0.5785 r
  U1766/Q (MUX21X1)                                               0.2369    0.1900 @   0.7685 r
  io_cmd_o[5] (net)                             4      70.0905              0.0000     0.7685 r
  U1767/INP (NBUFFX2)                                             0.2369   -0.0941 @   0.6744 r
  U1767/Z (NBUFFX2)                                               0.0344    0.0823     0.7567 r
  mem_cmd_o[5] (net)                            1       1.1065              0.0000     0.7567 r
  mem_cmd_o[5] (out)                                              0.0344    0.0000 &   0.7567 r
  data arrival time                                                                    0.7567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8567


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2211    0.0000     0.3693 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0645    0.2295     0.5988 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.6973              0.0000     0.5988 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5988 f
  fifo_1__mem_fifo/data_o[92] (net)                    17.6973              0.0000     0.5988 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5988 f
  fifo_lo[132] (net)                                   17.6973              0.0000     0.5988 f
  U1927/IN2 (AND2X1)                                              0.0645   -0.0067 &   0.5921 f
  U1927/Q (AND2X1)                                                0.2084    0.1549 @   0.7470 f
  io_cmd_o[92] (net)                            4      60.8592              0.0000     0.7470 f
  io_cmd_o[92] (out)                                              0.2084    0.0098 @   0.7568 f
  data arrival time                                                                    0.7568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8568


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1032    0.2223 @   0.5871 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.2202              0.0000     0.5871 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[2] (net)                     29.2202              0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5871 r
  fifo_lo[50] (net)                                    29.2202              0.0000     0.5871 r
  U1762/IN2 (MUX21X1)                                             0.1032   -0.0030 @   0.5841 r
  U1762/Q (MUX21X1)                                               0.3076    0.2056 @   0.7897 r
  io_cmd_o[2] (net)                             4      92.2089              0.0000     0.7897 r
  io_cmd_o[2] (out)                                               0.3076   -0.0326 @   0.7571 r
  data arrival time                                                                    0.7571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8571


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0630    0.2061     0.5785 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      13.8430              0.0000     0.5785 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 r
  fifo_1__mem_fifo/data_o[60] (net)                    13.8430              0.0000     0.5785 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 r
  fifo_lo[100] (net)                                   13.8430              0.0000     0.5785 r
  U1863/IN2 (AND2X1)                                              0.0630   -0.0058 &   0.5727 r
  U1863/Q (AND2X1)                                                0.1580    0.1169 @   0.6896 r
  io_cmd_o[60] (net)                            4      44.9852              0.0000     0.6896 r
  U1864/INP (NBUFFX2)                                             0.1586    0.0043 @   0.6939 r
  U1864/Z (NBUFFX2)                                               0.0308    0.0719     0.7659 r
  mem_cmd_o[60] (net)                           1       2.1390              0.0000     0.7659 r
  mem_cmd_o[60] (out)                                             0.0308   -0.0086 &   0.7572 r
  data arrival time                                                                    0.7572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8572


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1354    0.2659     0.6302 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      48.3521              0.0000     0.6302 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6302 f
  fifo_1__mem_fifo/data_o[28] (net)                    48.3521              0.0000     0.6302 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6302 f
  fifo_lo[75] (net)                                    48.3521              0.0000     0.6302 f
  U1812/IN2 (MUX21X1)                                             0.1354   -0.0250 &   0.6051 f
  U1812/Q (MUX21X1)                                               0.2367    0.1928 @   0.7979 f
  io_cmd_o[28] (net)                            4      72.1127              0.0000     0.7979 f
  io_cmd_o[28] (out)                                              0.2367   -0.0401 @   0.7578 f
  data arrival time                                                                    0.7578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8578


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0547    0.2233     0.5947 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      13.3647              0.0000     0.5947 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5947 f
  fifo_1__mem_fifo/data_o[66] (net)                    13.3647              0.0000     0.5947 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5947 f
  fifo_lo[106] (net)                                   13.3647              0.0000     0.5947 f
  U1875/IN2 (AND2X1)                                              0.0547   -0.0052 &   0.5896 f
  U1875/Q (AND2X1)                                                0.1657    0.1357 @   0.7252 f
  io_cmd_o[66] (net)                            4      48.1882              0.0000     0.7252 f
  U1876/INP (NBUFFX2)                                             0.1657   -0.0283 @   0.6970 f
  U1876/Z (NBUFFX2)                                               0.0295    0.0660     0.7629 f
  mem_cmd_o[66] (net)                           1       3.3441              0.0000     0.7629 f
  mem_cmd_o[66] (out)                                             0.0295   -0.0049 &   0.7581 f
  data arrival time                                                                    0.7581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0590    0.2039     0.5755 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      12.3068              0.0000     0.5755 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[70] (net)                    12.3068              0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 r
  fifo_lo[110] (net)                                   12.3068              0.0000     0.5755 r
  U1883/IN2 (AND2X1)                                              0.0590   -0.0035 &   0.5720 r
  U1883/Q (AND2X1)                                                0.1453    0.1125 @   0.6846 r
  io_cmd_o[70] (net)                            4      40.9713              0.0000     0.6846 r
  U1884/INP (NBUFFX2)                                             0.1456    0.0048 @   0.6894 r
  U1884/Z (NBUFFX2)                                               0.0323    0.0718     0.7612 r
  mem_cmd_o[70] (net)                           1       3.8422              0.0000     0.7612 r
  mem_cmd_o[70] (out)                                             0.0323   -0.0031 &   0.7581 r
  data arrival time                                                                    0.7581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0640    0.2066     0.5787 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      14.1956              0.0000     0.5787 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[96] (net)                    14.1956              0.0000     0.5787 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5787 r
  fifo_lo[136] (net)                                   14.1956              0.0000     0.5787 r
  U1935/IN2 (AND2X1)                                              0.0640   -0.0047 &   0.5740 r
  U1935/Q (AND2X1)                                                0.1423    0.1110 @   0.6851 r
  io_cmd_o[96] (net)                            4      40.1229              0.0000     0.6851 r
  U1936/INP (NBUFFX2)                                             0.1427    0.0049 @   0.6900 r
  U1936/Z (NBUFFX2)                                               0.0282    0.0684     0.7584 r
  mem_cmd_o[96] (net)                           1       0.9796              0.0000     0.7584 r
  mem_cmd_o[96] (out)                                             0.0282    0.0000 &   0.7584 r
  data arrival time                                                                    0.7584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8584


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2221    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0413    0.2142     0.5861 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       7.4447              0.0000     0.5861 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5861 f
  fifo_1__mem_fifo/data_o[120] (net)                    7.4447              0.0000     0.5861 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5861 f
  fifo_lo[160] (net)                                    7.4447              0.0000     0.5861 f
  U1983/IN2 (AND2X1)                                              0.0413   -0.0024 &   0.5836 f
  U1983/Q (AND2X1)                                                0.1442    0.1203 @   0.7040 f
  io_cmd_o[120] (net)                           4      40.7091              0.0000     0.7040 f
  U1984/INP (NBUFFX2)                                             0.1442   -0.0169 @   0.6870 f
  U1984/Z (NBUFFX2)                                               0.0388    0.0728     0.7598 f
  mem_cmd_o[120] (net)                          1      11.5921              0.0000     0.7598 f
  mem_cmd_o[120] (out)                                            0.0388   -0.0013 &   0.7586 f
  data arrival time                                                                    0.7586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8586


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1702    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0664    0.2263     0.5866 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      18.5014              0.0000     0.5866 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5866 f
  fifo_0__mem_fifo/data_o[35] (net)                    18.5014              0.0000     0.5866 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5866 f
  fifo_lo[33] (net)                                    18.5014              0.0000     0.5866 f
  U1826/IN1 (MUX21X1)                                             0.0664   -0.0015 &   0.5851 f
  U1826/Q (MUX21X1)                                               0.2630    0.1910 @   0.7761 f
  io_cmd_o[35] (net)                            5      80.5515              0.0000     0.7761 f
  io_cmd_o[35] (out)                                              0.2630   -0.0173 @   0.7588 f
  data arrival time                                                                    0.7588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8588


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0819    0.2158     0.5862 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      20.9676              0.0000     0.5862 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[117] (net)                   20.9676              0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5862 r
  fifo_lo[157] (net)                                   20.9676              0.0000     0.5862 r
  U1977/IN2 (AND2X1)                                              0.0819   -0.0058 &   0.5804 r
  U1977/Q (AND2X1)                                                0.1452    0.1152 @   0.6956 r
  io_cmd_o[117] (net)                           4      40.7927              0.0000     0.6956 r
  U1978/INP (NBUFFX2)                                             0.1455   -0.0055 @   0.6901 r
  U1978/Z (NBUFFX2)                                               0.0283    0.0688     0.7588 r
  mem_cmd_o[117] (net)                          1       0.8938              0.0000     0.7588 r
  mem_cmd_o[117] (out)                                            0.0283    0.0000 &   0.7588 r
  data arrival time                                                                    0.7588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8588


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2211    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0766    0.2131     0.5825 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      18.9584              0.0000     0.5825 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5825 r
  fifo_1__mem_fifo/data_o[116] (net)                   18.9584              0.0000     0.5825 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5825 r
  fifo_lo[156] (net)                                   18.9584              0.0000     0.5825 r
  U1975/IN2 (AND2X1)                                              0.0766   -0.0090 &   0.5735 r
  U1975/Q (AND2X1)                                                0.1572    0.1212 @   0.6947 r
  io_cmd_o[116] (net)                           4      45.4751              0.0000     0.6947 r
  U1976/INP (NBUFFX2)                                             0.1575   -0.0052 @   0.6894 r
  U1976/Z (NBUFFX2)                                               0.0317    0.0725     0.7620 r
  mem_cmd_o[116] (net)                          1       2.8705              0.0000     0.7620 r
  mem_cmd_o[116] (out)                                            0.0317   -0.0025 &   0.7595 r
  data arrival time                                                                    0.7595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8595


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0638    0.2247     0.5852 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      17.3738              0.0000     0.5852 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5852 f
  fifo_0__mem_fifo/data_o[36] (net)                    17.3738              0.0000     0.5852 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5852 f
  fifo_lo[34] (net)                                    17.3738              0.0000     0.5852 f
  U1828/IN1 (MUX21X1)                                             0.0638   -0.0054 &   0.5799 f
  U1828/Q (MUX21X1)                                               0.2682    0.1928 @   0.7727 f
  io_cmd_o[36] (net)                            5      82.2370              0.0000     0.7727 f
  io_cmd_o[36] (out)                                              0.2682   -0.0130 @   0.7596 f
  data arrival time                                                                    0.7596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8596


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0658    0.2076     0.5780 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.8691              0.0000     0.5780 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5780 r
  fifo_1__mem_fifo/data_o[110] (net)                   14.8691              0.0000     0.5780 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5780 r
  fifo_lo[150] (net)                                   14.8691              0.0000     0.5780 r
  U1963/IN2 (AND2X1)                                              0.0658   -0.0061 &   0.5719 r
  U1963/Q (AND2X1)                                                0.1525    0.1158 @   0.6877 r
  io_cmd_o[110] (net)                           4      43.5659              0.0000     0.6877 r
  U1964/INP (NBUFFX2)                                             0.1529    0.0047 @   0.6924 r
  U1964/Z (NBUFFX2)                                               0.0289    0.0699     0.7623 r
  mem_cmd_o[110] (net)                          1       0.9795              0.0000     0.7623 r
  mem_cmd_o[110] (out)                                            0.0289   -0.0024 &   0.7599 r
  data arrival time                                                                    0.7599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8599


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0425    0.2150     0.5872 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       7.9791              0.0000     0.5872 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5872 f
  fifo_1__mem_fifo/data_o[83] (net)                     7.9791              0.0000     0.5872 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5872 f
  fifo_lo[123] (net)                                    7.9791              0.0000     0.5872 f
  U1909/IN2 (AND2X1)                                              0.0425   -0.0008 &   0.5864 f
  U1909/Q (AND2X1)                                                0.1611    0.1286 @   0.7150 f
  io_cmd_o[83] (net)                            4      45.8247              0.0000     0.7150 f
  U1910/INP (NBUFFX2)                                             0.1611   -0.0180 @   0.6970 f
  U1910/Z (NBUFFX2)                                               0.0264    0.0631     0.7601 f
  mem_cmd_o[83] (net)                           1       1.0473              0.0000     0.7601 f
  mem_cmd_o[83] (out)                                             0.0264    0.0000 &   0.7601 f
  data arrival time                                                                    0.7601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8601


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1020    0.2231 @   0.6020 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      28.7849              0.0000     0.6020 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[8] (net)                     28.7849              0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6020 r
  fifo_lo[6] (net)                                     28.7849              0.0000     0.6020 r
  U1772/IN1 (MUX21X1)                                             0.1020   -0.0041 @   0.5979 r
  U1772/Q (MUX21X1)                                               0.3119    0.2046 @   0.8026 r
  io_cmd_o[8] (net)                             4      93.5287              0.0000     0.8026 r
  io_cmd_o[8] (out)                                               0.3119   -0.0418 @   0.7607 r
  data arrival time                                                                    0.7607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8607


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0744    0.2079     0.5683 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      18.1503              0.0000     0.5683 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5683 r
  fifo_0__mem_fifo/data_o[26] (net)                    18.1503              0.0000     0.5683 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5683 r
  fifo_lo[24] (net)                                    18.1503              0.0000     0.5683 r
  U1808/IN1 (MUX21X1)                                             0.0744   -0.0031 &   0.5652 r
  U1808/Q (MUX21X1)                                               0.3524    0.2130 @   0.7782 r
  io_cmd_o[26] (net)                            5     106.1695              0.0000     0.7782 r
  io_cmd_o[26] (out)                                              0.3524   -0.0173 @   0.7609 r
  data arrival time                                                                    0.7609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8609


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2212    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0829    0.2163     0.5861 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      21.3333              0.0000     0.5861 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5861 r
  fifo_1__mem_fifo/data_o[121] (net)                   21.3333              0.0000     0.5861 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5861 r
  fifo_lo[161] (net)                                   21.3333              0.0000     0.5861 r
  U1985/IN2 (AND2X1)                                              0.0829   -0.0117 &   0.5744 r
  U1985/Q (AND2X1)                                                0.1445    0.1162 @   0.6905 r
  io_cmd_o[121] (net)                           4      41.0974              0.0000     0.6905 r
  U1986/INP (NBUFFX2)                                             0.1447   -0.0026 @   0.6879 r
  U1986/Z (NBUFFX2)                                               0.0341    0.0730     0.7610 r
  mem_cmd_o[121] (net)                          1       5.1917              0.0000     0.7610 r
  mem_cmd_o[121] (out)                                            0.0341    0.0001 &   0.7610 r
  data arrival time                                                                    0.7610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1619    0.2743 @   0.6391 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      55.9881              0.0000     0.6391 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6391 f
  fifo_1__mem_fifo/data_o[29] (net)                    55.9881              0.0000     0.6391 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6391 f
  fifo_lo[76] (net)                                    55.9881              0.0000     0.6391 f
  U1814/IN2 (MUX21X1)                                             0.1619   -0.0359 @   0.6032 f
  U1814/Q (MUX21X1)                                               0.2959    0.2217 @   0.8249 f
  io_cmd_o[29] (net)                            4      91.4133              0.0000     0.8249 f
  io_cmd_o[29] (out)                                              0.2959   -0.0637 @   0.7611 f
  data arrival time                                                                    0.7611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1351    0.2354 @   0.6001 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      39.2615              0.0000     0.6001 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[17] (net)                    39.2615              0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6001 r
  fifo_lo[64] (net)                                    39.2615              0.0000     0.6001 r
  U1790/IN2 (MUX21X1)                                             0.1356   -0.0170 @   0.5831 r
  U1790/Q (MUX21X1)                                               0.3658    0.2329 @   0.8160 r
  io_cmd_o[17] (net)                            4     110.4198              0.0000     0.8160 r
  io_cmd_o[17] (out)                                              0.3658   -0.0548 @   0.7612 r
  data arrival time                                                                    0.7612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8612


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1696    0.0000     0.3587 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1177    0.2274 @   0.5861 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      33.1337              0.0000     0.5861 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5861 r
  fifo_0__mem_fifo/data_o[40] (net)                    33.1337              0.0000     0.5861 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5861 r
  fifo_lo[38] (net)                                    33.1337              0.0000     0.5861 r
  U1836/IN1 (MUX21X1)                                             0.1178   -0.0120 @   0.5742 r
  U1836/Q (MUX21X1)                                               0.2729    0.1936 @   0.7678 r
  io_cmd_o[40] (net)                            5      81.0206              0.0000     0.7678 r
  io_cmd_o[40] (out)                                              0.2729   -0.0064 @   0.7614 r
  data arrival time                                                                    0.7614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8614


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0717    0.2296     0.5900 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      20.8667              0.0000     0.5900 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5900 f
  fifo_0__mem_fifo/data_o[22] (net)                    20.8667              0.0000     0.5900 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5900 f
  fifo_lo[20] (net)                                    20.8667              0.0000     0.5900 f
  U1800/IN1 (MUX21X1)                                             0.0717   -0.0055 &   0.5844 f
  U1800/Q (MUX21X1)                                               0.2633    0.1915 @   0.7759 f
  io_cmd_o[22] (net)                            4      80.4989              0.0000     0.7759 f
  io_cmd_o[22] (out)                                              0.2633   -0.0144 @   0.7616 f
  data arrival time                                                                    0.7616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8616


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0732    0.2305     0.5904 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      21.5412              0.0000     0.5904 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5904 f
  fifo_0__mem_fifo/data_o[37] (net)                    21.5412              0.0000     0.5904 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5904 f
  fifo_lo[35] (net)                                    21.5412              0.0000     0.5904 f
  U1830/IN1 (MUX21X1)                                             0.0732    0.0001 &   0.5905 f
  U1830/Q (MUX21X1)                                               0.2735    0.1968 @   0.7874 f
  io_cmd_o[37] (net)                            5      84.0222              0.0000     0.7874 f
  io_cmd_o[37] (out)                                              0.2735   -0.0252 @   0.7622 f
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2220    0.0000     0.3712 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0429    0.2153     0.5865 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.1733              0.0000     0.5865 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[73] (net)                     8.1733              0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5865 f
  fifo_lo[113] (net)                                    8.1733              0.0000     0.5865 f
  U1889/IN2 (AND2X1)                                              0.0429   -0.0006 &   0.5859 f
  U1889/Q (AND2X1)                                                0.1924    0.1455 @   0.7314 f
  io_cmd_o[73] (net)                            4      56.2573              0.0000     0.7314 f
  U1890/INP (NBUFFX2)                                             0.1924   -0.0256 @   0.7059 f
  U1890/Z (NBUFFX2)                                               0.0309    0.0685     0.7744 f
  mem_cmd_o[73] (net)                           1       3.4826              0.0000     0.7744 f
  mem_cmd_o[73] (out)                                             0.0309   -0.0119 &   0.7625 f
  data arrival time                                                                    0.7625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8625


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1062    0.2219     0.5709 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      29.9180              0.0000     0.5709 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5709 r
  fifo_1__mem_fifo/data_o[21] (net)                    29.9180              0.0000     0.5709 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5709 r
  fifo_lo[68] (net)                                    29.9180              0.0000     0.5709 r
  U1798/IN2 (MUX21X1)                                             0.1062   -0.0016 &   0.5693 r
  U1798/Q (MUX21X1)                                               0.3167    0.2086 @   0.7778 r
  io_cmd_o[21] (net)                            4      94.7284              0.0000     0.7778 r
  io_cmd_o[21] (out)                                              0.3167   -0.0152 @   0.7626 r
  data arrival time                                                                    0.7626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.2212    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0717    0.2106     0.5805 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      17.0993              0.0000     0.5805 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5805 r
  fifo_1__mem_fifo/data_o[89] (net)                    17.0993              0.0000     0.5805 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5805 r
  fifo_lo[129] (net)                                   17.0993              0.0000     0.5805 r
  U1921/IN2 (AND2X1)                                              0.0717   -0.0073 &   0.5732 r
  U1921/Q (AND2X1)                                                0.1530    0.1167 @   0.6899 r
  io_cmd_o[89] (net)                            4      43.6939              0.0000     0.6899 r
  U1922/INP (NBUFFX2)                                             0.1534    0.0053 @   0.6952 r
  U1922/Z (NBUFFX2)                                               0.0290    0.0701     0.7653 r
  mem_cmd_o[89] (net)                           1       1.0534              0.0000     0.7653 r
  mem_cmd_o[89] (out)                                             0.0290   -0.0023 &   0.7630 r
  data arrival time                                                                    0.7630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.2212    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0494    0.1986     0.5701 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.6778              0.0000     0.5701 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[85] (net)                     8.6778              0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5701 r
  fifo_lo[125] (net)                                    8.6778              0.0000     0.5701 r
  U1913/IN2 (AND2X1)                                              0.0494   -0.0030 &   0.5671 r
  U1913/Q (AND2X1)                                                0.1888    0.1298 @   0.6969 r
  io_cmd_o[85] (net)                            4      56.0895              0.0000     0.6969 r
  U1914/INP (NBUFFX2)                                             0.1888   -0.0293 @   0.6676 r
  U1914/Z (NBUFFX2)                                               0.0887    0.1086 @   0.7762 r
  mem_cmd_o[85] (net)                           1      41.2508              0.0000     0.7762 r
  mem_cmd_o[85] (out)                                             0.0887   -0.0126 @   0.7637 r
  data arrival time                                                                    0.7637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8637


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2219    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0684    0.2090     0.5801 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      15.8763              0.0000     0.5801 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[111] (net)                   15.8763              0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5801 r
  fifo_lo[151] (net)                                   15.8763              0.0000     0.5801 r
  U1965/IN2 (AND2X1)                                              0.0684   -0.0090 &   0.5711 r
  U1965/Q (AND2X1)                                                0.1590    0.1185 @   0.6895 r
  io_cmd_o[111] (net)                           4      45.5489              0.0000     0.6895 r
  U1966/INP (NBUFFX2)                                             0.1595   -0.0045 @   0.6850 r
  U1966/Z (NBUFFX2)                                               0.0486    0.0857     0.7707 r
  mem_cmd_o[111] (net)                          1      15.3753              0.0000     0.7707 r
  mem_cmd_o[111] (out)                                            0.0486   -0.0068 &   0.7639 r
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0518    0.1999     0.5722 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.5733              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.5733              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5722 r
  fifo_lo[146] (net)                                    9.5733              0.0000     0.5722 r
  U1955/IN2 (AND2X1)                                              0.0518   -0.0030 &   0.5692 r
  U1955/Q (AND2X1)                                                0.0697    0.0792     0.6484 r
  n2623 (net)                                   1      16.5063              0.0000     0.6484 r
  icc_place1888/INP (NBUFFX2)                                     0.0697   -0.0104 &   0.6380 r
  icc_place1888/Z (NBUFFX2)                                       0.2840    0.1392 @   0.7772 r
  mem_cmd_o[106] (net)                          4     161.0432              0.0000     0.7772 r
  mem_cmd_o[106] (out)                                            0.2840   -0.0131 @   0.7641 r
  data arrival time                                                                    0.7641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8641


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0538    0.2226     0.5944 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      12.9502              0.0000     0.5944 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5944 f
  fifo_1__mem_fifo/data_o[62] (net)                    12.9502              0.0000     0.5944 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5944 f
  fifo_lo[102] (net)                                   12.9502              0.0000     0.5944 f
  U1867/IN2 (AND2X1)                                              0.0538    0.0003 &   0.5948 f
  U1867/Q (AND2X1)                                                0.2109    0.1535 @   0.7483 f
  io_cmd_o[62] (net)                            4      61.6049              0.0000     0.7483 f
  U1868/INP (NBUFFX2)                                             0.2109   -0.0517 @   0.6966 f
  U1868/Z (NBUFFX2)                                               0.0484    0.0844 @   0.7810 f
  mem_cmd_o[62] (net)                           1      17.3654              0.0000     0.7810 f
  mem_cmd_o[62] (out)                                             0.0484   -0.0167 @   0.7643 f
  data arrival time                                                                    0.7643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8643


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1703    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1403    0.2363 @   0.5966 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      40.3001              0.0000     0.5966 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[21] (net)                    40.3001              0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5966 r
  fifo_lo[19] (net)                                    40.3001              0.0000     0.5966 r
  U1798/IN1 (MUX21X1)                                             0.1405   -0.0306 @   0.5660 r
  U1798/Q (MUX21X1)                                               0.3167    0.2135 @   0.7795 r
  io_cmd_o[21] (net)                            4      94.7284              0.0000     0.7795 r
  io_cmd_o[21] (out)                                              0.3167   -0.0152 @   0.7643 r
  data arrival time                                                                    0.7643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8643


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0884    0.2191     0.5895 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      23.4336              0.0000     0.5895 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5895 r
  fifo_1__mem_fifo/data_o[118] (net)                   23.4336              0.0000     0.5895 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5895 r
  fifo_lo[158] (net)                                   23.4336              0.0000     0.5895 r
  U1979/IN2 (AND2X1)                                              0.0884   -0.0166 &   0.5729 r
  U1979/Q (AND2X1)                                                0.1488    0.1167 @   0.6897 r
  io_cmd_o[118] (net)                           4      42.1041              0.0000     0.6897 r
  U1980/INP (NBUFFX2)                                             0.1492    0.0053 @   0.6949 r
  U1980/Z (NBUFFX2)                                               0.0303    0.0706     0.7655 r
  mem_cmd_o[118] (net)                          1       2.1594              0.0000     0.7655 r
  mem_cmd_o[118] (out)                                            0.0303   -0.0011 &   0.7644 r
  data arrival time                                                                    0.7644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8644


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0705    0.2100     0.5807 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      16.6727              0.0000     0.5807 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[103] (net)                   16.6727              0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5807 r
  fifo_lo[143] (net)                                   16.6727              0.0000     0.5807 r
  U1949/IN2 (AND2X1)                                              0.0705   -0.0051 &   0.5756 r
  U1949/Q (AND2X1)                                                0.1628    0.1200 @   0.6956 r
  io_cmd_o[103] (net)                           4      46.6283              0.0000     0.6956 r
  U1950/INP (NBUFFX2)                                             0.1634   -0.0065 @   0.6891 r
  U1950/Z (NBUFFX2)                                               0.0346    0.0753     0.7644 r
  mem_cmd_o[103] (net)                          1       4.7381              0.0000     0.7644 r
  mem_cmd_o[103] (out)                                            0.0346    0.0001 &   0.7645 r
  data arrival time                                                                    0.7645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8645


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0499    0.1988     0.5687 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.8546              0.0000     0.5687 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5687 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.8546              0.0000     0.5687 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5687 r
  fifo_lo[133] (net)                                    8.8546              0.0000     0.5687 r
  U1929/IN2 (AND2X1)                                              0.0499   -0.0024 &   0.5663 r
  U1929/Q (AND2X1)                                                0.1695    0.1204 @   0.6867 r
  io_cmd_o[93] (net)                            4      48.9349              0.0000     0.6867 r
  U1930/INP (NBUFFX2)                                             0.1701    0.0056 @   0.6922 r
  U1930/Z (NBUFFX2)                                               0.0304    0.0727     0.7650 r
  mem_cmd_o[93] (net)                           1       1.2859              0.0000     0.7650 r
  mem_cmd_o[93] (out)                                             0.0304    0.0000 &   0.7650 r
  data arrival time                                                                    0.7650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8650


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1431    0.2373 @   0.6014 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      41.1656              0.0000     0.6014 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[24] (net)                    41.1656              0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6014 r
  fifo_lo[71] (net)                                    41.1656              0.0000     0.6014 r
  U1804/IN2 (MUX21X1)                                             0.1434   -0.0293 @   0.5721 r
  U1804/Q (MUX21X1)                                               0.2819    0.2045 @   0.7766 r
  io_cmd_o[24] (net)                            5      84.0701              0.0000     0.7766 r
  io_cmd_o[24] (out)                                              0.2819   -0.0114 @   0.7652 r
  data arrival time                                                                    0.7652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8652


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0517    0.2211     0.5930 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.0147              0.0000     0.5930 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5930 f
  fifo_1__mem_fifo/data_o[72] (net)                    12.0147              0.0000     0.5930 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5930 f
  fifo_lo[112] (net)                                   12.0147              0.0000     0.5930 f
  U1887/IN2 (AND2X1)                                              0.0517   -0.0012 &   0.5917 f
  U1887/Q (AND2X1)                                                0.1208    0.1135 @   0.7052 f
  io_cmd_o[72] (net)                            4      34.7234              0.0000     0.7052 f
  U1888/INP (NBUFFX2)                                             0.1208    0.0010 @   0.7062 f
  U1888/Z (NBUFFX2)                                               0.0243    0.0592     0.7654 f
  mem_cmd_o[72] (net)                           1       1.0627              0.0000     0.7654 f
  mem_cmd_o[72] (out)                                             0.0243    0.0000 &   0.7654 f
  data arrival time                                                                    0.7654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8654


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0863    0.2180     0.5886 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      22.6422              0.0000     0.5886 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[119] (net)                   22.6422              0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5886 r
  fifo_lo[159] (net)                                   22.6422              0.0000     0.5886 r
  U1981/IN2 (AND2X1)                                              0.0863   -0.0140 &   0.5746 r
  U1981/Q (AND2X1)                                                0.1490    0.1166 @   0.6912 r
  io_cmd_o[119] (net)                           4      42.1879              0.0000     0.6912 r
  U1982/INP (NBUFFX2)                                             0.1494    0.0053 @   0.6965 r
  U1982/Z (NBUFFX2)                                               0.0319    0.0719     0.7684 r
  mem_cmd_o[119] (net)                          1       3.4105              0.0000     0.7684 r
  mem_cmd_o[119] (out)                                            0.0319   -0.0029 &   0.7655 r
  data arrival time                                                                    0.7655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8655


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1698    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1235    0.2573 @   0.6218 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.0751              0.0000     0.6218 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[20] (net)                    42.0751              0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6218 f
  fifo_lo[67] (net)                                    42.0751              0.0000     0.6218 f
  U1796/IN2 (MUX21X1)                                             0.1235   -0.0162 @   0.6056 f
  U1796/Q (MUX21X1)                                               0.2566    0.1996 @   0.8052 f
  io_cmd_o[20] (net)                            4      78.5286              0.0000     0.8052 f
  io_cmd_o[20] (out)                                              0.2566   -0.0394 @   0.7658 f
  data arrival time                                                                    0.7658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8658


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1283    0.2600 @   0.6242 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.1394              0.0000     0.6242 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6242 f
  fifo_1__mem_fifo/data_o[5] (net)                     44.1394              0.0000     0.6242 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6242 f
  fifo_lo[52] (net)                                    44.1394              0.0000     0.6242 f
  U1766/IN2 (MUX21X1)                                             0.1283   -0.0239 @   0.6003 f
  U1766/Q (MUX21X1)                                               0.2282    0.1882 @   0.7885 f
  io_cmd_o[5] (net)                             4      69.3448              0.0000     0.7885 f
  U1767/INP (NBUFFX2)                                             0.2282   -0.0917 @   0.6968 f
  U1767/Z (NBUFFX2)                                               0.0296    0.0691     0.7659 f
  mem_cmd_o[5] (net)                            1       1.1065              0.0000     0.7659 f
  mem_cmd_o[5] (out)                                              0.0296    0.0000 &   0.7659 f
  data arrival time                                                                    0.7659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8659


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0746    0.2121     0.5827 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      18.2073              0.0000     0.5827 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5827 r
  fifo_1__mem_fifo/data_o[100] (net)                   18.2073              0.0000     0.5827 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5827 r
  fifo_lo[140] (net)                                   18.2073              0.0000     0.5827 r
  U1943/IN2 (AND2X1)                                              0.0746   -0.0083 &   0.5744 r
  U1943/Q (AND2X1)                                                0.1509    0.1159 @   0.6903 r
  io_cmd_o[100] (net)                           4      42.8775              0.0000     0.6903 r
  U1944/INP (NBUFFX2)                                             0.1513    0.0045 @   0.6947 r
  U1944/Z (NBUFFX2)                                               0.0321    0.0722     0.7669 r
  mem_cmd_o[100] (net)                          1       3.4346              0.0000     0.7669 r
  mem_cmd_o[100] (out)                                            0.0321   -0.0008 &   0.7661 r
  data arrival time                                                                    0.7661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8661


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0582    0.2255     0.5962 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      14.8853              0.0000     0.5962 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5962 f
  fifo_1__mem_fifo/data_o[102] (net)                   14.8853              0.0000     0.5962 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5962 f
  fifo_lo[142] (net)                                   14.8853              0.0000     0.5962 f
  U1947/IN2 (AND2X1)                                              0.0582   -0.0030 &   0.5932 f
  U1947/Q (AND2X1)                                                0.1437    0.1237 @   0.7169 f
  io_cmd_o[102] (net)                           4      40.4234              0.0000     0.7169 f
  U1948/INP (NBUFFX2)                                             0.1437   -0.0123 @   0.7046 f
  U1948/Z (NBUFFX2)                                               0.0261    0.0620     0.7666 f
  mem_cmd_o[102] (net)                          1       1.4339              0.0000     0.7666 f
  mem_cmd_o[102] (out)                                            0.0261    0.0000 &   0.7666 f
  data arrival time                                                                    0.7666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8666


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1243    0.2292 @   0.5897 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      34.8311              0.0000     0.5897 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[4] (net)                     34.8311              0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5897 r
  fifo_lo[2] (net)                                     34.8311              0.0000     0.5897 r
  U1764/IN1 (MUX21X1)                                             0.1245   -0.0212 @   0.5685 r
  U1764/Q (MUX21X1)                                               0.3004    0.2055 @   0.7740 r
  io_cmd_o[4] (net)                             4      89.9267              0.0000     0.7740 r
  io_cmd_o[4] (out)                                               0.3004   -0.0074 @   0.7667 r
  data arrival time                                                                    0.7667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1590    0.2449 @   0.6091 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      46.9122              0.0000     0.6091 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6091 r
  fifo_1__mem_fifo/data_o[42] (net)                    46.9122              0.0000     0.6091 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6091 r
  fifo_lo[89] (net)                                    46.9122              0.0000     0.6091 r
  U1840/IN2 (MUX21X1)                                             0.1592   -0.0251 @   0.5840 r
  U1840/Q (MUX21X1)                                               0.2837    0.2076 @   0.7916 r
  io_cmd_o[42] (net)                            5      84.4997              0.0000     0.7916 r
  io_cmd_o[42] (out)                                              0.2837   -0.0249 @   0.7667 r
  data arrival time                                                                    0.7667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0567    0.2245     0.5966 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      14.2410              0.0000     0.5966 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[95] (net)                    14.2410              0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5966 f
  fifo_lo[135] (net)                                   14.2410              0.0000     0.5966 f
  U1933/IN2 (AND2X1)                                              0.0567   -0.0075 &   0.5891 f
  U1933/Q (AND2X1)                                                0.1501    0.1267 @   0.7158 f
  io_cmd_o[95] (net)                            4      42.5057              0.0000     0.7158 f
  U1934/INP (NBUFFX2)                                             0.1501   -0.0098 @   0.7061 f
  U1934/Z (NBUFFX2)                                               0.0271    0.0632     0.7693 f
  mem_cmd_o[95] (net)                           1       1.9971              0.0000     0.7693 f
  mem_cmd_o[95] (out)                                             0.0271   -0.0018 &   0.7675 f
  data arrival time                                                                    0.7675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8675


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0565    0.2025     0.5742 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.3672              0.0000     0.5742 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.3672              0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 r
  fifo_lo[108] (net)                                   11.3672              0.0000     0.5742 r
  U1879/IN2 (AND2X1)                                              0.0565   -0.0043 &   0.5700 r
  U1879/Q (AND2X1)                                                0.1528    0.1141 @   0.6841 r
  io_cmd_o[68] (net)                            4      43.4639              0.0000     0.6841 r
  U1880/INP (NBUFFX2)                                             0.1532   -0.0069 @   0.6772 r
  U1880/Z (NBUFFX2)                                               0.1220    0.1154 @   0.7926 r
  mem_cmd_o[68] (net)                           1      63.5220              0.0000     0.7926 r
  mem_cmd_o[68] (out)                                             0.1220   -0.0250 @   0.7675 r
  data arrival time                                                                    0.7675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8675


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0600    0.2044     0.5760 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.6703              0.0000     0.5760 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 r
  fifo_1__mem_fifo/data_o[67] (net)                    12.6703              0.0000     0.5760 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 r
  fifo_lo[107] (net)                                   12.6703              0.0000     0.5760 r
  U1877/IN2 (AND2X1)                                              0.0600   -0.0062 &   0.5698 r
  U1877/Q (AND2X1)                                                0.1689    0.1216 @   0.6914 r
  io_cmd_o[67] (net)                            4      48.8924              0.0000     0.6914 r
  U1878/INP (NBUFFX2)                                             0.1694    0.0034 @   0.6948 r
  U1878/Z (NBUFFX2)                                               0.0314    0.0735     0.7683 r
  mem_cmd_o[67] (net)                           1       2.1070              0.0000     0.7683 r
  mem_cmd_o[67] (out)                                             0.0314   -0.0007 &   0.7676 r
  data arrival time                                                                    0.7676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8676


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2220    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0804    0.2151     0.5858 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      20.4081              0.0000     0.5858 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5858 r
  fifo_1__mem_fifo/data_o[65] (net)                    20.4081              0.0000     0.5858 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5858 r
  fifo_lo[105] (net)                                   20.4081              0.0000     0.5858 r
  U1873/IN2 (AND2X1)                                              0.0804   -0.0136 &   0.5722 r
  U1873/Q (AND2X1)                                                0.1880    0.1363 @   0.7086 r
  io_cmd_o[65] (net)                            4      56.2816              0.0000     0.7086 r
  U1874/INP (NBUFFX2)                                             0.1881   -0.0216 @   0.6870 r
  U1874/Z (NBUFFX2)                                               0.0423    0.0839     0.7709 r
  mem_cmd_o[65] (net)                           1       9.4476              0.0000     0.7709 r
  mem_cmd_o[65] (out)                                             0.0423   -0.0032 &   0.7677 r
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2218    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0544    0.2231     0.5948 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      13.2355              0.0000     0.5948 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5948 f
  fifo_1__mem_fifo/data_o[78] (net)                    13.2355              0.0000     0.5948 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5948 f
  fifo_lo[118] (net)                                   13.2355              0.0000     0.5948 f
  U1899/IN2 (AND2X1)                                              0.0544   -0.0029 &   0.5919 f
  U1899/Q (AND2X1)                                                0.1361    0.1224 @   0.7143 f
  io_cmd_o[78] (net)                            4      39.8985              0.0000     0.7143 f
  U1900/INP (NBUFFX2)                                             0.1362   -0.0070 @   0.7073 f
  U1900/Z (NBUFFX2)                                               0.0250    0.0608     0.7680 f
  mem_cmd_o[78] (net)                           1       0.8750              0.0000     0.7680 f
  mem_cmd_o[78] (out)                                             0.0250    0.0000 &   0.7680 f
  data arrival time                                                                    0.7680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0575    0.2251     0.5971 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      14.6044              0.0000     0.5971 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[77] (net)                    14.6044              0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5971 f
  fifo_lo[117] (net)                                   14.6044              0.0000     0.5971 f
  U1897/IN2 (AND2X1)                                              0.0575   -0.0021 &   0.5950 f
  U1897/Q (AND2X1)                                                0.1195    0.1141 @   0.7092 f
  io_cmd_o[77] (net)                            4      34.2622              0.0000     0.7092 f
  U1898/INP (NBUFFX2)                                             0.1195    0.0005 @   0.7097 f
  U1898/Z (NBUFFX2)                                               0.0240    0.0588     0.7685 f
  mem_cmd_o[77] (net)                           1       0.8676              0.0000     0.7685 f
  mem_cmd_o[77] (out)                                             0.0240    0.0000 &   0.7685 f
  data arrival time                                                                    0.7685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8685


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0400    0.1926     0.5645 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.1566              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[88] (net)                     5.1566              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5645 r
  fifo_lo[128] (net)                                    5.1566              0.0000     0.5645 r
  U1919/IN2 (AND2X1)                                              0.0400    0.0000 &   0.5645 r
  U1919/Q (AND2X1)                                                0.1816    0.1236 @   0.6882 r
  io_cmd_o[88] (net)                            4      52.7377              0.0000     0.6882 r
  U1920/INP (NBUFFX2)                                             0.1824    0.0049 @   0.6931 r
  U1920/Z (NBUFFX2)                                               0.0330    0.0759     0.7690 r
  mem_cmd_o[88] (net)                           1       2.6460              0.0000     0.7690 r
  mem_cmd_o[88] (out)                                             0.0330    0.0000 &   0.7690 r
  data arrival time                                                                    0.7690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8690


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0426    0.2151     0.5866 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       8.0018              0.0000     0.5866 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[115] (net)                    8.0018              0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5866 f
  fifo_lo[155] (net)                                    8.0018              0.0000     0.5866 f
  U1973/IN2 (AND2X1)                                              0.0426    0.0001 &   0.5867 f
  U1973/Q (AND2X1)                                                0.1740    0.1350 @   0.7217 f
  io_cmd_o[115] (net)                           4      49.8805              0.0000     0.7217 f
  U1974/INP (NBUFFX2)                                             0.1740   -0.0202 @   0.7015 f
  U1974/Z (NBUFFX2)                                               0.0392    0.0747     0.7763 f
  mem_cmd_o[115] (net)                          1      10.8516              0.0000     0.7763 f
  mem_cmd_o[115] (out)                                            0.0392   -0.0072 &   0.7690 f
  data arrival time                                                                    0.7690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8690


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1275    0.2315 @   0.5957 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      36.3452              0.0000     0.5957 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5957 r
  fifo_1__mem_fifo/data_o[44] (net)                    36.3452              0.0000     0.5957 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5957 r
  fifo_lo[91] (net)                                    36.3452              0.0000     0.5957 r
  U1844/IN2 (MUX21X2)                                             0.1276   -0.0142 @   0.5814 r
  U1844/Q (MUX21X2)                                               0.2462    0.1878 @   0.7693 r
  io_cmd_o[44] (net)                            4     129.9177              0.0000     0.7693 r
  io_cmd_o[44] (out)                                              0.2462   -0.0001 @   0.7692 r
  data arrival time                                                                    0.7692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0481    0.2188     0.5902 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      10.4501              0.0000     0.5902 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5902 f
  fifo_1__mem_fifo/data_o[108] (net)                   10.4501              0.0000     0.5902 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5902 f
  fifo_lo[148] (net)                                   10.4501              0.0000     0.5902 f
  U1959/IN2 (AND2X1)                                              0.0481   -0.0028 &   0.5874 f
  U1959/Q (AND2X1)                                                0.1852    0.1423 @   0.7296 f
  io_cmd_o[108] (net)                           4      53.5681              0.0000     0.7296 f
  U1960/INP (NBUFFX2)                                             0.1852   -0.0271 @   0.7026 f
  U1960/Z (NBUFFX2)                                               0.0292    0.0666     0.7692 f
  mem_cmd_o[108] (net)                          1       2.3489              0.0000     0.7692 f
  mem_cmd_o[108] (out)                                            0.0292    0.0000 &   0.7692 f
  data arrival time                                                                    0.7692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1265    0.2314 @   0.5961 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      36.1975              0.0000     0.5961 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[18] (net)                    36.1975              0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 r
  fifo_lo[65] (net)                                    36.1975              0.0000     0.5961 r
  U1792/IN2 (MUX21X1)                                             0.1265   -0.0033 @   0.5929 r
  U1792/Q (MUX21X1)                                               0.3434    0.2240 @   0.8169 r
  io_cmd_o[18] (net)                            4     103.6069              0.0000     0.8169 r
  io_cmd_o[18] (out)                                              0.3434   -0.0476 @   0.7693 r
  data arrival time                                                                    0.7693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8693


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1366    0.2344 @   0.5985 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      38.8987              0.0000     0.5985 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5985 r
  fifo_1__mem_fifo/data_o[22] (net)                    38.8987              0.0000     0.5985 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5985 r
  fifo_lo[69] (net)                                    38.8987              0.0000     0.5985 r
  U1800/IN2 (MUX21X1)                                             0.1368   -0.0149 @   0.5836 r
  U1800/Q (MUX21X1)                                               0.2731    0.1999 @   0.7835 r
  io_cmd_o[22] (net)                            4      81.2447              0.0000     0.7835 r
  io_cmd_o[22] (out)                                              0.2731   -0.0141 @   0.7694 r
  data arrival time                                                                    0.7694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8694


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1868    0.0000     0.3788 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1113    0.2274 @   0.6063 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      32.1810              0.0000     0.6063 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[17] (net)                    32.1810              0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6063 r
  fifo_lo[15] (net)                                    32.1810              0.0000     0.6063 r
  U1790/IN1 (MUX21X1)                                             0.1114   -0.0075 @   0.5988 r
  U1790/Q (MUX21X1)                                               0.3658    0.2257 @   0.8245 r
  io_cmd_o[17] (net)                            4     110.4198              0.0000     0.8245 r
  io_cmd_o[17] (out)                                              0.3658   -0.0548 @   0.7697 r
  data arrival time                                                                    0.7697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8697


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1207    0.2531 @   0.6020 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      40.2801              0.0000     0.6020 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6020 f
  fifo_1__mem_fifo/data_o[37] (net)                    40.2801              0.0000     0.6020 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6020 f
  fifo_lo[84] (net)                                    40.2801              0.0000     0.6020 f
  U1830/IN2 (MUX21X1)                                             0.1207   -0.0135 @   0.5884 f
  U1830/Q (MUX21X1)                                               0.2735    0.2065 @   0.7949 f
  io_cmd_o[37] (net)                            5      84.0222              0.0000     0.7949 f
  io_cmd_o[37] (out)                                              0.2735   -0.0252 @   0.7698 f
  data arrival time                                                                    0.7698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8698


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0755    0.2084     0.5672 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      18.5455              0.0000     0.5672 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5672 r
  fifo_0__mem_fifo/data_o[34] (net)                    18.5455              0.0000     0.5672 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5672 r
  fifo_lo[32] (net)                                    18.5455              0.0000     0.5672 r
  U1824/IN1 (MUX21X1)                                             0.0755    0.0010 &   0.5682 r
  U1824/Q (MUX21X1)                                               0.2882    0.1899 @   0.7581 r
  io_cmd_o[34] (net)                            4      85.9729              0.0000     0.7581 r
  io_cmd_o[34] (out)                                              0.2882    0.0127 @   0.7708 r
  data arrival time                                                                    0.7708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8708


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0722    0.2299     0.5899 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      21.1079              0.0000     0.5899 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[24] (net)                    21.1079              0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5899 f
  fifo_lo[22] (net)                                    21.1079              0.0000     0.5899 f
  U1804/IN1 (MUX21X1)                                             0.0722   -0.0020 &   0.5878 f
  U1804/Q (MUX21X1)                                               0.2715    0.1953 @   0.7831 f
  io_cmd_o[24] (net)                            5      83.2266              0.0000     0.7831 f
  io_cmd_o[24] (out)                                              0.2715   -0.0120 @   0.7712 f
  data arrival time                                                                    0.7712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.2212    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0449    0.2165     0.5866 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.0214              0.0000     0.5866 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[79] (net)                     9.0214              0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5866 f
  fifo_lo[119] (net)                                    9.0214              0.0000     0.5866 f
  U1901/IN2 (AND2X1)                                              0.0449   -0.0018 &   0.5849 f
  U1901/Q (AND2X1)                                                0.1680    0.1325 @   0.7173 f
  io_cmd_o[79] (net)                            4      47.9404              0.0000     0.7173 f
  U1902/INP (NBUFFX2)                                             0.1680   -0.0105 @   0.7069 f
  U1902/Z (NBUFFX2)                                               0.0285    0.0653     0.7722 f
  mem_cmd_o[79] (net)                           1       2.5023              0.0000     0.7722 f
  mem_cmd_o[79] (out)                                             0.0285    0.0000 &   0.7722 f
  data arrival time                                                                    0.7722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8722


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1696    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0386    0.2075     0.5679 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.2296              0.0000     0.5679 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5679 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.2296              0.0000     0.5679 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5679 f
  fifo_lo[9] (net)                                      6.2296              0.0000     0.5679 f
  U1778/IN1 (MUX21X1)                                             0.0386   -0.0009 &   0.5670 f
  U1778/Q (MUX21X1)                                               0.3302    0.2117 @   0.7787 f
  io_cmd_o[11] (net)                            4     101.5364              0.0000     0.7787 f
  io_cmd_o[11] (out)                                              0.3302   -0.0061 @   0.7726 f
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.2212    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0575    0.2251     0.5971 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      14.5988              0.0000     0.5971 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[86] (net)                    14.5988              0.0000     0.5971 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5971 f
  fifo_lo[126] (net)                                   14.5988              0.0000     0.5971 f
  U1915/IN2 (AND2X1)                                              0.0575   -0.0046 &   0.5925 f
  U1915/Q (AND2X1)                                                0.1284    0.1190 @   0.7115 f
  io_cmd_o[86] (net)                            4      37.2992              0.0000     0.7115 f
  U1916/INP (NBUFFX2)                                             0.1285    0.0008 @   0.7123 f
  U1916/Z (NBUFFX2)                                               0.0295    0.0641     0.7764 f
  mem_cmd_o[86] (net)                           1       4.7284              0.0000     0.7764 f
  mem_cmd_o[86] (out)                                             0.0295   -0.0037 &   0.7727 f
  data arrival time                                                                    0.7727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8727


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1068    0.2485 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.2637              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[8] (net)                     35.2637              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6132 f
  fifo_lo[55] (net)                                    35.2637              0.0000     0.6132 f
  U1772/IN2 (MUX21X1)                                             0.1068   -0.0138 @   0.5993 f
  U1772/Q (MUX21X1)                                               0.3011    0.2153 @   0.8146 f
  io_cmd_o[8] (net)                             4      92.7830              0.0000     0.8146 f
  io_cmd_o[8] (out)                                               0.3011   -0.0418 @   0.7728 f
  data arrival time                                                                    0.7728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0867    0.2141     0.5783 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2      22.7771              0.0000     0.5783 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[53] (net)                    22.7771              0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5783 r
  fifo_lo[96] (net)                                    22.7771              0.0000     0.5783 r
  U1854/IN2 (MUX21X1)                                             0.0867   -0.0108 &   0.5675 r
  U1854/Q (MUX21X1)                                               0.3829    0.2284 @   0.7959 r
  io_cmd_o[53] (net)                            4     115.5488              0.0000     0.7959 r
  io_cmd_o[53] (out)                                              0.3829   -0.0223 @   0.7736 r
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2212    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0726    0.2344     0.6045 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      21.2709              0.0000     0.6045 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[97] (net)                    21.2709              0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6045 f
  fifo_lo[137] (net)                                   21.2709              0.0000     0.6045 f
  U1937/IN2 (AND2X1)                                              0.0726   -0.0081 &   0.5964 f
  U1937/Q (AND2X1)                                                0.1438    0.1265 @   0.7229 f
  io_cmd_o[97] (net)                            4      40.3397              0.0000     0.7229 f
  U1938/INP (NBUFFX2)                                             0.1438   -0.0108 @   0.7121 f
  U1938/Z (NBUFFX2)                                               0.0259    0.0618     0.7739 f
  mem_cmd_o[97] (net)                           1       1.2725              0.0000     0.7739 f
  mem_cmd_o[97] (out)                                             0.0259    0.0000 &   0.7739 f
  data arrival time                                                                    0.7739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8739


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1739    0.2516 @   0.6163 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      52.0758              0.0000     0.6163 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6163 r
  fifo_1__mem_fifo/data_o[46] (net)                    52.0758              0.0000     0.6163 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6163 r
  fifo_lo[93] (net)                                    52.0758              0.0000     0.6163 r
  U1848/IN2 (MUX21X1)                                             0.1740   -0.0198 @   0.5965 r
  U1848/Q (MUX21X1)                                               0.2561    0.2013 @   0.7978 r
  io_cmd_o[46] (net)                            4      76.3057              0.0000     0.7978 r
  io_cmd_o[46] (out)                                              0.2561   -0.0237 @   0.7742 r
  data arrival time                                                                    0.7742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8742


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0566    0.2245     0.5965 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      14.1829              0.0000     0.5965 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 f
  fifo_1__mem_fifo/data_o[84] (net)                    14.1829              0.0000     0.5965 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 f
  fifo_lo[124] (net)                                   14.1829              0.0000     0.5965 f
  U1911/IN2 (AND2X1)                                              0.0566   -0.0060 &   0.5905 f
  U1911/Q (AND2X1)                                                0.1572    0.1301 @   0.7206 f
  io_cmd_o[84] (net)                            4      44.6577              0.0000     0.7206 f
  U1912/INP (NBUFFX2)                                             0.1572   -0.0133 @   0.7073 f
  U1912/Z (NBUFFX2)                                               0.0310    0.0669     0.7741 f
  mem_cmd_o[84] (net)                           1       4.8790              0.0000     0.7741 f
  mem_cmd_o[84] (out)                                             0.0310    0.0001 &   0.7742 f
  data arrival time                                                                    0.7742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8742


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2221    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0711    0.2104     0.5821 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      16.8832              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[69] (net)                    16.8832              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[109] (net)                                   16.8832              0.0000     0.5821 r
  U1881/IN2 (AND2X1)                                              0.0711   -0.0076 &   0.5745 r
  U1881/Q (AND2X1)                                                0.1601    0.1207 @   0.6952 r
  io_cmd_o[69] (net)                            4      45.9512              0.0000     0.6952 r
  U1882/INP (NBUFFX2)                                             0.1605    0.0056 @   0.7008 r
  U1882/Z (NBUFFX2)                                               0.0369    0.0769     0.7777 r
  mem_cmd_o[69] (net)                           1       6.6381              0.0000     0.7777 r
  mem_cmd_o[69] (out)                                             0.0369   -0.0033 &   0.7744 r
  data arrival time                                                                    0.7744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8744


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1383    0.2350 @   0.5992 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      39.4555              0.0000     0.5992 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5992 r
  fifo_1__mem_fifo/data_o[35] (net)                    39.4555              0.0000     0.5992 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5992 r
  fifo_lo[82] (net)                                    39.4555              0.0000     0.5992 r
  U1826/IN2 (MUX21X1)                                             0.1385   -0.0085 @   0.5907 r
  U1826/Q (MUX21X1)                                               0.2729    0.2006 @   0.7913 r
  io_cmd_o[35] (net)                            5      81.3552              0.0000     0.7913 r
  io_cmd_o[35] (out)                                              0.2729   -0.0165 @   0.7748 r
  data arrival time                                                                    0.7748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8748


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1868    0.0000     0.3784 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1207    0.2285 @   0.6069 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      33.3274              0.0000     0.6069 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[2] (net)                     33.3274              0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6069 r
  fifo_lo[1] (net)                                     33.3274              0.0000     0.6069 r
  U1762/IN1 (MUX21X1)                                             0.1209   -0.0068 @   0.6001 r
  U1762/Q (MUX21X1)                                               0.3076    0.2074 @   0.8075 r
  io_cmd_o[2] (net)                             4      92.2089              0.0000     0.8075 r
  io_cmd_o[2] (out)                                               0.3076   -0.0326 @   0.7748 r
  data arrival time                                                                    0.7748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8748


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1580    0.2446 @   0.6092 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      46.6652              0.0000     0.6092 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6092 r
  fifo_1__mem_fifo/data_o[36] (net)                    46.6652              0.0000     0.6092 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6092 r
  fifo_lo[83] (net)                                    46.6652              0.0000     0.6092 r
  U1828/IN2 (MUX21X1)                                             0.1581   -0.0284 @   0.5808 r
  U1828/Q (MUX21X1)                                               0.2805    0.2069 @   0.7877 r
  io_cmd_o[36] (net)                            5      83.7625              0.0000     0.7877 r
  io_cmd_o[36] (out)                                              0.2805   -0.0124 @   0.7753 r
  data arrival time                                                                    0.7753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8753


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0636    0.2289     0.5996 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.3148              0.0000     0.5996 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[98] (net)                    17.3148              0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5996 f
  fifo_lo[138] (net)                                   17.3148              0.0000     0.5996 f
  U1939/IN2 (AND2X1)                                              0.0636   -0.0074 &   0.5921 f
  U1939/Q (AND2X1)                                                0.1445    0.1254 @   0.7175 f
  io_cmd_o[98] (net)                            4      40.6645              0.0000     0.7175 f
  U1940/INP (NBUFFX2)                                             0.1445   -0.0033 @   0.7142 f
  U1940/Z (NBUFFX2)                                               0.0255    0.0616     0.7759 f
  mem_cmd_o[98] (net)                           1       0.9938              0.0000     0.7759 f
  mem_cmd_o[98] (out)                                             0.0255    0.0000 &   0.7759 f
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0665    0.2307     0.5999 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      18.5763              0.0000     0.5999 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[114] (net)                   18.5763              0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5999 f
  fifo_lo[154] (net)                                   18.5763              0.0000     0.5999 f
  U1971/IN2 (AND2X1)                                              0.0665   -0.0062 &   0.5937 f
  U1971/Q (AND2X1)                                                0.1474    0.1284 @   0.7221 f
  io_cmd_o[114] (net)                           4      42.0458              0.0000     0.7221 f
  U1972/INP (NBUFFX2)                                             0.1474   -0.0060 @   0.7161 f
  U1972/Z (NBUFFX2)                                               0.0314    0.0667     0.7829 f
  mem_cmd_o[114] (net)                          1       5.5923              0.0000     0.7829 f
  mem_cmd_o[114] (out)                                            0.0314   -0.0068 &   0.7761 f
  data arrival time                                                                    0.7761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8761


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0850    0.2133     0.5732 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2      22.1583              0.0000     0.5732 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[28] (net)                    22.1583              0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5732 r
  fifo_lo[26] (net)                                    22.1583              0.0000     0.5732 r
  U1812/IN1 (MUX21X1)                                             0.0850   -0.0069 &   0.5664 r
  U1812/Q (MUX21X1)                                               0.2457    0.1772 @   0.7436 r
  io_cmd_o[28] (net)                            4      72.8584              0.0000     0.7436 r
  U1813/INP (NBUFFX2)                                             0.2457   -0.0415 @   0.7020 r
  U1813/Z (NBUFFX2)                                               0.0375    0.0857     0.7877 r
  mem_cmd_o[28] (net)                           1       3.1078              0.0000     0.7877 r
  mem_cmd_o[28] (out)                                             0.0375   -0.0105 &   0.7772 r
  data arrival time                                                                    0.7772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0476    0.2184     0.5899 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.2083              0.0000     0.5899 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[90] (net)                    10.2083              0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5899 f
  fifo_lo[130] (net)                                   10.2083              0.0000     0.5899 f
  U1923/IN2 (AND2X1)                                              0.0476   -0.0078 &   0.5822 f
  U1923/Q (AND2X1)                                                0.1632    0.1309 @   0.7131 f
  io_cmd_o[90] (net)                            4      46.5264              0.0000     0.7131 f
  U1924/INP (NBUFFX2)                                             0.1632    0.0010 @   0.7140 f
  U1924/Z (NBUFFX2)                                               0.0289    0.0654     0.7794 f
  mem_cmd_o[90] (net)                           1       3.0100              0.0000     0.7794 f
  mem_cmd_o[90] (out)                                             0.0289   -0.0022 &   0.7772 f
  data arrival time                                                                    0.7772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0735    0.2115     0.5814 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.7769              0.0000     0.5814 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5814 r
  fifo_1__mem_fifo/data_o[91] (net)                    17.7769              0.0000     0.5814 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5814 r
  fifo_lo[131] (net)                                   17.7769              0.0000     0.5814 r
  U1925/IN2 (AND2X1)                                              0.0735   -0.0018 &   0.5795 r
  U1925/Q (AND2X1)                                                0.1627    0.1207 @   0.7002 r
  io_cmd_o[91] (net)                            4      46.7824              0.0000     0.7002 r
  U1926/INP (NBUFFX2)                                             0.1632    0.0050 @   0.7052 r
  U1926/Z (NBUFFX2)                                               0.0333    0.0743     0.7795 r
  mem_cmd_o[91] (net)                           1       3.7686              0.0000     0.7795 r
  mem_cmd_o[91] (out)                                             0.0333   -0.0022 &   0.7773 r
  data arrival time                                                                    0.7773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8773


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0516    0.2211     0.5927 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.9891              0.0000     0.5927 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[70] (net)                    11.9891              0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5927 f
  fifo_lo[110] (net)                                   11.9891              0.0000     0.5927 f
  U1883/IN2 (AND2X1)                                              0.0516   -0.0032 &   0.5895 f
  U1883/Q (AND2X1)                                                0.1429    0.1219 @   0.7114 f
  io_cmd_o[70] (net)                            4      40.2256              0.0000     0.7114 f
  U1884/INP (NBUFFX2)                                             0.1429    0.0046 @   0.7160 f
  U1884/Z (NBUFFX2)                                               0.0290    0.0645     0.7805 f
  mem_cmd_o[70] (net)                           1       3.8422              0.0000     0.7805 f
  mem_cmd_o[70] (out)                                             0.0290   -0.0029 &   0.7776 f
  data arrival time                                                                    0.7776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8776


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.1014    0.2213     0.5855 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      28.1959              0.0000     0.5855 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[0] (net)                     28.1959              0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5855 r
  fifo_lo[48] (net)                                    28.1959              0.0000     0.5855 r
  U5075/IN2 (AND2X1)                                              0.1014   -0.0098 &   0.5757 r
  U5075/Q (AND2X1)                                                0.3377    0.1889 @   0.7646 r
  io_cmd_o[0] (net)                             4     101.5511              0.0000     0.7646 r
  io_cmd_o[0] (out)                                               0.3377    0.0136 @   0.7782 r
  data arrival time                                                                    0.7782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1189    0.2294     0.5935 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      34.4396              0.0000     0.5935 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5935 r
  fifo_1__mem_fifo/data_o[4] (net)                     34.4396              0.0000     0.5935 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5935 r
  fifo_lo[51] (net)                                    34.4396              0.0000     0.5935 r
  U1764/IN2 (MUX21X1)                                             0.1189   -0.0144 &   0.5791 r
  U1764/Q (MUX21X1)                                               0.3004    0.2065 @   0.7856 r
  io_cmd_o[4] (net)                             4      89.9267              0.0000     0.7856 r
  io_cmd_o[4] (out)                                               0.3004   -0.0074 @   0.7782 r
  data arrival time                                                                    0.7782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1133    0.2521 @   0.6164 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      37.9897              0.0000     0.6164 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[12] (net)                    37.9897              0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6164 f
  fifo_lo[59] (net)                                    37.9897              0.0000     0.6164 f
  U1780/IN2 (MUX21X1)                                             0.1133   -0.0090 @   0.6073 f
  U1780/Q (MUX21X1)                                               0.2992    0.2160 @   0.8234 f
  io_cmd_o[12] (net)                            4      92.3123              0.0000     0.8234 f
  io_cmd_o[12] (out)                                              0.2992   -0.0448 @   0.7786 f
  data arrival time                                                                    0.7786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1111    0.2259 @   0.5901 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      32.1017              0.0000     0.5901 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[52] (net)                    32.1017              0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5901 r
  fifo_lo[95] (net)                                    32.1017              0.0000     0.5901 r
  U1852/IN2 (MUX21X1)                                             0.1111   -0.0009 @   0.5892 r
  U1852/Q (MUX21X1)                                               0.3643    0.2272 @   0.8164 r
  io_cmd_o[52] (net)                            4     109.8609              0.0000     0.8164 r
  io_cmd_o[52] (out)                                              0.3643   -0.0377 @   0.7787 r
  data arrival time                                                                    0.7787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0504    0.1991     0.5715 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       9.0296              0.0000     0.5715 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[76] (net)                     9.0296              0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5715 r
  fifo_lo[116] (net)                                    9.0296              0.0000     0.5715 r
  U1895/IN2 (AND2X1)                                              0.0504    0.0002 &   0.5717 r
  U1895/Q (AND2X1)                                                0.1533    0.1135 @   0.6852 r
  io_cmd_o[76] (net)                            4      43.5450              0.0000     0.6852 r
  U1896/INP (NBUFFX2)                                             0.1539    0.0051 @   0.6902 r
  U1896/Z (NBUFFX2)                                               0.0587    0.0914 @   0.7816 r
  mem_cmd_o[76] (net)                           1      24.3563              0.0000     0.7816 r
  mem_cmd_o[76] (out)                                             0.0588   -0.0029 @   0.7787 r
  data arrival time                                                                    0.7787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2212    0.0000     0.3708 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0673    0.2084     0.5792 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.4566              0.0000     0.5792 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[74] (net)                    15.4566              0.0000     0.5792 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 r
  fifo_lo[114] (net)                                   15.4566              0.0000     0.5792 r
  U1891/IN2 (AND2X1)                                              0.0673    0.0006 &   0.5798 r
  U1891/Q (AND2X1)                                                0.1615    0.1213 @   0.7011 r
  io_cmd_o[74] (net)                            4      46.6580              0.0000     0.7011 r
  U1892/INP (NBUFFX2)                                             0.1618    0.0052 @   0.7063 r
  U1892/Z (NBUFFX2)                                               0.0357    0.0760     0.7823 r
  mem_cmd_o[74] (net)                           1       5.6559              0.0000     0.7823 r
  mem_cmd_o[74] (out)                                             0.0357   -0.0034 &   0.7789 r
  data arrival time                                                                    0.7789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8789


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0543    0.2230     0.5946 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.2059              0.0000     0.5946 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[109] (net)                   13.2059              0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5946 f
  fifo_lo[149] (net)                                   13.2059              0.0000     0.5946 f
  U1961/IN2 (AND2X1)                                              0.0543   -0.0019 &   0.5926 f
  U1961/Q (AND2X1)                                                0.2818    0.1892 @   0.7818 f
  io_cmd_o[109] (net)                           4      84.2587              0.0000     0.7818 f
  io_cmd_o[109] (out)                                             0.2818   -0.0027 @   0.7791 f
  data arrival time                                                                    0.7791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8791


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0559    0.2240     0.5961 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.8779              0.0000     0.5961 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.8779              0.0000     0.5961 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 f
  fifo_lo[136] (net)                                   13.8779              0.0000     0.5961 f
  U1935/IN2 (AND2X1)                                              0.0559   -0.0039 &   0.5921 f
  U1935/Q (AND2X1)                                                0.1406    0.1215 @   0.7137 f
  io_cmd_o[96] (net)                            4      39.3771              0.0000     0.7137 f
  U1936/INP (NBUFFX2)                                             0.1406    0.0046 @   0.7183 f
  U1936/Z (NBUFFX2)                                               0.0253    0.0612     0.7795 f
  mem_cmd_o[96] (net)                           1       0.9796              0.0000     0.7795 f
  mem_cmd_o[96] (out)                                             0.0253    0.0000 &   0.7795 f
  data arrival time                                                                    0.7795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8795


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1435    0.2389 @   0.6036 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      42.0028              0.0000     0.6036 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6036 r
  fifo_1__mem_fifo/data_o[7] (net)                     42.0028              0.0000     0.6036 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6036 r
  fifo_lo[54] (net)                                    42.0028              0.0000     0.6036 r
  U1770/IN2 (MUX21X1)                                             0.1436   -0.0203 @   0.5833 r
  U1770/Q (MUX21X1)                                               0.3417    0.2265 @   0.8098 r
  io_cmd_o[7] (net)                             4     103.0692              0.0000     0.8098 r
  U1771/INP (NBUFFX2)                                             0.3417   -0.1208 @   0.6891 r
  U1771/Z (NBUFFX2)                                               0.0441    0.0982     0.7872 r
  mem_cmd_o[7] (net)                            1       4.4773              0.0000     0.7872 r
  mem_cmd_o[7] (out)                                              0.0441   -0.0075 &   0.7797 r
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8797


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0712    0.2336     0.6040 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      20.6499              0.0000     0.6040 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6040 f
  fifo_1__mem_fifo/data_o[117] (net)                   20.6499              0.0000     0.6040 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6040 f
  fifo_lo[157] (net)                                   20.6499              0.0000     0.6040 f
  U1977/IN2 (AND2X1)                                              0.0712   -0.0053 &   0.5986 f
  U1977/Q (AND2X1)                                                0.1426    0.1258 @   0.7244 f
  io_cmd_o[117] (net)                           4      40.0470              0.0000     0.7244 f
  U1978/INP (NBUFFX2)                                             0.1426   -0.0060 @   0.7184 f
  U1978/Z (NBUFFX2)                                               0.0253    0.0613     0.7797 f
  mem_cmd_o[117] (net)                          1       0.8938              0.0000     0.7797 f
  mem_cmd_o[117] (out)                                            0.0253    0.0000 &   0.7797 f
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8797


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0551    0.2235     0.5958 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      13.5252              0.0000     0.5958 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5958 f
  fifo_1__mem_fifo/data_o[60] (net)                    13.5252              0.0000     0.5958 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5958 f
  fifo_lo[100] (net)                                   13.5252              0.0000     0.5958 f
  U1863/IN2 (AND2X1)                                              0.0551   -0.0047 &   0.5911 f
  U1863/Q (AND2X1)                                                0.1566    0.1289 @   0.7200 f
  io_cmd_o[60] (net)                            4      44.2395              0.0000     0.7200 f
  U1864/INP (NBUFFX2)                                             0.1566    0.0040 @   0.7241 f
  U1864/Z (NBUFFX2)                                               0.0275    0.0639     0.7880 f
  mem_cmd_o[60] (net)                           1       2.1390              0.0000     0.7880 f
  mem_cmd_o[60] (out)                                             0.0275   -0.0077 &   0.7803 f
  data arrival time                                                                    0.7803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8803


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0549    0.2234     0.5951 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      13.4643              0.0000     0.5951 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5951 f
  fifo_1__mem_fifo/data_o[61] (net)                    13.4643              0.0000     0.5951 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5951 f
  fifo_lo[101] (net)                                   13.4643              0.0000     0.5951 f
  U1865/IN2 (AND2X1)                                              0.0549   -0.0005 &   0.5946 f
  U1865/Q (AND2X1)                                                0.2525    0.1733 @   0.7680 f
  io_cmd_o[61] (net)                            4      74.5354              0.0000     0.7680 f
  io_cmd_o[61] (out)                                              0.2525    0.0124 @   0.7804 f
  data arrival time                                                                    0.7804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8804


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2211    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0666    0.2308     0.6002 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      18.6407              0.0000     0.6002 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6002 f
  fifo_1__mem_fifo/data_o[116] (net)                   18.6407              0.0000     0.6002 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6002 f
  fifo_lo[156] (net)                                   18.6407              0.0000     0.6002 f
  U1975/IN2 (AND2X1)                                              0.0666   -0.0069 &   0.5933 f
  U1975/Q (AND2X1)                                                0.1555    0.1327 @   0.7260 f
  io_cmd_o[116] (net)                           4      44.7293              0.0000     0.7260 f
  U1976/INP (NBUFFX2)                                             0.1555   -0.0071 @   0.7188 f
  U1976/Z (NBUFFX2)                                               0.0284    0.0646     0.7834 f
  mem_cmd_o[116] (net)                          1       2.8705              0.0000     0.7834 f
  mem_cmd_o[116] (out)                                            0.0284   -0.0023 &   0.7811 f
  data arrival time                                                                    0.7811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8811


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1867    0.0000     0.3779 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1033    0.2461 @   0.6240 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      32.6146              0.0000     0.6240 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[12] (net)                    32.6146              0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.6240 f
  fifo_lo[10] (net)                                    32.6146              0.0000     0.6240 f
  U1780/IN1 (MUX21X1)                                             0.1036   -0.0104 @   0.6136 f
  U1780/Q (MUX21X1)                                               0.2992    0.2125 @   0.8261 f
  io_cmd_o[12] (net)                            4      92.3123              0.0000     0.8261 f
  io_cmd_o[12] (out)                                              0.2992   -0.0448 @   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0558    0.2239     0.5955 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      13.8426              0.0000     0.5955 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[113] (net)                   13.8426              0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5955 f
  fifo_lo[153] (net)                                   13.8426              0.0000     0.5955 f
  U1969/IN2 (AND2X2)                                              0.0558   -0.0055 &   0.5900 f
  U1969/Q (AND2X2)                                                0.2463    0.1691 @   0.7591 f
  io_cmd_o[113] (net)                           4     135.5240              0.0000     0.7591 f
  io_cmd_o[113] (out)                                             0.2463    0.0222 @   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0884    0.2399 @   0.6047 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      28.6316              0.0000     0.6047 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6047 f
  fifo_1__mem_fifo/data_o[2] (net)                     28.6316              0.0000     0.6047 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6047 f
  fifo_lo[50] (net)                                    28.6316              0.0000     0.6047 f
  U1762/IN2 (MUX21X1)                                             0.0884   -0.0011 @   0.6036 f
  U1762/Q (MUX21X1)                                               0.2967    0.2106 @   0.8142 f
  io_cmd_o[2] (net)                             4      91.4632              0.0000     0.8142 f
  io_cmd_o[2] (out)                                               0.2967   -0.0326 @   0.7816 f
  data arrival time                                                                    0.7816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8816


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1579    0.2439 @   0.6078 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.2701              0.0000     0.6078 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[40] (net)                    46.2701              0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6078 r
  fifo_lo[87] (net)                                    46.2701              0.0000     0.6078 r
  U1836/IN2 (MUX21X1)                                             0.1582   -0.0231 @   0.5847 r
  U1836/Q (MUX21X1)                                               0.2729    0.2034 @   0.7881 r
  io_cmd_o[40] (net)                            5      81.0206              0.0000     0.7881 r
  io_cmd_o[40] (out)                                              0.2729   -0.0064 @   0.7817 r
  data arrival time                                                                    0.7817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8817


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0574    0.2250     0.5955 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.5513              0.0000     0.5955 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[110] (net)                   14.5513              0.0000     0.5955 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5955 f
  fifo_lo[150] (net)                                   14.5513              0.0000     0.5955 f
  U1963/IN2 (AND2X1)                                              0.0574   -0.0055 &   0.5900 f
  U1963/Q (AND2X1)                                                0.1512    0.1274 @   0.7173 f
  io_cmd_o[110] (net)                           4      42.8201              0.0000     0.7173 f
  U1964/INP (NBUFFX2)                                             0.1512    0.0044 @   0.7218 f
  U1964/Z (NBUFFX2)                                               0.0258    0.0622     0.7840 f
  mem_cmd_o[110] (net)                          1       0.9795              0.0000     0.7840 f
  mem_cmd_o[110] (out)                                            0.0258   -0.0022 &   0.7818 f
  data arrival time                                                                    0.7818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8818


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.2212    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0434    0.2155     0.5871 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.3601              0.0000     0.5871 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[85] (net)                     8.3601              0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 f
  fifo_lo[125] (net)                                    8.3601              0.0000     0.5871 f
  U1913/IN2 (AND2X1)                                              0.0434   -0.0028 &   0.5843 f
  U1913/Q (AND2X1)                                                0.1904    0.1418 @   0.7261 f
  io_cmd_o[85] (net)                            4      55.3438              0.0000     0.7261 f
  U1914/INP (NBUFFX2)                                             0.1904   -0.0321 @   0.6940 f
  U1914/Z (NBUFFX2)                                               0.0836    0.1012 @   0.7952 f
  mem_cmd_o[85] (net)                           1      41.2508              0.0000     0.7952 f
  mem_cmd_o[85] (out)                                             0.0836   -0.0122 @   0.7831 f
  data arrival time                                                                    0.7831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8831


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0747    0.2122     0.5828 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      18.2592              0.0000     0.5828 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5828 r
  fifo_1__mem_fifo/data_o[81] (net)                    18.2592              0.0000     0.5828 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5828 r
  fifo_lo[121] (net)                                   18.2592              0.0000     0.5828 r
  U1905/IN2 (AND2X1)                                              0.0747   -0.0014 &   0.5814 r
  U1905/Q (AND2X1)                                                0.2128    0.1425 @   0.7239 r
  io_cmd_o[81] (net)                            4      63.7591              0.0000     0.7239 r
  U1906/INP (NBUFFX2)                                             0.2128   -0.0252 @   0.6987 r
  U1906/Z (NBUFFX2)                                               0.0509    0.0937 @   0.7924 r
  mem_cmd_o[81] (net)                           1      15.3968              0.0000     0.7924 r
  mem_cmd_o[81] (out)                                             0.0509   -0.0084 @   0.7840 r
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1226    0.2291 @   0.6080 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      33.8818              0.0000     0.6080 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6080 r
  fifo_0__mem_fifo/data_o[18] (net)                    33.8818              0.0000     0.6080 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6080 r
  fifo_lo[16] (net)                                    33.8818              0.0000     0.6080 r
  U1792/IN1 (MUX21X1)                                             0.1229    0.0027 @   0.6107 r
  U1792/Q (MUX21X1)                                               0.3434    0.2210 @   0.8316 r
  io_cmd_o[18] (net)                            4     103.6069              0.0000     0.8316 r
  io_cmd_o[18] (out)                                              0.3434   -0.0476 @   0.7840 r
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1868    0.0000     0.3785 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1078    0.2258 @   0.6042 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      30.9094              0.0000     0.6042 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6042 r
  fifo_0__mem_fifo/data_o[44] (net)                    30.9094              0.0000     0.6042 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6042 r
  fifo_lo[42] (net)                                    30.9094              0.0000     0.6042 r
  U1844/IN1 (MUX21X2)                                             0.1079   -0.0012 @   0.6030 r
  U1844/Q (MUX21X2)                                               0.2462    0.1812 @   0.7842 r
  io_cmd_o[44] (net)                            4     129.9177              0.0000     0.7842 r
  io_cmd_o[44] (out)                                              0.2462   -0.0001 @   0.7842 r
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8842


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0551    0.2017     0.5741 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      10.8136              0.0000     0.5741 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5741 r
  fifo_1__mem_fifo/data_o[64] (net)                    10.8136              0.0000     0.5741 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5741 r
  fifo_lo[104] (net)                                   10.8136              0.0000     0.5741 r
  U1871/IN2 (AND2X1)                                              0.0551   -0.0007 &   0.5733 r
  U1871/Q (AND2X1)                                                0.1649    0.1190 @   0.6923 r
  io_cmd_o[64] (net)                            4      47.3400              0.0000     0.6923 r
  U1872/INP (NBUFFX2)                                             0.1654   -0.0098 @   0.6825 r
  U1872/Z (NBUFFX2)                                               0.1825    0.1353 @   0.8178 r
  mem_cmd_o[64] (net)                           1      99.3491              0.0000     0.8178 r
  mem_cmd_o[64] (out)                                             0.1825   -0.0336 @   0.7842 r
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8842


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2212    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0720    0.2341     0.6039 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      21.0155              0.0000     0.6039 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6039 f
  fifo_1__mem_fifo/data_o[121] (net)                   21.0155              0.0000     0.6039 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6039 f
  fifo_lo[161] (net)                                   21.0155              0.0000     0.6039 f
  U1985/IN2 (AND2X1)                                              0.0720   -0.0102 &   0.5937 f
  U1985/Q (AND2X1)                                                0.1423    0.1267 @   0.7204 f
  io_cmd_o[121] (net)                           4      40.3517              0.0000     0.7204 f
  U1986/INP (NBUFFX2)                                             0.1423   -0.0021 @   0.7183 f
  U1986/Z (NBUFFX2)                                               0.0307    0.0658     0.7842 f
  mem_cmd_o[121] (net)                          1       5.1917              0.0000     0.7842 f
  mem_cmd_o[121] (out)                                            0.0307    0.0001 &   0.7842 f
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8842


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1696    0.0000     0.3587 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1010    0.2450 @   0.6037 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      32.5079              0.0000     0.6037 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6037 f
  fifo_0__mem_fifo/data_o[40] (net)                    32.5079              0.0000     0.6037 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6037 f
  fifo_lo[38] (net)                                    32.5079              0.0000     0.6037 f
  U1836/IN1 (MUX21X1)                                             0.1010   -0.0070 @   0.5967 f
  U1836/Q (MUX21X1)                                               0.2602    0.1949 @   0.7916 f
  io_cmd_o[40] (net)                            5      79.4951              0.0000     0.7916 f
  io_cmd_o[40] (out)                                              0.2602   -0.0066 @   0.7849 f
  data arrival time                                                                    0.7849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8849


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0743    0.2078     0.5720 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      18.0907              0.0000     0.5720 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5720 r
  fifo_1__mem_fifo/data_o[54] (net)                    18.0907              0.0000     0.5720 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5720 r
  fifo_lo[97] (net)                                    18.0907              0.0000     0.5720 r
  U1856/IN2 (AND2X1)                                              0.0743   -0.0051 &   0.5669 r
  U1856/Q (AND2X1)                                                0.4368    0.2183 @   0.7852 r
  io_cmd_o[54] (net)                            4     131.5615              0.0000     0.7852 r
  io_cmd_o[54] (out)                                              0.4368   -0.0001 @   0.7851 r
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8851


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0910    0.2395     0.5884 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      29.3294              0.0000     0.5884 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5884 f
  fifo_1__mem_fifo/data_o[21] (net)                    29.3294              0.0000     0.5884 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5884 f
  fifo_lo[68] (net)                                    29.3294              0.0000     0.5884 f
  U1798/IN2 (MUX21X1)                                             0.0910   -0.0010 &   0.5874 f
  U1798/Q (MUX21X1)                                               0.3055    0.2137 @   0.8010 f
  io_cmd_o[21] (net)                            4      93.9826              0.0000     0.8010 f
  io_cmd_o[21] (out)                                              0.3055   -0.0156 @   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8855


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0438    0.2158     0.5856 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.5368              0.0000     0.5856 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5856 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.5368              0.0000     0.5856 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5856 f
  fifo_lo[133] (net)                                    8.5368              0.0000     0.5856 f
  U1929/IN2 (AND2X1)                                              0.0438   -0.0021 &   0.5836 f
  U1929/Q (AND2X1)                                                0.1688    0.1326 @   0.7162 f
  io_cmd_o[93] (net)                            4      48.1891              0.0000     0.7162 f
  U1930/INP (NBUFFX2)                                             0.1688    0.0053 @   0.7214 f
  U1930/Z (NBUFFX2)                                               0.0271    0.0641     0.7855 f
  mem_cmd_o[93] (net)                           1       1.2859              0.0000     0.7855 f
  mem_cmd_o[93] (out)                                             0.0271    0.0000 &   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8855


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.2212    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0624    0.2282     0.5981 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      16.7816              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[89] (net)                    16.7816              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[129] (net)                                   16.7816              0.0000     0.5981 f
  U1921/IN2 (AND2X1)                                              0.0624   -0.0065 &   0.5915 f
  U1921/Q (AND2X1)                                                0.1516    0.1287 @   0.7202 f
  io_cmd_o[89] (net)                            4      42.9481              0.0000     0.7202 f
  U1922/INP (NBUFFX2)                                             0.1516    0.0051 @   0.7253 f
  U1922/Z (NBUFFX2)                                               0.0260    0.0623     0.7876 f
  mem_cmd_o[89] (net)                           1       1.0534              0.0000     0.7876 f
  mem_cmd_o[89] (out)                                             0.0260   -0.0020 &   0.7856 f
  data arrival time                                                                    0.7856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8856


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0615    0.2276     0.5982 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      16.3549              0.0000     0.5982 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5982 f
  fifo_1__mem_fifo/data_o[103] (net)                   16.3549              0.0000     0.5982 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5982 f
  fifo_lo[143] (net)                                   16.3549              0.0000     0.5982 f
  U1949/IN2 (AND2X1)                                              0.0615   -0.0047 &   0.5936 f
  U1949/Q (AND2X1)                                                0.1616    0.1330 @   0.7266 f
  io_cmd_o[103] (net)                           4      45.8826              0.0000     0.7266 f
  U1950/INP (NBUFFX2)                                             0.1616   -0.0072 @   0.7194 f
  U1950/Z (NBUFFX2)                                               0.0310    0.0671     0.7865 f
  mem_cmd_o[103] (net)                          1       4.7381              0.0000     0.7865 f
  mem_cmd_o[103] (out)                                            0.0310    0.0001 &   0.7866 f
  data arrival time                                                                    0.7866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8866


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0873    0.2407 @   0.6196 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      28.1591              0.0000     0.6196 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6196 f
  fifo_0__mem_fifo/data_o[8] (net)                     28.1591              0.0000     0.6196 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6196 f
  fifo_lo[6] (net)                                     28.1591              0.0000     0.6196 f
  U1772/IN1 (MUX21X1)                                             0.0874   -0.0011 @   0.6185 f
  U1772/Q (MUX21X1)                                               0.3011    0.2102 @   0.8287 f
  io_cmd_o[8] (net)                             4      92.7830              0.0000     0.8287 f
  io_cmd_o[8] (out)                                               0.3011   -0.0418 @   0.7869 f
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2219    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0597    0.2265     0.5976 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      15.5585              0.0000     0.5976 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5976 f
  fifo_1__mem_fifo/data_o[111] (net)                   15.5585              0.0000     0.5976 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5976 f
  fifo_lo[151] (net)                                   15.5585              0.0000     0.5976 f
  U1965/IN2 (AND2X1)                                              0.0597   -0.0079 &   0.5897 f
  U1965/Q (AND2X1)                                                0.1578    0.1310 @   0.7207 f
  io_cmd_o[111] (net)                           4      44.8032              0.0000     0.7207 f
  U1966/INP (NBUFFX2)                                             0.1578   -0.0054 @   0.7153 f
  U1966/Z (NBUFFX2)                                               0.0442    0.0780     0.7933 f
  mem_cmd_o[111] (net)                          1      15.3753              0.0000     0.7933 f
  mem_cmd_o[111] (out)                                            0.0442   -0.0064 &   0.7869 f
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1698    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1641    0.2472 @   0.6109 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      48.6830              0.0000     0.6109 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6109 r
  fifo_1__mem_fifo/data_o[26] (net)                    48.6830              0.0000     0.6109 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6109 r
  fifo_lo[73] (net)                                    48.6830              0.0000     0.6109 r
  U1808/IN2 (MUX21X1)                                             0.1643   -0.0398 @   0.5711 r
  U1808/Q (MUX21X1)                                               0.3524    0.2333 @   0.8044 r
  io_cmd_o[26] (net)                            5     106.1695              0.0000     0.8044 r
  io_cmd_o[26] (out)                                              0.3524   -0.0173 @   0.7871 r
  data arrival time                                                                    0.7871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8871


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0642    0.2249     0.5853 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.5245              0.0000     0.5853 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5853 f
  fifo_0__mem_fifo/data_o[26] (net)                    17.5245              0.0000     0.5853 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5853 f
  fifo_lo[24] (net)                                    17.5245              0.0000     0.5853 f
  U1808/IN1 (MUX21X1)                                             0.0642   -0.0028 &   0.5826 f
  U1808/Q (MUX21X1)                                               0.3406    0.2228 @   0.8053 f
  io_cmd_o[26] (net)                            5     105.3657              0.0000     0.8053 f
  io_cmd_o[26] (out)                                              0.3406   -0.0180 @   0.7873 f
  data arrival time                                                                    0.7873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8873


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1210    0.2552 @   0.6193 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      40.5770              0.0000     0.6193 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[24] (net)                    40.5770              0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6193 f
  fifo_lo[71] (net)                                    40.5770              0.0000     0.6193 f
  U1804/IN2 (MUX21X1)                                             0.1210   -0.0249 @   0.5944 f
  U1804/Q (MUX21X1)                                               0.2715    0.2052 @   0.7995 f
  io_cmd_o[24] (net)                            5      83.2266              0.0000     0.7995 f
  io_cmd_o[24] (out)                                              0.2715   -0.0120 @   0.7876 f
  data arrival time                                                                    0.7876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8876


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1869    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1039    0.2240 @   0.6035 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      29.4961              0.0000     0.6035 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6035 r
  fifo_0__mem_fifo/data_o[7] (net)                     29.4961              0.0000     0.6035 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6035 r
  fifo_lo[5] (net)                                     29.4961              0.0000     0.6035 r
  U1770/IN1 (MUX21X1)                                             0.1040   -0.0018 @   0.6017 r
  U1770/Q (MUX21X1)                                               0.3417    0.2163 @   0.8180 r
  io_cmd_o[7] (net)                             4     103.0692              0.0000     0.8180 r
  U1771/INP (NBUFFX2)                                             0.3417   -0.1208 @   0.6972 r
  U1771/Z (NBUFFX2)                                               0.0441    0.0982     0.7954 r
  mem_cmd_o[7] (net)                            1       4.4773              0.0000     0.7954 r
  mem_cmd_o[7] (out)                                              0.0441   -0.0075 &   0.7878 r
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1697    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0732    0.2305     0.5905 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2      21.5325              0.0000     0.5905 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5905 f
  fifo_0__mem_fifo/data_o[28] (net)                    21.5325              0.0000     0.5905 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5905 f
  fifo_lo[26] (net)                                    21.5325              0.0000     0.5905 f
  U1812/IN1 (MUX21X1)                                             0.0732   -0.0061 &   0.5844 f
  U1812/Q (MUX21X1)                                               0.2367    0.1810 @   0.7654 f
  io_cmd_o[28] (net)                            4      72.1127              0.0000     0.7654 f
  U1813/INP (NBUFFX2)                                             0.2367   -0.0401 @   0.7253 f
  U1813/Z (NBUFFX2)                                               0.0325    0.0720     0.7973 f
  mem_cmd_o[28] (net)                           1       3.1078              0.0000     0.7973 f
  mem_cmd_o[28] (out)                                             0.0325   -0.0092 &   0.7881 f
  data arrival time                                                                    0.7881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8881


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1703    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1186    0.2541 @   0.6144 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      39.6743              0.0000     0.6144 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6144 f
  fifo_0__mem_fifo/data_o[21] (net)                    39.6743              0.0000     0.6144 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6144 f
  fifo_lo[19] (net)                                    39.6743              0.0000     0.6144 f
  U1798/IN1 (MUX21X1)                                             0.1186   -0.0269 @   0.5875 f
  U1798/Q (MUX21X1)                                               0.3055    0.2163 @   0.8039 f
  io_cmd_o[21] (net)                            4      93.9826              0.0000     0.8039 f
  io_cmd_o[21] (out)                                              0.3055   -0.0156 @   0.7883 f
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0454    0.2169     0.5892 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.2555              0.0000     0.5892 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5892 f
  fifo_1__mem_fifo/data_o[106] (net)                    9.2555              0.0000     0.5892 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5892 f
  fifo_lo[146] (net)                                    9.2555              0.0000     0.5892 f
  U1955/IN2 (AND2X1)                                              0.0454   -0.0028 &   0.5864 f
  U1955/Q (AND2X1)                                                0.0673    0.0825     0.6689 f
  n2623 (net)                                   1      16.3864              0.0000     0.6689 f
  icc_place1888/INP (NBUFFX2)                                     0.0673   -0.0107 &   0.6582 f
  icc_place1888/Z (NBUFFX2)                                       0.2736    0.1435 @   0.8017 f
  mem_cmd_o[106] (net)                          4     160.2974              0.0000     0.8017 f
  mem_cmd_o[106] (out)                                            0.2736   -0.0132 @   0.7885 f
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8885


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0822    0.2118     0.5720 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      21.0819              0.0000     0.5720 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[29] (net)                    21.0819              0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5720 r
  fifo_lo[27] (net)                                    21.0819              0.0000     0.5720 r
  U1814/IN1 (MUX21X1)                                             0.0822   -0.0108 &   0.5612 r
  U1814/Q (MUX21X1)                                               0.3064    0.1993 @   0.7605 r
  io_cmd_o[29] (net)                            4      92.1590              0.0000     0.7605 r
  U1815/INP (NBUFFX2)                                             0.3064   -0.0628 @   0.6977 r
  U1815/Z (NBUFFX2)                                               0.0456    0.0971     0.7948 r
  mem_cmd_o[29] (net)                           1       7.0647              0.0000     0.7948 r
  mem_cmd_o[29] (out)                                             0.0456   -0.0063 &   0.7885 r
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8885


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1341    0.2627 @   0.6269 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      46.3236              0.0000     0.6269 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6269 f
  fifo_1__mem_fifo/data_o[42] (net)                    46.3236              0.0000     0.6269 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6269 f
  fifo_lo[89] (net)                                    46.3236              0.0000     0.6269 f
  U1840/IN2 (MUX21X1)                                             0.1341   -0.0206 @   0.6063 f
  U1840/Q (MUX21X1)                                               0.2732    0.2075 @   0.8138 f
  io_cmd_o[42] (net)                            5      83.6822              0.0000     0.8138 f
  io_cmd_o[42] (out)                                              0.2732   -0.0252 @   0.7887 f
  data arrival time                                                                    0.7887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.2212    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0353    0.2092     0.5811 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       4.8389              0.0000     0.5811 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[88] (net)                     4.8389              0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5811 f
  fifo_lo[128] (net)                                    4.8389              0.0000     0.5811 f
  U1919/IN2 (AND2X1)                                              0.0353    0.0000 &   0.5812 f
  U1919/Q (AND2X1)                                                0.1814    0.1366 @   0.7177 f
  io_cmd_o[88] (net)                            4      51.9920              0.0000     0.7177 f
  U1920/INP (NBUFFX2)                                             0.1814    0.0045 @   0.7222 f
  U1920/Z (NBUFFX2)                                               0.0293    0.0666     0.7888 f
  mem_cmd_o[88] (net)                           1       2.6460              0.0000     0.7888 f
  mem_cmd_o[88] (out)                                             0.0293    0.0000 &   0.7889 f
  data arrival time                                                                    0.7889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8889


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2212    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0768    0.2370     0.6074 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      23.1158              0.0000     0.6074 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[118] (net)                   23.1158              0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6074 f
  fifo_lo[158] (net)                                   23.1158              0.0000     0.6074 f
  U1979/IN2 (AND2X1)                                              0.0768   -0.0144 &   0.5930 f
  U1979/Q (AND2X1)                                                0.1471    0.1289 @   0.7218 f
  io_cmd_o[118] (net)                           4      41.3583              0.0000     0.7218 f
  U1980/INP (NBUFFX2)                                             0.1471    0.0050 @   0.7268 f
  U1980/Z (NBUFFX2)                                               0.0271    0.0631     0.7899 f
  mem_cmd_o[118] (net)                          1       2.1594              0.0000     0.7899 f
  mem_cmd_o[118] (out)                                            0.0271   -0.0010 &   0.7889 f
  data arrival time                                                                    0.7889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8889


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0649    0.2297     0.6003 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      17.8895              0.0000     0.6003 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6003 f
  fifo_1__mem_fifo/data_o[100] (net)                   17.8895              0.0000     0.6003 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6003 f
  fifo_lo[140] (net)                                   17.8895              0.0000     0.6003 f
  U1943/IN2 (AND2X1)                                              0.0649   -0.0073 &   0.5930 f
  U1943/Q (AND2X1)                                                0.1493    0.1279 @   0.7210 f
  io_cmd_o[100] (net)                           4      42.1318              0.0000     0.7210 f
  U1944/INP (NBUFFX2)                                             0.1493    0.0041 @   0.7251 f
  U1944/Z (NBUFFX2)                                               0.0288    0.0646     0.7897 f
  mem_cmd_o[100] (net)                          1       3.4346              0.0000     0.7897 f
  mem_cmd_o[100] (out)                                            0.0288   -0.0007 &   0.7890 f
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8890


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0750    0.2359     0.6065 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      22.3244              0.0000     0.6065 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6065 f
  fifo_1__mem_fifo/data_o[119] (net)                   22.3244              0.0000     0.6065 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6065 f
  fifo_lo[159] (net)                                   22.3244              0.0000     0.6065 f
  U1981/IN2 (AND2X1)                                              0.0750   -0.0125 &   0.5940 f
  U1981/Q (AND2X1)                                                0.1473    0.1287 @   0.7227 f
  io_cmd_o[119] (net)                           4      41.4421              0.0000     0.7227 f
  U1982/INP (NBUFFX2)                                             0.1473    0.0050 @   0.7277 f
  U1982/Z (NBUFFX2)                                               0.0287    0.0644     0.7921 f
  mem_cmd_o[119] (net)                          1       3.4105              0.0000     0.7921 f
  mem_cmd_o[119] (out)                                            0.0287   -0.0026 &   0.7895 f
  data arrival time                                                                    0.7895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8895


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1211    0.2287 @   0.5929 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      34.1866              0.0000     0.5929 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5929 r
  fifo_1__mem_fifo/data_o[51] (net)                    34.1866              0.0000     0.5929 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5929 r
  fifo_lo[94] (net)                                    34.1866              0.0000     0.5929 r
  U1850/IN2 (MUX21X1)                                             0.1211    0.0009 @   0.5938 r
  U1850/Q (MUX21X1)                                               0.3132    0.2104 @   0.8041 r
  io_cmd_o[51] (net)                            4      93.5363              0.0000     0.8041 r
  io_cmd_o[51] (out)                                              0.3132   -0.0145 @   0.7896 r
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8896


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0524    0.2217     0.5932 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.3526              0.0000     0.5932 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5932 f
  fifo_1__mem_fifo/data_o[67] (net)                    12.3526              0.0000     0.5932 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5932 f
  fifo_lo[107] (net)                                   12.3526              0.0000     0.5932 f
  U1877/IN2 (AND2X1)                                              0.0524   -0.0056 &   0.5877 f
  U1877/Q (AND2X1)                                                0.1683    0.1346 @   0.7223 f
  io_cmd_o[67] (net)                            4      48.1467              0.0000     0.7223 f
  U1878/INP (NBUFFX2)                                             0.1683    0.0032 @   0.7255 f
  U1878/Z (NBUFFX2)                                               0.0281    0.0649     0.7904 f
  mem_cmd_o[67] (net)                           1       2.1070              0.0000     0.7904 f
  mem_cmd_o[67] (out)                                             0.0281   -0.0006 &   0.7898 f
  data arrival time                                                                    0.7898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8898


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1868    0.0000     0.3785 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1315    0.2330 @   0.6115 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      36.9229              0.0000     0.6115 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[51] (net)                    36.9229              0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6115 r
  fifo_lo[45] (net)                                    36.9229              0.0000     0.6115 r
  U1850/IN1 (MUX21X1)                                             0.1318   -0.0174 @   0.5942 r
  U1850/Q (MUX21X1)                                               0.3132    0.2104 @   0.8045 r
  io_cmd_o[51] (net)                            4      93.5363              0.0000     0.8045 r
  io_cmd_o[51] (out)                                              0.3132   -0.0145 @   0.7900 r
  data arrival time                                                                    0.7900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8900


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1081    0.2492 @   0.6133 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      35.7620              0.0000     0.6133 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6133 f
  fifo_1__mem_fifo/data_o[44] (net)                    35.7620              0.0000     0.6133 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6133 f
  fifo_lo[91] (net)                                    35.7620              0.0000     0.6133 f
  U1844/IN2 (MUX21X2)                                             0.1081   -0.0079 @   0.6054 f
  U1844/Q (MUX21X2)                                               0.2382    0.1859 @   0.7913 f
  io_cmd_o[44] (net)                            4     129.1720              0.0000     0.7913 f
  io_cmd_o[44] (out)                                              0.2382   -0.0009 @   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8905


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2220    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0699    0.2329     0.6036 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      20.0904              0.0000     0.6036 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6036 f
  fifo_1__mem_fifo/data_o[65] (net)                    20.0904              0.0000     0.6036 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6036 f
  fifo_lo[105] (net)                                   20.0904              0.0000     0.6036 f
  U1873/IN2 (AND2X1)                                              0.0699   -0.0120 &   0.5916 f
  U1873/Q (AND2X1)                                                0.1878    0.1507 @   0.7423 f
  io_cmd_o[65] (net)                            4      55.5359              0.0000     0.7423 f
  U1874/INP (NBUFFX2)                                             0.1878   -0.0233 @   0.7190 f
  U1874/Z (NBUFFX2)                                               0.0381    0.0745     0.7935 f
  mem_cmd_o[65] (net)                           1       9.4476              0.0000     0.7935 f
  mem_cmd_o[65] (out)                                             0.0381   -0.0029 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1154    0.2531 @   0.6178 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      38.6729              0.0000     0.6178 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[17] (net)                    38.6729              0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6178 f
  fifo_lo[64] (net)                                    38.6729              0.0000     0.6178 f
  U1790/IN2 (MUX21X1)                                             0.1154   -0.0105 @   0.6074 f
  U1790/Q (MUX21X1)                                               0.3539    0.2384 @   0.8458 f
  io_cmd_o[17] (net)                            4     109.6741              0.0000     0.8458 f
  io_cmd_o[17] (out)                                              0.3539   -0.0551 @   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0502    0.1990     0.5711 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.9610              0.0000     0.5711 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5711 r
  fifo_1__mem_fifo/data_o[80] (net)                     8.9610              0.0000     0.5711 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5711 r
  fifo_lo[120] (net)                                    8.9610              0.0000     0.5711 r
  U1903/IN2 (AND2X1)                                              0.0502   -0.0007 &   0.5704 r
  U1903/Q (AND2X1)                                                0.2093    0.1363 @   0.7067 r
  io_cmd_o[80] (net)                            4      61.6902              0.0000     0.7067 r
  U1904/INP (NBUFFX2)                                             0.2101   -0.0178 @   0.6889 r
  U1904/Z (NBUFFX2)                                               0.1096    0.1200 @   0.8089 r
  mem_cmd_o[80] (net)                           1      54.7242              0.0000     0.8089 r
  mem_cmd_o[80] (out)                                             0.1096   -0.0178 @   0.7911 r
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8911


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0495    0.2197     0.5914 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.0495              0.0000     0.5914 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5914 f
  fifo_1__mem_fifo/data_o[68] (net)                    11.0495              0.0000     0.5914 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5914 f
  fifo_lo[108] (net)                                   11.0495              0.0000     0.5914 f
  U1879/IN2 (AND2X1)                                              0.0495   -0.0039 &   0.5875 f
  U1879/Q (AND2X1)                                                0.1514    0.1253 @   0.7127 f
  io_cmd_o[68] (net)                            4      42.7182              0.0000     0.7127 f
  U1880/INP (NBUFFX2)                                             0.1514   -0.0081 @   0.7046 f
  U1880/Z (NBUFFX2)                                               0.1158    0.1114 @   0.8160 f
  mem_cmd_o[68] (net)                           1      63.5220              0.0000     0.8160 f
  mem_cmd_o[68] (out)                                             0.1158   -0.0246 @   0.7914 f
  data arrival time                                                                    0.7914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8914


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1195    0.2279 @   0.6066 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      32.8928              0.0000     0.6066 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6066 r
  fifo_0__mem_fifo/data_o[52] (net)                    32.8928              0.0000     0.6066 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6066 r
  fifo_lo[46] (net)                                    32.8928              0.0000     0.6066 r
  U1852/IN1 (MUX21X1)                                             0.1197   -0.0033 @   0.6033 r
  U1852/Q (MUX21X1)                                               0.3643    0.2269 @   0.8301 r
  io_cmd_o[52] (net)                            4     109.8609              0.0000     0.8301 r
  io_cmd_o[52] (out)                                              0.3643   -0.0377 @   0.7924 r
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8924


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1067    0.2468 @   0.6073 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      34.2053              0.0000     0.6073 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6073 f
  fifo_0__mem_fifo/data_o[4] (net)                     34.2053              0.0000     0.6073 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6073 f
  fifo_lo[2] (net)                                     34.2053              0.0000     0.6073 f
  U1764/IN1 (MUX21X1)                                             0.1069   -0.0155 @   0.5918 f
  U1764/Q (MUX21X1)                                               0.2897    0.2088 @   0.8006 f
  io_cmd_o[4] (net)                             4      89.1809              0.0000     0.8006 f
  io_cmd_o[4] (out)                                               0.2897   -0.0077 @   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8929


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1213    0.2565 @   0.6212 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      41.4142              0.0000     0.6212 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6212 f
  fifo_1__mem_fifo/data_o[7] (net)                     41.4142              0.0000     0.6212 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6212 f
  fifo_lo[54] (net)                                    41.4142              0.0000     0.6212 f
  U1770/IN2 (MUX21X1)                                             0.1213   -0.0133 @   0.6079 f
  U1770/Q (MUX21X1)                                               0.3301    0.2305 @   0.8384 f
  io_cmd_o[7] (net)                             4     102.3234              0.0000     0.8384 f
  U1771/INP (NBUFFX2)                                             0.3301   -0.1182 @   0.7202 f
  U1771/Z (NBUFFX2)                                               0.0382    0.0793     0.7996 f
  mem_cmd_o[7] (net)                            1       4.4773              0.0000     0.7996 f
  mem_cmd_o[7] (out)                                              0.0382   -0.0066 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8930


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0528    0.2005     0.5729 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       9.9641              0.0000     0.5729 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 r
  fifo_1__mem_fifo/data_o[58] (net)                     9.9641              0.0000     0.5729 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 r
  fifo_lo[98] (net)                                     9.9641              0.0000     0.5729 r
  U1858/IN2 (AND2X1)                                              0.0528   -0.0005 &   0.5724 r
  U1858/Q (AND2X1)                                                0.2004    0.1352 @   0.7076 r
  io_cmd_o[58] (net)                            4      59.9579              0.0000     0.7076 r
  U1859/INP (NBUFFX2)                                             0.2004   -0.0073 @   0.7003 r
  U1859/Z (NBUFFX2)                                               0.0815    0.1056 @   0.8059 r
  mem_cmd_o[58] (net)                           1      35.6282              0.0000     0.8059 r
  mem_cmd_o[58] (out)                                             0.0820   -0.0125 @   0.7935 r
  data arrival time                                                                    0.7935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1073    0.2490 @   0.6138 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      35.6089              0.0000     0.6138 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6138 f
  fifo_1__mem_fifo/data_o[18] (net)                    35.6089              0.0000     0.6138 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6138 f
  fifo_lo[65] (net)                                    35.6089              0.0000     0.6138 f
  U1792/IN2 (MUX21X1)                                             0.1073   -0.0006 @   0.6132 f
  U1792/Q (MUX21X1)                                               0.3320    0.2288 @   0.8420 f
  io_cmd_o[18] (net)                            4     102.8612              0.0000     0.8420 f
  io_cmd_o[18] (out)                                              0.3320   -0.0483 @   0.7937 f
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3585     0.3585
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1696    0.0000     0.3585 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1029    0.2221 @   0.5806 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      29.1364              0.0000     0.5806 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5806 r
  fifo_0__mem_fifo/data_o[43] (net)                    29.1364              0.0000     0.5806 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5806 r
  fifo_lo[41] (net)                                    29.1364              0.0000     0.5806 r
  U1842/IN1 (MUX21X1)                                             0.1029   -0.0054 @   0.5752 r
  U1842/Q (MUX21X1)                                               0.4325    0.2469 @   0.8221 r
  io_cmd_o[43] (net)                            5     130.7518              0.0000     0.8221 r
  io_cmd_o[43] (out)                                              0.4325   -0.0282 @   0.7938 r
  data arrival time                                                                    0.7938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8938


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1156    0.2522 @   0.6164 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      38.3101              0.0000     0.6164 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[22] (net)                    38.3101              0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6164 f
  fifo_lo[69] (net)                                    38.3101              0.0000     0.6164 f
  U1800/IN2 (MUX21X1)                                             0.1156   -0.0085 @   0.6078 f
  U1800/Q (MUX21X1)                                               0.2633    0.2005 @   0.8083 f
  io_cmd_o[22] (net)                            4      80.4989              0.0000     0.8083 f
  io_cmd_o[22] (out)                                              0.2633   -0.0144 @   0.7940 f
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8940


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0651    0.2255     0.5843 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      17.9197              0.0000     0.5843 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5843 f
  fifo_0__mem_fifo/data_o[34] (net)                    17.9197              0.0000     0.5843 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5843 f
  fifo_lo[32] (net)                                    17.9197              0.0000     0.5843 f
  U1824/IN1 (MUX21X1)                                             0.0651    0.0010 &   0.5853 f
  U1824/Q (MUX21X1)                                               0.2781    0.1965 @   0.7818 f
  io_cmd_o[34] (net)                            4      85.2271              0.0000     0.7818 f
  io_cmd_o[34] (out)                                              0.2781    0.0126 @   0.7944 f
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8944


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0554    0.2019     0.5735 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      10.9329              0.0000     0.5735 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5735 r
  fifo_1__mem_fifo/data_o[82] (net)                    10.9329              0.0000     0.5735 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5735 r
  fifo_lo[122] (net)                                   10.9329              0.0000     0.5735 r
  U1907/IN2 (AND2X1)                                              0.0554    0.0003 &   0.5738 r
  U1907/Q (AND2X1)                                                0.2125    0.1391 @   0.7129 r
  io_cmd_o[82] (net)                            4      63.3926              0.0000     0.7129 r
  U1908/INP (NBUFFX2)                                             0.2125   -0.0129 @   0.7000 r
  U1908/Z (NBUFFX2)                                               0.0832    0.1087 @   0.8087 r
  mem_cmd_o[82] (net)                           1      36.1951              0.0000     0.8087 r
  mem_cmd_o[82] (out)                                             0.0837   -0.0141 @   0.7947 r
  data arrival time                                                                    0.7947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1730    0.2492 @   0.6139 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      50.8165              0.0000     0.6139 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6139 r
  fifo_1__mem_fifo/data_o[11] (net)                    50.8165              0.0000     0.6139 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6139 r
  fifo_lo[58] (net)                                    50.8165              0.0000     0.6139 r
  U1778/IN2 (MUX21X1)                                             0.1735   -0.0424 @   0.5714 r
  U1778/Q (MUX21X1)                                               0.3417    0.2296 @   0.8011 r
  io_cmd_o[11] (net)                            4     102.2822              0.0000     0.8011 r
  io_cmd_o[11] (out)                                              0.3417   -0.0062 @   0.7949 r
  data arrival time                                                                    0.7949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0802    0.2150     0.5848 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      20.3389              0.0000     0.5848 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[112] (net)                   20.3389              0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5848 r
  fifo_lo[152] (net)                                   20.3389              0.0000     0.5848 r
  U1967/IN2 (AND2X1)                                              0.0802   -0.0109 &   0.5738 r
  U1967/Q (AND2X1)                                                0.2573    0.1597 @   0.7336 r
  io_cmd_o[112] (net)                           4      77.5472              0.0000     0.7336 r
  U1968/INP (NBUFFX2)                                             0.2573   -0.0315 @   0.7020 r
  U1968/Z (NBUFFX2)                                               0.0637    0.1074 @   0.8095 r
  mem_cmd_o[112] (net)                          1      24.1869              0.0000     0.8095 r
  mem_cmd_o[112] (out)                                            0.0638   -0.0144 @   0.7951 r
  data arrival time                                                                    0.7951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8951


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1463    0.2694 @   0.6341 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      51.4872              0.0000     0.6341 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6341 f
  fifo_1__mem_fifo/data_o[46] (net)                    51.4872              0.0000     0.6341 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6341 f
  fifo_lo[93] (net)                                    51.4872              0.0000     0.6341 f
  U1848/IN2 (MUX21X1)                                             0.1463   -0.0128 @   0.6213 f
  U1848/Q (MUX21X1)                                               0.2471    0.1988 @   0.8201 f
  io_cmd_o[46] (net)                            4      75.5600              0.0000     0.8201 f
  io_cmd_o[46] (out)                                              0.2471   -0.0245 @   0.7957 f
  data arrival time                                                                    0.7957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8957


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3601     0.3601
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1703    0.0000     0.3601 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0822    0.2119     0.5720 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      21.1010              0.0000     0.5720 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[46] (net)                    21.1010              0.0000     0.5720 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5720 r
  fifo_lo[44] (net)                                    21.1010              0.0000     0.5720 r
  U1848/IN1 (MUX21X1)                                             0.0822   -0.0123 &   0.5597 r
  U1848/Q (MUX21X1)                                               0.2561    0.1808 @   0.7405 r
  io_cmd_o[46] (net)                            4      76.3057              0.0000     0.7405 r
  U1849/INP (NBUFFX2)                                             0.2561   -0.0236 @   0.7169 r
  U1849/Z (NBUFFX2)                                               0.0390    0.0879     0.8048 r
  mem_cmd_o[46] (net)                           1       3.7426              0.0000     0.8048 r
  mem_cmd_o[46] (out)                                             0.0390   -0.0085 &   0.7962 r
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8962


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2221    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0619    0.2280     0.5997 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      16.5655              0.0000     0.5997 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[69] (net)                    16.5655              0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5997 f
  fifo_lo[109] (net)                                   16.5655              0.0000     0.5997 f
  U1881/IN2 (AND2X1)                                              0.0619   -0.0068 &   0.5929 f
  U1881/Q (AND2X1)                                                0.1582    0.1323 @   0.7252 f
  io_cmd_o[69] (net)                            4      45.2055              0.0000     0.7252 f
  U1882/INP (NBUFFX2)                                             0.1582    0.0053 @   0.7305 f
  U1882/Z (NBUFFX2)                                               0.0332    0.0688     0.7994 f
  mem_cmd_o[69] (net)                           1       6.6381              0.0000     0.7994 f
  mem_cmd_o[69] (out)                                             0.0332   -0.0030 &   0.7963 f
  data arrival time                                                                    0.7963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8963


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1696    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0763    0.2088     0.5691 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.8558              0.0000     0.5691 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5691 r
  fifo_0__mem_fifo/data_o[45] (net)                    18.8558              0.0000     0.5691 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5691 r
  fifo_lo[43] (net)                                    18.8558              0.0000     0.5691 r
  U1846/IN1 (MUX21X1)                                             0.0763   -0.0082 &   0.5609 r
  U1846/Q (MUX21X1)                                               0.4054    0.2305 @   0.7914 r
  io_cmd_o[45] (net)                            4     122.0708              0.0000     0.7914 r
  io_cmd_o[45] (out)                                              0.4054    0.0049 @   0.7964 r
  data arrival time                                                                    0.7964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8964


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1332    0.2624 @   0.6270 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      46.0767              0.0000     0.6270 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6270 f
  fifo_1__mem_fifo/data_o[36] (net)                    46.0767              0.0000     0.6270 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6270 f
  fifo_lo[83] (net)                                    46.0767              0.0000     0.6270 f
  U1828/IN2 (MUX21X1)                                             0.1332   -0.0229 @   0.6041 f
  U1828/Q (MUX21X1)                                               0.2682    0.2059 @   0.8100 f
  io_cmd_o[36] (net)                            5      82.2370              0.0000     0.8100 f
  io_cmd_o[36] (out)                                              0.2682   -0.0130 @   0.7969 f
  data arrival time                                                                    0.7969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8969


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0595    0.2042     0.5756 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      12.4995              0.0000     0.5756 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[107] (net)                   12.4995              0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5756 r
  fifo_lo[147] (net)                                   12.4995              0.0000     0.5756 r
  U1957/IN2 (AND2X1)                                              0.0595   -0.0092 &   0.5664 r
  U1957/Q (AND2X1)                                                0.2001    0.1346 @   0.7010 r
  io_cmd_o[107] (net)                           4      59.3230              0.0000     0.7010 r
  U1958/INP (NBUFFX2)                                             0.2001    0.0083 @   0.7093 r
  U1958/Z (NBUFFX2)                                               0.0504    0.0917     0.8010 r
  mem_cmd_o[107] (net)                          1      15.1437              0.0000     0.8010 r
  mem_cmd_o[107] (out)                                            0.0504   -0.0038 &   0.7972 r
  data arrival time                                                                    0.7972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8972


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1170    0.2529 @   0.6170 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      38.8669              0.0000     0.6170 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[35] (net)                    38.8669              0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6170 f
  fifo_lo[82] (net)                                    38.8669              0.0000     0.6170 f
  U1826/IN2 (MUX21X1)                                             0.1170   -0.0036 @   0.6135 f
  U1826/Q (MUX21X1)                                               0.2630    0.2011 @   0.8146 f
  io_cmd_o[35] (net)                            5      80.5515              0.0000     0.8146 f
  io_cmd_o[35] (out)                                              0.2630   -0.0173 @   0.7973 f
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8973


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0708    0.2290     0.5892 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      20.4561              0.0000     0.5892 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[29] (net)                    20.4561              0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5892 f
  fifo_lo[27] (net)                                    20.4561              0.0000     0.5892 f
  U1814/IN1 (MUX21X1)                                             0.0708   -0.0093 &   0.5799 f
  U1814/Q (MUX21X1)                                               0.2959    0.2064 @   0.7863 f
  io_cmd_o[29] (net)                            4      91.4133              0.0000     0.7863 f
  U1815/INP (NBUFFX2)                                             0.2959   -0.0636 @   0.7227 f
  U1815/Z (NBUFFX2)                                               0.0400    0.0803     0.8031 f
  mem_cmd_o[29] (net)                           1       7.0647              0.0000     0.8031 f
  mem_cmd_o[29] (out)                                             0.0400   -0.0056 &   0.7974 f
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8974


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1869    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0889    0.2416 @   0.6211 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      28.8703              0.0000     0.6211 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[7] (net)                     28.8703              0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6211 f
  fifo_lo[5] (net)                                     28.8703              0.0000     0.6211 f
  U1770/IN1 (MUX21X1)                                             0.0890   -0.0010 @   0.6201 f
  U1770/Q (MUX21X1)                                               0.3301    0.2233 @   0.8434 f
  io_cmd_o[7] (net)                             4     102.3234              0.0000     0.8434 f
  U1771/INP (NBUFFX2)                                             0.3301   -0.1182 @   0.7251 f
  U1771/Z (NBUFFX2)                                               0.0382    0.0793     0.8045 f
  mem_cmd_o[7] (net)                            1       4.4773              0.0000     0.8045 f
  mem_cmd_o[7] (out)                                              0.0382   -0.0066 &   0.7979 f
  data arrival time                                                                    0.7979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8979


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1868    0.0000     0.3788 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0950    0.2450 @   0.6239 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      31.5552              0.0000     0.6239 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6239 f
  fifo_0__mem_fifo/data_o[17] (net)                    31.5552              0.0000     0.6239 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6239 f
  fifo_lo[15] (net)                                    31.5552              0.0000     0.6239 f
  U1790/IN1 (MUX21X1)                                             0.0951   -0.0035 @   0.6204 f
  U1790/Q (MUX21X1)                                               0.3539    0.2331 @   0.8536 f
  io_cmd_o[17] (net)                            4     109.6741              0.0000     0.8536 f
  io_cmd_o[17] (out)                                              0.3539   -0.0551 @   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8984


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1696    0.0000     0.3593 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1320    0.2334 @   0.5927 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      37.8451              0.0000     0.5927 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[27] (net)                    37.8451              0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5927 r
  fifo_lo[25] (net)                                    37.8451              0.0000     0.5927 r
  U1810/IN1 (MUX21X1)                                             0.1321   -0.0128 @   0.5799 r
  U1810/Q (MUX21X1)                                               0.3128    0.2100 @   0.7899 r
  io_cmd_o[27] (net)                            5      93.2294              0.0000     0.7899 r
  io_cmd_o[27] (out)                                              0.3128    0.0088 @   0.7987 r
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0442    0.2161     0.5885 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.7119              0.0000     0.5885 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5885 f
  fifo_1__mem_fifo/data_o[76] (net)                     8.7119              0.0000     0.5885 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5885 f
  fifo_lo[116] (net)                                    8.7119              0.0000     0.5885 f
  U1895/IN2 (AND2X1)                                              0.0442    0.0002 &   0.5886 f
  U1895/Q (AND2X1)                                                0.1519    0.1241 @   0.7128 f
  io_cmd_o[76] (net)                            4      42.7993              0.0000     0.7128 f
  U1896/INP (NBUFFX2)                                             0.1519    0.0048 @   0.7176 f
  U1896/Z (NBUFFX2)                                               0.0539    0.0846 @   0.8022 f
  mem_cmd_o[76] (net)                           1      24.3563              0.0000     0.8022 f
  mem_cmd_o[76] (out)                                             0.0540   -0.0029 @   0.7993 f
  data arrival time                                                                    0.7993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8993


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2212    0.0000     0.3708 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0587    0.2259     0.5967 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.1389              0.0000     0.5967 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5967 f
  fifo_1__mem_fifo/data_o[74] (net)                    15.1389              0.0000     0.5967 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5967 f
  fifo_lo[114] (net)                                   15.1389              0.0000     0.5967 f
  U1891/IN2 (AND2X1)                                              0.0587    0.0006 &   0.5973 f
  U1891/Q (AND2X1)                                                0.1599    0.1328 @   0.7300 f
  io_cmd_o[74] (net)                            4      45.9122              0.0000     0.7300 f
  U1892/INP (NBUFFX2)                                             0.1599    0.0050 @   0.7350 f
  U1892/Z (NBUFFX2)                                               0.0321    0.0679     0.8029 f
  mem_cmd_o[74] (net)                           1       5.6559              0.0000     0.8029 f
  mem_cmd_o[74] (out)                                             0.0321   -0.0032 &   0.7997 f
  data arrival time                                                                    0.7997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8997


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0640    0.2291     0.5990 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.4591              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[91] (net)                    17.4591              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[131] (net)                                   17.4591              0.0000     0.5990 f
  U1925/IN2 (AND2X1)                                              0.0640   -0.0014 &   0.5975 f
  U1925/Q (AND2X1)                                                0.1616    0.1339 @   0.7315 f
  io_cmd_o[91] (net)                            4      46.0366              0.0000     0.7315 f
  U1926/INP (NBUFFX2)                                             0.1616    0.0047 @   0.7362 f
  U1926/Z (NBUFFX2)                                               0.0298    0.0661     0.8022 f
  mem_cmd_o[91] (net)                           1       3.7686              0.0000     0.8022 f
  mem_cmd_o[91] (out)                                             0.0298   -0.0021 &   0.8001 f
  data arrival time                                                                    0.8001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9001


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1703    0.0000     0.3595 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0890    0.2154     0.5748 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      23.6726              0.0000     0.5748 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5748 r
  fifo_0__mem_fifo/data_o[33] (net)                    23.6726              0.0000     0.5748 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5748 r
  fifo_lo[31] (net)                                    23.6726              0.0000     0.5748 r
  U1822/IN1 (MUX21X1)                                             0.0890   -0.0075 &   0.5674 r
  U1822/Q (MUX21X1)                                               0.3278    0.2067 @   0.7741 r
  io_cmd_o[33] (net)                            4      98.1681              0.0000     0.7741 r
  io_cmd_o[33] (out)                                              0.3278    0.0261 @   0.8002 r
  data arrival time                                                                    0.8002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9002


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0566    0.2026     0.5742 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.4093              0.0000     0.5742 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[94] (net)                    11.4093              0.0000     0.5742 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 r
  fifo_lo[134] (net)                                   11.4093              0.0000     0.5742 r
  U1931/IN2 (AND2X1)                                              0.0566    0.0003 &   0.5744 r
  U1931/Q (AND2X1)                                                0.1504    0.1137 @   0.6882 r
  io_cmd_o[94] (net)                            4      42.8765              0.0000     0.6882 r
  U1932/INP (NBUFFX2)                                             0.1508   -0.0047 @   0.6834 r
  U1932/Z (NBUFFX2)                                               0.1241    0.1150 @   0.7984 r
  mem_cmd_o[94] (net)                           1      64.3440              0.0000     0.7984 r
  mem_cmd_o[94] (out)                                             0.1241    0.0019 @   0.8003 r
  data arrival time                                                                    0.8003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9003


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1016    0.2470     0.6111 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      33.8510              0.0000     0.6111 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6111 f
  fifo_1__mem_fifo/data_o[4] (net)                     33.8510              0.0000     0.6111 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6111 f
  fifo_lo[51] (net)                                    33.8510              0.0000     0.6111 f
  U1764/IN2 (MUX21X1)                                             0.1016   -0.0126 &   0.5986 f
  U1764/Q (MUX21X1)                                               0.2897    0.2098 @   0.8084 f
  io_cmd_o[4] (net)                             4      89.1809              0.0000     0.8084 f
  io_cmd_o[4] (out)                                               0.2897   -0.0077 @   0.8007 f
  data arrival time                                                                    0.8007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9007


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1868    0.0000     0.3784 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1037    0.2461 @   0.6246 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      32.7017              0.0000     0.6246 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6246 f
  fifo_0__mem_fifo/data_o[2] (net)                     32.7017              0.0000     0.6246 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6246 f
  fifo_lo[1] (net)                                     32.7017              0.0000     0.6246 f
  U1762/IN1 (MUX21X1)                                             0.1039   -0.0022 @   0.6224 f
  U1762/Q (MUX21X1)                                               0.2967    0.2114 @   0.8338 f
  io_cmd_o[2] (net)                             4      91.4632              0.0000     0.8338 f
  io_cmd_o[2] (out)                                               0.2967   -0.0326 @   0.8012 f
  data arrival time                                                                    0.8012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9012


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1868    0.0000     0.3785 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0921    0.2434 @   0.6218 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      30.2768              0.0000     0.6218 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6218 f
  fifo_0__mem_fifo/data_o[44] (net)                    30.2768              0.0000     0.6218 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6218 f
  fifo_lo[42] (net)                                    30.2768              0.0000     0.6218 f
  U1844/IN1 (MUX21X2)                                             0.0922   -0.0009 @   0.6210 f
  U1844/Q (MUX21X2)                                               0.2382    0.1813 @   0.8022 f
  io_cmd_o[44] (net)                            4     129.1720              0.0000     0.8022 f
  io_cmd_o[44] (out)                                              0.2382   -0.0009 @   0.8014 f
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0620    0.2055     0.5754 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      13.4385              0.0000     0.5754 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5754 r
  fifo_1__mem_fifo/data_o[101] (net)                   13.4385              0.0000     0.5754 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5754 r
  fifo_lo[141] (net)                                   13.4385              0.0000     0.5754 r
  U1945/IN2 (AND2X1)                                              0.0620   -0.0064 &   0.5690 r
  U1945/Q (AND2X1)                                                0.1764    0.1262 @   0.6952 r
  io_cmd_o[101] (net)                           4      51.9179              0.0000     0.6952 r
  U1946/INP (NBUFFX2)                                             0.1764    0.0078 @   0.7030 r
  U1946/Z (NBUFFX2)                                               0.0834    0.1045 @   0.8075 r
  mem_cmd_o[101] (net)                          1      38.0584              0.0000     0.8075 r
  mem_cmd_o[101] (out)                                            0.0834   -0.0061 @   0.8014 r
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0747    0.2314     0.5956 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2      22.1885              0.0000     0.5956 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[53] (net)                    22.1885              0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 f
  fifo_lo[96] (net)                                    22.1885              0.0000     0.5956 f
  U1854/IN2 (MUX21X1)                                             0.0747   -0.0097 &   0.5859 f
  U1854/Q (MUX21X1)                                               0.3696    0.2384 @   0.8243 f
  io_cmd_o[53] (net)                            4     114.8031              0.0000     0.8243 f
  io_cmd_o[53] (out)                                              0.3696   -0.0222 @   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9021


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0859    0.2137     0.5742 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      22.5082              0.0000     0.5742 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5742 r
  fifo_0__mem_fifo/data_o[20] (net)                    22.5082              0.0000     0.5742 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5742 r
  fifo_lo[18] (net)                                    22.5082              0.0000     0.5742 r
  U1796/IN1 (MUX21X1)                                             0.0859   -0.0049 &   0.5693 r
  U1796/Q (MUX21X1)                                               0.2662    0.1849 @   0.7542 r
  io_cmd_o[20] (net)                            4      79.2743              0.0000     0.7542 r
  U1797/INP (NBUFFX2)                                             0.2662   -0.0386 @   0.7156 r
  U1797/Z (NBUFFX2)                                               0.0417    0.0910     0.8066 r
  mem_cmd_o[20] (net)                           1       5.5416              0.0000     0.8066 r
  mem_cmd_o[20] (out)                                             0.0417   -0.0044 &   0.8022 r
  data arrival time                                                                    0.8022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9022


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1332    0.2618 @   0.6257 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      45.6815              0.0000     0.6257 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6257 f
  fifo_1__mem_fifo/data_o[40] (net)                    45.6815              0.0000     0.6257 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6257 f
  fifo_lo[87] (net)                                    45.6815              0.0000     0.6257 f
  U1836/IN2 (MUX21X1)                                             0.1332   -0.0178 @   0.6079 f
  U1836/Q (MUX21X1)                                               0.2602    0.2019 @   0.8098 f
  io_cmd_o[40] (net)                            5      79.4951              0.0000     0.8098 f
  io_cmd_o[40] (out)                                              0.2602   -0.0066 @   0.8031 f
  data arrival time                                                                    0.8031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9031


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0949    0.2435 @   0.6077 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      31.5131              0.0000     0.6077 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[52] (net)                    31.5131              0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6077 f
  fifo_lo[95] (net)                                    31.5131              0.0000     0.6077 f
  U1852/IN2 (MUX21X1)                                             0.0950   -0.0007 @   0.6070 f
  U1852/Q (MUX21X1)                                               0.3522    0.2342 @   0.8412 f
  io_cmd_o[52] (net)                            4     109.1151              0.0000     0.8412 f
  io_cmd_o[52] (out)                                              0.3522   -0.0380 @   0.8032 f
  data arrival time                                                                    0.8032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2212    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0651    0.2298     0.6004 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      17.9415              0.0000     0.6004 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[81] (net)                    17.9415              0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6004 f
  fifo_lo[121] (net)                                   17.9415              0.0000     0.6004 f
  U1905/IN2 (AND2X1)                                              0.0651   -0.0010 &   0.5994 f
  U1905/Q (AND2X1)                                                0.2154    0.1583 @   0.7577 f
  io_cmd_o[81] (net)                            4      63.0134              0.0000     0.7577 f
  U1906/INP (NBUFFX2)                                             0.2154   -0.0276 @   0.7301 f
  U1906/Z (NBUFFX2)                                               0.0462    0.0832 @   0.8133 f
  mem_cmd_o[81] (net)                           1      15.3968              0.0000     0.8133 f
  mem_cmd_o[81] (out)                                             0.0463   -0.0080 @   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0570    0.2028     0.5744 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.5612              0.0000     0.5744 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.5612              0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 r
  fifo_lo[127] (net)                                   11.5612              0.0000     0.5744 r
  U1917/IN2 (AND2X1)                                              0.0570   -0.0013 &   0.5731 r
  U1917/Q (AND2X1)                                                0.2724    0.1660 @   0.7391 r
  io_cmd_o[87] (net)                            4      83.8221              0.0000     0.7391 r
  U1918/INP (NBUFFX2)                                             0.2724   -0.0422 @   0.6969 r
  U1918/Z (NBUFFX2)                                               0.2009    0.1558 @   0.8527 r
  mem_cmd_o[87] (net)                           1     107.6730              0.0000     0.8527 r
  mem_cmd_o[87] (out)                                             0.2009   -0.0469 @   0.8058 r
  data arrival time                                                                    0.8058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9058


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1192    0.2280 @   0.5926 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      33.6137              0.0000     0.5926 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5926 r
  fifo_1__mem_fifo/data_o[14] (net)                    33.6137              0.0000     0.5926 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5926 r
  fifo_lo[61] (net)                                    33.6137              0.0000     0.5926 r
  U1784/IN2 (MUX21X1)                                             0.1193   -0.0107 @   0.5819 r
  U1784/Q (MUX21X1)                                               0.4081    0.2424 @   0.8244 r
  io_cmd_o[14] (net)                            4     122.7808              0.0000     0.8244 r
  io_cmd_o[14] (out)                                              0.4081   -0.0186 @   0.8058 r
  data arrival time                                                                    0.8058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9058


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3601     0.3601
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1703    0.0000     0.3601 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0708    0.2291     0.5892 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      20.4752              0.0000     0.5892 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[46] (net)                    20.4752              0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5892 f
  fifo_lo[44] (net)                                    20.4752              0.0000     0.5892 f
  U1848/IN1 (MUX21X1)                                             0.0708   -0.0098 &   0.5794 f
  U1848/Q (MUX21X1)                                               0.2471    0.1854 @   0.7648 f
  io_cmd_o[46] (net)                            4      75.5600              0.0000     0.7648 f
  U1849/INP (NBUFFX2)                                             0.2471   -0.0244 @   0.7404 f
  U1849/Z (NBUFFX2)                                               0.0338    0.0737     0.8141 f
  mem_cmd_o[46] (net)                           1       3.7426              0.0000     0.8141 f
  mem_cmd_o[46] (out)                                             0.0338   -0.0075 &   0.8066 f
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9066


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1054    0.2468 @   0.6256 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      33.2560              0.0000     0.6256 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6256 f
  fifo_0__mem_fifo/data_o[18] (net)                    33.2560              0.0000     0.6256 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6256 f
  fifo_lo[16] (net)                                    33.2560              0.0000     0.6256 f
  U1792/IN1 (MUX21X1)                                             0.1057    0.0029 @   0.6285 f
  U1792/Q (MUX21X1)                                               0.3320    0.2266 @   0.8551 f
  io_cmd_o[18] (net)                            4     102.8612              0.0000     0.8551 f
  io_cmd_o[18] (out)                                              0.3320   -0.0483 @   0.8069 f
  data arrival time                                                                    0.8069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9069


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1594    0.2446 @   0.6093 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      46.8128              0.0000     0.6093 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6093 r
  fifo_1__mem_fifo/data_o[27] (net)                    46.8128              0.0000     0.6093 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6093 r
  fifo_lo[74] (net)                                    46.8128              0.0000     0.6093 r
  U1810/IN2 (MUX21X1)                                             0.1596   -0.0280 @   0.5812 r
  U1810/Q (MUX21X1)                                               0.3128    0.2171 @   0.7984 r
  io_cmd_o[27] (net)                            5      93.2294              0.0000     0.7984 r
  io_cmd_o[27] (out)                                              0.3128    0.0088 @   0.8071 r
  data arrival time                                                                    0.8071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0548    0.2016     0.5732 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.7266              0.0000     0.5732 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5732 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.7266              0.0000     0.5732 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5732 r
  fifo_lo[144] (net)                                   10.7266              0.0000     0.5732 r
  U1951/IN2 (AND2X1)                                              0.0548   -0.0070 &   0.5662 r
  U1951/Q (AND2X1)                                                0.2113    0.1379 @   0.7041 r
  io_cmd_o[104] (net)                           4      62.4275              0.0000     0.7041 r
  U1952/INP (NBUFFX2)                                             0.2123   -0.0022 @   0.7019 r
  U1952/Z (NBUFFX2)                                               0.0908    0.1129 @   0.8148 r
  mem_cmd_o[104] (net)                          1      41.9346              0.0000     0.8148 r
  mem_cmd_o[104] (out)                                            0.0908   -0.0071 @   0.8077 r
  data arrival time                                                                    0.8077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9077


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0740    0.2310     0.5915 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      21.8825              0.0000     0.5915 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5915 f
  fifo_0__mem_fifo/data_o[20] (net)                    21.8825              0.0000     0.5915 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5915 f
  fifo_lo[18] (net)                                    21.8825              0.0000     0.5915 f
  U1796/IN1 (MUX21X1)                                             0.0740   -0.0045 &   0.5869 f
  U1796/Q (MUX21X1)                                               0.2566    0.1897 @   0.7766 f
  io_cmd_o[20] (net)                            4      78.5286              0.0000     0.7766 f
  U1797/INP (NBUFFX2)                                             0.2566   -0.0393 @   0.7373 f
  U1797/Z (NBUFFX2)                                               0.0365    0.0765     0.8138 f
  mem_cmd_o[20] (net)                           1       5.5416              0.0000     0.8138 f
  mem_cmd_o[20] (out)                                             0.0365   -0.0038 &   0.8100 f
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0482    0.2188     0.5912 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      10.4959              0.0000     0.5912 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5912 f
  fifo_1__mem_fifo/data_o[64] (net)                    10.4959              0.0000     0.5912 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5912 f
  fifo_lo[104] (net)                                   10.4959              0.0000     0.5912 f
  U1871/IN2 (AND2X1)                                              0.0482   -0.0006 &   0.5906 f
  U1871/Q (AND2X1)                                                0.1639    0.1311 @   0.7216 f
  io_cmd_o[64] (net)                            4      46.5942              0.0000     0.7216 f
  U1872/INP (NBUFFX2)                                             0.1639   -0.0111 @   0.7105 f
  U1872/Z (NBUFFX2)                                               0.1747    0.1328 @   0.8433 f
  mem_cmd_o[64] (net)                           1      99.3491              0.0000     0.8433 f
  mem_cmd_o[64] (out)                                             0.1747   -0.0332 @   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0727    0.2111     0.5804 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      17.4985              0.0000     0.5804 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5804 r
  fifo_1__mem_fifo/data_o[105] (net)                   17.4985              0.0000     0.5804 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5804 r
  fifo_lo[145] (net)                                   17.4985              0.0000     0.5804 r
  U1953/IN2 (AND2X1)                                              0.0727   -0.0006 &   0.5798 r
  U1953/Q (AND2X1)                                                0.2686    0.1627 @   0.7425 r
  io_cmd_o[105] (net)                           4      81.0278              0.0000     0.7425 r
  U1954/INP (NBUFFX2)                                             0.2686   -0.0458 @   0.6967 r
  U1954/Z (NBUFFX2)                                               0.0729    0.1109 @   0.8076 r
  mem_cmd_o[105] (net)                          1      27.2097              0.0000     0.8076 r
  mem_cmd_o[105] (out)                                            0.0732    0.0028 @   0.8104 r
  data arrival time                                                                    0.8104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9104


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1039    0.2464 @   0.6105 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      33.5980              0.0000     0.6105 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[51] (net)                    33.5980              0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6105 f
  fifo_lo[94] (net)                                    33.5980              0.0000     0.6105 f
  U1850/IN2 (MUX21X1)                                             0.1039    0.0010 @   0.6115 f
  U1850/Q (MUX21X1)                                               0.3023    0.2140 @   0.8256 f
  io_cmd_o[51] (net)                            4      92.7905              0.0000     0.8256 f
  io_cmd_o[51] (out)                                              0.3023   -0.0149 @   0.8106 f
  data arrival time                                                                    0.8106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9106


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.1329    0.2340 @   0.6127 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      37.5646              0.0000     0.6127 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6127 r
  fifo_0__mem_fifo/data_o[53] (net)                    37.5646              0.0000     0.6127 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6127 r
  fifo_lo[47] (net)                                    37.5646              0.0000     0.6127 r
  U1854/IN1 (MUX21X1)                                             0.1335   -0.0153 @   0.5974 r
  U1854/Q (MUX21X1)                                               0.3829    0.2364 @   0.8338 r
  io_cmd_o[53] (net)                            4     115.5488              0.0000     0.8338 r
  io_cmd_o[53] (out)                                              0.3829   -0.0223 @   0.8115 r
  data arrival time                                                                    0.8115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9115


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1597    0.2482     0.6125 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      48.9406              0.0000     0.6125 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6125 r
  fifo_1__mem_fifo/data_o[28] (net)                    48.9406              0.0000     0.6125 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6125 r
  fifo_lo[75] (net)                                    48.9406              0.0000     0.6125 r
  U1812/IN2 (MUX21X1)                                             0.1597   -0.0292 &   0.5833 r
  U1812/Q (MUX21X1)                                               0.2457    0.1946 @   0.7779 r
  io_cmd_o[28] (net)                            4      72.8584              0.0000     0.7779 r
  U1813/INP (NBUFFX2)                                             0.2457   -0.0415 @   0.7364 r
  U1813/Z (NBUFFX2)                                               0.0375    0.0857     0.8221 r
  mem_cmd_o[28] (net)                           1       3.1078              0.0000     0.8221 r
  mem_cmd_o[28] (out)                                             0.0375   -0.0105 &   0.8116 r
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0527    0.2004     0.5721 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9143              0.0000     0.5721 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5721 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9143              0.0000     0.5721 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5721 r
  fifo_lo[103] (net)                                    9.9143              0.0000     0.5721 r
  U1869/IN2 (AND2X1)                                              0.0527   -0.0042 &   0.5679 r
  U1869/Q (AND2X1)                                                0.1813    0.1251 @   0.6930 r
  io_cmd_o[63] (net)                            4      52.6148              0.0000     0.6930 r
  U1870/INP (NBUFFX2)                                             0.1820    0.0031 @   0.6961 r
  U1870/Z (NBUFFX2)                                               0.0950    0.1095 @   0.8056 r
  mem_cmd_o[63] (net)                           1      45.4768              0.0000     0.8056 r
  mem_cmd_o[63] (out)                                             0.0950    0.0069 @   0.8125 r
  data arrival time                                                                    0.8125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9125


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1698    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1382    0.2650 @   0.6288 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      48.0944              0.0000     0.6288 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6288 f
  fifo_1__mem_fifo/data_o[26] (net)                    48.0944              0.0000     0.6288 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6288 f
  fifo_lo[73] (net)                                    48.0944              0.0000     0.6288 f
  U1808/IN2 (MUX21X1)                                             0.1382   -0.0344 @   0.5944 f
  U1808/Q (MUX21X1)                                               0.3406    0.2363 @   0.8307 f
  io_cmd_o[26] (net)                            5     105.3657              0.0000     0.8307 f
  io_cmd_o[26] (out)                                              0.3406   -0.0180 @   0.8127 f
  data arrival time                                                                    0.8127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9127


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1868    0.0000     0.3782 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1111    0.2273 @   0.6055 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      32.0980              0.0000     0.6055 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6055 r
  fifo_0__mem_fifo/data_o[14] (net)                    32.0980              0.0000     0.6055 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6055 r
  fifo_lo[12] (net)                                    32.0980              0.0000     0.6055 r
  U1784/IN1 (MUX21X1)                                             0.1112   -0.0127 @   0.5928 r
  U1784/Q (MUX21X1)                                               0.4081    0.2385 @   0.8313 r
  io_cmd_o[14] (net)                            4     122.7808              0.0000     0.8313 r
  io_cmd_o[14] (out)                                              0.4081   -0.0186 @   0.8127 r
  data arrival time                                                                    0.8127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9127


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2211    0.0000     0.3693 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0741    0.2118     0.5812 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      18.0150              0.0000     0.5812 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[92] (net)                    18.0150              0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 r
  fifo_lo[132] (net)                                   18.0150              0.0000     0.5812 r
  U1927/IN2 (AND2X1)                                              0.0741   -0.0077 &   0.5735 r
  U1927/Q (AND2X1)                                                0.2064    0.1397 @   0.7132 r
  io_cmd_o[92] (net)                            4      61.6050              0.0000     0.7132 r
  U1928/INP (NBUFFX2)                                             0.2064    0.0101 @   0.7233 r
  U1928/Z (NBUFFX2)                                               0.0470    0.0896     0.8129 r
  mem_cmd_o[92] (net)                           1      12.2434              0.0000     0.8129 r
  mem_cmd_o[92] (out)                                             0.0470    0.0006 &   0.8135 r
  data arrival time                                                                    0.8135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9135


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0850    0.2133     0.5732 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      22.1670              0.0000     0.5732 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[37] (net)                    22.1670              0.0000     0.5732 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5732 r
  fifo_lo[35] (net)                                    22.1670              0.0000     0.5732 r
  U1830/IN1 (MUX21X1)                                             0.0850   -0.0014 &   0.5718 r
  U1830/Q (MUX21X1)                                               0.2848    0.1916 @   0.7633 r
  io_cmd_o[37] (net)                            5      85.1333              0.0000     0.7633 r
  U1831/INP (NBUFFX2)                                             0.2848   -0.0274 @   0.7360 r
  U1831/Z (NBUFFX2)                                               0.0380    0.0890     0.8250 r
  mem_cmd_o[37] (net)                           1       1.8668              0.0000     0.8250 r
  mem_cmd_o[37] (out)                                             0.0380   -0.0112 &   0.8137 r
  data arrival time                                                                    0.8137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3721     0.3721
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2212    0.0000     0.3721 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0440    0.2160     0.5880 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.6433              0.0000     0.5880 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5880 f
  fifo_1__mem_fifo/data_o[80] (net)                     8.6433              0.0000     0.5880 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5880 f
  fifo_lo[120] (net)                                    8.6433              0.0000     0.5880 f
  U1903/IN2 (AND2X1)                                              0.0440   -0.0006 &   0.5875 f
  U1903/Q (AND2X1)                                                0.2101    0.1528 @   0.7402 f
  io_cmd_o[80] (net)                            4      60.9445              0.0000     0.7402 f
  U1904/INP (NBUFFX2)                                             0.2101   -0.0203 @   0.7200 f
  U1904/Z (NBUFFX2)                                               0.1036    0.1117 @   0.8316 f
  mem_cmd_o[80] (net)                           1      54.7242              0.0000     0.8316 f
  mem_cmd_o[80] (out)                                             0.1036   -0.0174 @   0.8142 f
  data arrival time                                                                    0.8142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9142


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1147    0.2275     0.5921 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      32.9435              0.0000     0.5921 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5921 r
  fifo_1__mem_fifo/data_o[39] (net)                    32.9435              0.0000     0.5921 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5921 r
  fifo_lo[86] (net)                                    32.9435              0.0000     0.5921 r
  U1834/IN2 (MUX21X1)                                             0.1147   -0.0151 &   0.5770 r
  U1834/Q (MUX21X1)                                               0.3749    0.2317 @   0.8087 r
  io_cmd_o[39] (net)                            5     113.2278              0.0000     0.8087 r
  io_cmd_o[39] (out)                                              0.3749    0.0062 @   0.8149 r
  data arrival time                                                                    0.8149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9149


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0485    0.2190     0.5906 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      10.6151              0.0000     0.5906 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5906 f
  fifo_1__mem_fifo/data_o[82] (net)                    10.6151              0.0000     0.5906 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5906 f
  fifo_lo[122] (net)                                   10.6151              0.0000     0.5906 f
  U1907/IN2 (AND2X1)                                              0.0485    0.0003 &   0.5909 f
  U1907/Q (AND2X1)                                                0.2149    0.1535 @   0.7444 f
  io_cmd_o[82] (net)                            4      62.6469              0.0000     0.7444 f
  U1908/INP (NBUFFX2)                                             0.2149   -0.0151 @   0.7293 f
  U1908/Z (NBUFFX2)                                               0.0768    0.0998 @   0.8291 f
  mem_cmd_o[82] (net)                           1      36.1951              0.0000     0.8291 f
  mem_cmd_o[82] (out)                                             0.0768   -0.0134 @   0.8157 f
  data arrival time                                                                    0.8157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9157


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0463    0.2175     0.5899 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       9.6464              0.0000     0.5899 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[58] (net)                     9.6464              0.0000     0.5899 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5899 f
  fifo_lo[98] (net)                                     9.6464              0.0000     0.5899 f
  U1858/IN2 (AND2X1)                                              0.0463   -0.0004 &   0.5895 f
  U1858/Q (AND2X1)                                                0.2026    0.1486 @   0.7381 f
  io_cmd_o[58] (net)                            4      59.2121              0.0000     0.7381 f
  U1859/INP (NBUFFX2)                                             0.2026   -0.0085 @   0.7296 f
  U1859/Z (NBUFFX2)                                               0.0756    0.0982 @   0.8278 f
  mem_cmd_o[58] (net)                           1      35.6282              0.0000     0.8278 f
  mem_cmd_o[58] (out)                                             0.0756   -0.0120 @   0.8157 f
  data arrival time                                                                    0.8157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9157


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1696    0.0000     0.3592 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0905    0.2160     0.5752 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      24.2308              0.0000     0.5752 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5752 r
  fifo_0__mem_fifo/data_o[31] (net)                    24.2308              0.0000     0.5752 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5752 r
  fifo_lo[29] (net)                                    24.2308              0.0000     0.5752 r
  U1818/IN1 (MUX21X1)                                             0.0905   -0.0015 &   0.5737 r
  U1818/Q (MUX21X1)                                               0.3482    0.2142 @   0.7879 r
  io_cmd_o[31] (net)                            4     104.4786              0.0000     0.7879 r
  io_cmd_o[31] (out)                                              0.3482    0.0286 @   0.8166 r
  data arrival time                                                                    0.8166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9166


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.2117    0.2630 @   0.6272 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      62.2852              0.0000     0.6272 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6272 r
  fifo_1__mem_fifo/data_o[34] (net)                    62.2852              0.0000     0.6272 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6272 r
  fifo_lo[81] (net)                                    62.2852              0.0000     0.6272 r
  U1824/IN2 (MUX21X1)                                             0.2129   -0.0420 @   0.5852 r
  U1824/Q (MUX21X1)                                               0.2882    0.2188 @   0.8040 r
  io_cmd_o[34] (net)                            4      85.9729              0.0000     0.8040 r
  io_cmd_o[34] (out)                                              0.2882    0.0127 @   0.8167 r
  data arrival time                                                                    0.8167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9167


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0619    0.2055     0.5769 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      13.3953              0.0000     0.5769 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[99] (net)                    13.3953              0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5769 r
  fifo_lo[139] (net)                                   13.3953              0.0000     0.5769 r
  U1941/IN2 (AND2X1)                                              0.0619   -0.0070 &   0.5699 r
  U1941/Q (AND2X1)                                                0.1710    0.1220 @   0.6919 r
  io_cmd_o[99] (net)                            4      49.2106              0.0000     0.6919 r
  U1942/INP (NBUFFX2)                                             0.1717    0.0059 @   0.6978 r
  U1942/Z (NBUFFX2)                                               0.1029    0.1110 @   0.8088 r
  mem_cmd_o[99] (net)                           1      50.8410              0.0000     0.8088 r
  mem_cmd_o[99] (out)                                             0.1029    0.0084 @   0.8173 r
  data arrival time                                                                    0.8173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9173


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1868    0.0000     0.3785 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1112    0.2510 @   0.6295 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      36.2971              0.0000     0.6295 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6295 f
  fifo_0__mem_fifo/data_o[51] (net)                    36.2971              0.0000     0.6295 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6295 f
  fifo_lo[45] (net)                                    36.2971              0.0000     0.6295 f
  U1850/IN1 (MUX21X1)                                             0.1112   -0.0104 @   0.6191 f
  U1850/Q (MUX21X1)                                               0.3023    0.2133 @   0.8324 f
  io_cmd_o[51] (net)                            4      92.7905              0.0000     0.8324 f
  io_cmd_o[51] (out)                                              0.3023   -0.0149 @   0.8175 f
  data arrival time                                                                    0.8175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9175


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0698    0.2327     0.6025 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      20.0212              0.0000     0.6025 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6025 f
  fifo_1__mem_fifo/data_o[112] (net)                   20.0212              0.0000     0.6025 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6025 f
  fifo_lo[152] (net)                                   20.0212              0.0000     0.6025 f
  U1967/IN2 (AND2X1)                                              0.0698   -0.0095 &   0.5930 f
  U1967/Q (AND2X1)                                                0.2608    0.1793 @   0.7722 f
  io_cmd_o[112] (net)                           4      76.8014              0.0000     0.7722 f
  U1968/INP (NBUFFX2)                                             0.2608   -0.0348 @   0.7374 f
  U1968/Z (NBUFFX2)                                               0.0585    0.0945 @   0.8319 f
  mem_cmd_o[112] (net)                          1      24.1869              0.0000     0.8319 f
  mem_cmd_o[112] (out)                                            0.0586   -0.0135 @   0.8185 f
  data arrival time                                                                    0.8185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9185


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1428    0.2352 @   0.5841 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      40.8687              0.0000     0.5841 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5841 r
  fifo_1__mem_fifo/data_o[37] (net)                    40.8687              0.0000     0.5841 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5841 r
  fifo_lo[84] (net)                                    40.8687              0.0000     0.5841 r
  U1830/IN2 (MUX21X1)                                             0.1431   -0.0211 @   0.5630 r
  U1830/Q (MUX21X1)                                               0.2848    0.2059 @   0.7689 r
  io_cmd_o[37] (net)                            5      85.1333              0.0000     0.7689 r
  U1831/INP (NBUFFX2)                                             0.2848   -0.0274 @   0.7415 r
  U1831/Z (NBUFFX2)                                               0.0380    0.0890     0.8305 r
  mem_cmd_o[37] (net)                           1       1.8668              0.0000     0.8305 r
  mem_cmd_o[37] (out)                                             0.0380   -0.0112 &   0.8193 r
  data arrival time                                                                    0.8193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9193


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2219    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0520    0.2215     0.5929 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      12.1817              0.0000     0.5929 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5929 f
  fifo_1__mem_fifo/data_o[107] (net)                   12.1817              0.0000     0.5929 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5929 f
  fifo_lo[147] (net)                                   12.1817              0.0000     0.5929 f
  U1957/IN2 (AND2X1)                                              0.0520   -0.0083 &   0.5845 f
  U1957/Q (AND2X1)                                                0.2018    0.1481 @   0.7327 f
  io_cmd_o[107] (net)                           4      58.5773              0.0000     0.7327 f
  U1958/INP (NBUFFX2)                                             0.2018    0.0082 @   0.7409 f
  U1958/Z (NBUFFX2)                                               0.0459    0.0819     0.8228 f
  mem_cmd_o[107] (net)                          1      15.1437              0.0000     0.8228 f
  mem_cmd_o[107] (out)                                            0.0459   -0.0033 &   0.8194 f
  data arrival time                                                                    0.8194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9194


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1354    0.2659     0.6302 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      48.3521              0.0000     0.6302 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6302 f
  fifo_1__mem_fifo/data_o[28] (net)                    48.3521              0.0000     0.6302 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6302 f
  fifo_lo[75] (net)                                    48.3521              0.0000     0.6302 f
  U1812/IN2 (MUX21X1)                                             0.1354   -0.0250 &   0.6051 f
  U1812/Q (MUX21X1)                                               0.2367    0.1928 @   0.7979 f
  io_cmd_o[28] (net)                            4      72.1127              0.0000     0.7979 f
  U1813/INP (NBUFFX2)                                             0.2367   -0.0401 @   0.7577 f
  U1813/Z (NBUFFX2)                                               0.0325    0.0720     0.8298 f
  mem_cmd_o[28] (net)                           1       3.1078              0.0000     0.8298 f
  mem_cmd_o[28] (out)                                             0.0325   -0.0092 &   0.8206 f
  data arrival time                                                                    0.8206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9206


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1027    0.2456 @   0.6242 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      32.2670              0.0000     0.6242 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6242 f
  fifo_0__mem_fifo/data_o[52] (net)                    32.2670              0.0000     0.6242 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6242 f
  fifo_lo[46] (net)                                    32.2670              0.0000     0.6242 f
  U1852/IN1 (MUX21X1)                                             0.1029    0.0008 @   0.6251 f
  U1852/Q (MUX21X1)                                               0.3522    0.2337 @   0.8588 f
  io_cmd_o[52] (net)                            4     109.1151              0.0000     0.8588 f
  io_cmd_o[52] (out)                                              0.3522   -0.0380 @   0.8207 f
  data arrival time                                                                    0.8207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9207


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0927    0.2171     0.5760 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      25.0522              0.0000     0.5760 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5760 r
  fifo_0__mem_fifo/data_o[42] (net)                    25.0522              0.0000     0.5760 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5760 r
  fifo_lo[40] (net)                                    25.0522              0.0000     0.5760 r
  U1840/IN1 (MUX21X1)                                             0.0927   -0.0150 &   0.5609 r
  U1840/Q (MUX21X1)                                               0.2837    0.1921 @   0.7530 r
  io_cmd_o[42] (net)                            5      84.4997              0.0000     0.7530 r
  U1841/INP (NBUFFX2)                                             0.2837   -0.0248 @   0.7283 r
  U1841/Z (NBUFFX2)                                               0.0467    0.0965     0.8247 r
  mem_cmd_o[42] (net)                           1       8.7671              0.0000     0.8247 r
  mem_cmd_o[42] (out)                                             0.0467   -0.0031 &   0.8216 r
  data arrival time                                                                    0.8216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9216


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0876    0.2392     0.6034 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      27.8781              0.0000     0.6034 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[0] (net)                     27.8781              0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6034 f
  fifo_lo[48] (net)                                    27.8781              0.0000     0.6034 f
  U5075/IN2 (AND2X1)                                              0.0876   -0.0083 &   0.5951 f
  U5075/Q (AND2X1)                                                0.3453    0.2151 @   0.8102 f
  io_cmd_o[0] (net)                             4     100.8054              0.0000     0.8102 f
  io_cmd_o[0] (out)                                               0.3453    0.0114 @   0.8216 f
  data arrival time                                                                    0.8216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9216


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1456    0.2674 @   0.6320 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      50.2280              0.0000     0.6320 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6320 f
  fifo_1__mem_fifo/data_o[11] (net)                    50.2280              0.0000     0.6320 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6320 f
  fifo_lo[58] (net)                                    50.2280              0.0000     0.6320 f
  U1778/IN2 (MUX21X1)                                             0.1456   -0.0351 @   0.5970 f
  U1778/Q (MUX21X1)                                               0.3302    0.2312 @   0.8281 f
  io_cmd_o[11] (net)                            4     101.5364              0.0000     0.8281 f
  io_cmd_o[11] (out)                                              0.3302   -0.0061 @   0.8220 f
  data arrival time                                                                    0.8220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9220


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1696    0.0000     0.3593 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1118    0.2510 @   0.6103 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      37.2193              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[27] (net)                    37.2193              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 f
  fifo_lo[25] (net)                                    37.2193              0.0000     0.6103 f
  U1810/IN1 (MUX21X1)                                             0.1118   -0.0074 @   0.6029 f
  U1810/Q (MUX21X1)                                               0.3003    0.2125 @   0.8154 f
  io_cmd_o[27] (net)                            5      92.1184              0.0000     0.8154 f
  io_cmd_o[27] (out)                                              0.3003    0.0074 @   0.8228 f
  data arrival time                                                                    0.8228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9228


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0740    0.2077     0.5682 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      17.9996              0.0000     0.5682 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5682 r
  fifo_0__mem_fifo/data_o[36] (net)                    17.9996              0.0000     0.5682 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5682 r
  fifo_lo[34] (net)                                    17.9996              0.0000     0.5682 r
  U1828/IN1 (MUX21X1)                                             0.0740   -0.0058 &   0.5624 r
  U1828/Q (MUX21X1)                                               0.2805    0.1874 @   0.7498 r
  io_cmd_o[36] (net)                            5      83.7625              0.0000     0.7498 r
  U1829/INP (NBUFFX2)                                             0.2805   -0.0123 @   0.7375 r
  U1829/Z (NBUFFX2)                                               0.0401    0.0905     0.8280 r
  mem_cmd_o[36] (net)                           1       3.6773              0.0000     0.8280 r
  mem_cmd_o[36] (out)                                             0.0401   -0.0048 &   0.8232 r
  data arrival time                                                                    0.8232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9232


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.2221    0.0000     0.3715 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0496    0.2198     0.5913 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.0916              0.0000     0.5913 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5913 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.0916              0.0000     0.5913 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5913 f
  fifo_lo[134] (net)                                   11.0916              0.0000     0.5913 f
  U1931/IN2 (AND2X1)                                              0.0496    0.0003 &   0.5916 f
  U1931/Q (AND2X1)                                                0.1490    0.1245 @   0.7161 f
  io_cmd_o[94] (net)                            4      42.1308              0.0000     0.7161 f
  U1932/INP (NBUFFX2)                                             0.1490   -0.0058 @   0.7103 f
  U1932/Z (NBUFFX2)                                               0.1179    0.1111 @   0.8214 f
  mem_cmd_o[94] (net)                           1      64.3440              0.0000     0.8214 f
  mem_cmd_o[94] (out)                                             0.1179    0.0020 @   0.8234 f
  data arrival time                                                                    0.8234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9234


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1201    0.0000     0.3782 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1089    0.2205 @   0.5987 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      31.3258              0.0000     0.5987 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5987 r
  fifo_0__mem_fifo/data_o[38] (net)                    31.3258              0.0000     0.5987 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5987 r
  fifo_lo[36] (net)                                    31.3258              0.0000     0.5987 r
  U1832/IN1 (MUX21X1)                                             0.1090   -0.0143 @   0.5844 r
  U1832/Q (MUX21X1)                                               0.3317    0.2133 @   0.7978 r
  io_cmd_o[38] (net)                            5      99.7816              0.0000     0.7978 r
  io_cmd_o[38] (out)                                              0.3317    0.0263 @   0.8241 r
  data arrival time                                                                    0.8241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9241


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1702    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0770    0.2092     0.5695 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.1272              0.0000     0.5695 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5695 r
  fifo_0__mem_fifo/data_o[35] (net)                    19.1272              0.0000     0.5695 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5695 r
  fifo_lo[33] (net)                                    19.1272              0.0000     0.5695 r
  U1826/IN1 (MUX21X1)                                             0.0770   -0.0018 &   0.5677 r
  U1826/Q (MUX21X1)                                               0.2729    0.1852 @   0.7529 r
  io_cmd_o[35] (net)                            5      81.3552              0.0000     0.7529 r
  U1827/INP (NBUFFX2)                                             0.2729   -0.0165 @   0.7364 r
  U1827/Z (NBUFFX2)                                               0.0406    0.0905     0.8269 r
  mem_cmd_o[35] (net)                           1       4.3666              0.0000     0.8269 r
  mem_cmd_o[35] (out)                                             0.0406   -0.0022 &   0.8247 r
  data arrival time                                                                    0.8247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9247


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1238    0.2302 @   0.5948 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      35.2543              0.0000     0.5948 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5948 r
  fifo_1__mem_fifo/data_o[9] (net)                     35.2543              0.0000     0.5948 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5948 r
  fifo_lo[56] (net)                                    35.2543              0.0000     0.5948 r
  U1774/IN2 (MUX21X1)                                             0.1238   -0.0227 @   0.5721 r
  U1774/Q (MUX21X1)                                               0.3458    0.2221 @   0.7943 r
  io_cmd_o[9] (net)                             4     103.6689              0.0000     0.7943 r
  io_cmd_o[9] (out)                                               0.3458    0.0309 @   0.8251 r
  data arrival time                                                                    0.8251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9251


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1703    0.0000     0.3595 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0766    0.2327     0.5922 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      23.0469              0.0000     0.5922 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5922 f
  fifo_0__mem_fifo/data_o[33] (net)                    23.0469              0.0000     0.5922 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5922 f
  fifo_lo[31] (net)                                    23.0469              0.0000     0.5922 f
  U1822/IN1 (MUX21X1)                                             0.0766   -0.0069 &   0.5853 f
  U1822/Q (MUX21X1)                                               0.3163    0.2141 @   0.7993 f
  io_cmd_o[33] (net)                            4      97.4223              0.0000     0.7993 f
  io_cmd_o[33] (out)                                              0.3163    0.0258 @   0.8251 f
  data arrival time                                                                    0.8251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9251


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3585     0.3585
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1696    0.0000     0.3585 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0880    0.2397 @   0.5981 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      28.5106              0.0000     0.5981 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5981 f
  fifo_0__mem_fifo/data_o[43] (net)                    28.5106              0.0000     0.5981 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5981 f
  fifo_lo[41] (net)                                    28.5106              0.0000     0.5981 f
  U1842/IN1 (MUX21X1)                                             0.0881   -0.0013 @   0.5968 f
  U1842/Q (MUX21X1)                                               0.4167    0.2571 @   0.8540 f
  io_cmd_o[43] (net)                            5     129.4037              0.0000     0.8540 f
  io_cmd_o[43] (out)                                              0.4167   -0.0288 @   0.8252 f
  data arrival time                                                                    0.8252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9252


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0732    0.2305     0.5904 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      21.5412              0.0000     0.5904 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5904 f
  fifo_0__mem_fifo/data_o[37] (net)                    21.5412              0.0000     0.5904 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5904 f
  fifo_lo[35] (net)                                    21.5412              0.0000     0.5904 f
  U1830/IN1 (MUX21X1)                                             0.0732    0.0001 &   0.5905 f
  U1830/Q (MUX21X1)                                               0.2735    0.1968 @   0.7874 f
  io_cmd_o[37] (net)                            5      84.0222              0.0000     0.7874 f
  U1831/INP (NBUFFX2)                                             0.2735   -0.0252 @   0.7622 f
  U1831/Z (NBUFFX2)                                               0.0326    0.0733     0.8356 f
  mem_cmd_o[37] (net)                           1       1.8668              0.0000     0.8356 f
  mem_cmd_o[37] (out)                                             0.0326   -0.0097 &   0.8259 f
  data arrival time                                                                    0.8259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9259


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1696    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0658    0.2259     0.5862 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.2300              0.0000     0.5862 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5862 f
  fifo_0__mem_fifo/data_o[45] (net)                    18.2300              0.0000     0.5862 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5862 f
  fifo_lo[43] (net)                                    18.2300              0.0000     0.5862 f
  U1846/IN1 (MUX21X1)                                             0.0658   -0.0075 &   0.5787 f
  U1846/Q (MUX21X1)                                               0.3920    0.2425 @   0.8211 f
  io_cmd_o[45] (net)                            4     121.3251              0.0000     0.8211 f
  io_cmd_o[45] (out)                                              0.3920    0.0048 @   0.8260 f
  data arrival time                                                                    0.8260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9260


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2211    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0542    0.2228     0.5927 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      13.1208              0.0000     0.5927 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[101] (net)                   13.1208              0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5927 f
  fifo_lo[141] (net)                                   13.1208              0.0000     0.5927 f
  U1945/IN2 (AND2X1)                                              0.0542   -0.0057 &   0.5870 f
  U1945/Q (AND2X1)                                                0.1794    0.1395 @   0.7265 f
  io_cmd_o[101] (net)                           4      51.1721              0.0000     0.7265 f
  U1946/INP (NBUFFX2)                                             0.1794    0.0077 @   0.7342 f
  U1946/Z (NBUFFX2)                                               0.0783    0.0978 @   0.8320 f
  mem_cmd_o[101] (net)                          1      38.0584              0.0000     0.8320 f
  mem_cmd_o[101] (out)                                            0.0783   -0.0060 @   0.8260 f
  data arrival time                                                                    0.8260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9260


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0518    0.1999     0.5722 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.5733              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.5733              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5722 r
  fifo_lo[146] (net)                                    9.5733              0.0000     0.5722 r
  U1955/IN2 (AND2X1)                                              0.0518   -0.0030 &   0.5692 r
  U1955/Q (AND2X1)                                                0.0697    0.0792     0.6484 r
  n2623 (net)                                   1      16.5063              0.0000     0.6484 r
  icc_place1888/INP (NBUFFX2)                                     0.0697   -0.0104 &   0.6380 r
  icc_place1888/Z (NBUFFX2)                                       0.2840    0.1392 @   0.7772 r
  mem_cmd_o[106] (net)                          4     161.0432              0.0000     0.7772 r
  icc_place1960/INP (NBUFFX2)                                     0.2840   -0.0326 @   0.7446 r
  icc_place1960/Z (NBUFFX2)                                       0.0369    0.0880     0.8327 r
  io_cmd_o[106] (net)                           1       1.0579              0.0000     0.8327 r
  io_cmd_o[106] (out)                                             0.0369   -0.0062 &   0.8264 r
  data arrival time                                                                    0.8264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9264


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1548    0.2431 @   0.6075 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      45.5200              0.0000     0.6075 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6075 r
  fifo_1__mem_fifo/data_o[43] (net)                    45.5200              0.0000     0.6075 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6075 r
  fifo_lo[90] (net)                                    45.5200              0.0000     0.6075 r
  U1842/IN2 (MUX21X1)                                             0.1550   -0.0120 @   0.5955 r
  U1842/Q (MUX21X1)                                               0.4325    0.2594 @   0.8548 r
  io_cmd_o[43] (net)                            5     130.7518              0.0000     0.8548 r
  io_cmd_o[43] (out)                                              0.4325   -0.0282 @   0.8266 r
  data arrival time                                                                    0.8266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9266


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1060    0.2236 @   0.5882 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      30.2609              0.0000     0.5882 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[32] (net)                    30.2609              0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5882 r
  fifo_lo[79] (net)                                    30.2609              0.0000     0.5882 r
  U1820/IN2 (MUX21X1)                                             0.1061   -0.0010 @   0.5873 r
  U1820/Q (MUX21X1)                                               0.4151    0.2445 @   0.8318 r
  io_cmd_o[32] (net)                            4     125.6959              0.0000     0.8318 r
  io_cmd_o[32] (out)                                              0.4151   -0.0050 @   0.8268 r
  data arrival time                                                                    0.8268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9268


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0833    0.2124     0.5728 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      21.4925              0.0000     0.5728 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5728 r
  fifo_0__mem_fifo/data_o[22] (net)                    21.4925              0.0000     0.5728 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5728 r
  fifo_lo[20] (net)                                    21.4925              0.0000     0.5728 r
  U1800/IN1 (MUX21X1)                                             0.0833   -0.0060 &   0.5668 r
  U1800/Q (MUX21X1)                                               0.2731    0.1862 @   0.7530 r
  io_cmd_o[22] (net)                            4      81.2447              0.0000     0.7530 r
  U1801/INP (NBUFFX2)                                             0.2731   -0.0140 @   0.7390 r
  U1801/Z (NBUFFX2)                                               0.0472    0.0962     0.8351 r
  mem_cmd_o[22] (net)                           1       9.5738              0.0000     0.8351 r
  mem_cmd_o[22] (out)                                             0.0472   -0.0065 &   0.8286 r
  data arrival time                                                                    0.8286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1344    0.2625 @   0.6271 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      46.2242              0.0000     0.6271 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6271 f
  fifo_1__mem_fifo/data_o[27] (net)                    46.2242              0.0000     0.6271 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6271 f
  fifo_lo[74] (net)                                    46.2242              0.0000     0.6271 f
  U1810/IN2 (MUX21X1)                                             0.1344   -0.0237 @   0.6034 f
  U1810/Q (MUX21X1)                                               0.3003    0.2179 @   0.8213 f
  io_cmd_o[27] (net)                            5      92.1184              0.0000     0.8213 f
  io_cmd_o[27] (out)                                              0.3003    0.0074 @   0.8287 f
  data arrival time                                                                    0.8287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9287


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1930    0.2560 @   0.6208 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      56.5767              0.0000     0.6208 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6208 r
  fifo_1__mem_fifo/data_o[29] (net)                    56.5767              0.0000     0.6208 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6208 r
  fifo_lo[76] (net)                                    56.5767              0.0000     0.6208 r
  U1814/IN2 (MUX21X1)                                             0.1940   -0.0432 @   0.5776 r
  U1814/Q (MUX21X1)                                               0.3064    0.2233 @   0.8009 r
  io_cmd_o[29] (net)                            4      92.1590              0.0000     0.8009 r
  U1815/INP (NBUFFX2)                                             0.3064   -0.0628 @   0.7381 r
  U1815/Z (NBUFFX2)                                               0.0456    0.0971     0.8352 r
  mem_cmd_o[29] (net)                           1       7.0647              0.0000     0.8352 r
  mem_cmd_o[29] (out)                                             0.0456   -0.0063 &   0.8289 r
  data arrival time                                                                    0.8289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9289


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1698    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1461    0.2395 @   0.6040 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.6636              0.0000     0.6040 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6040 r
  fifo_1__mem_fifo/data_o[20] (net)                    42.6636              0.0000     0.6040 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6040 r
  fifo_lo[67] (net)                                    42.6636              0.0000     0.6040 r
  U1796/IN2 (MUX21X1)                                             0.1462   -0.0223 @   0.5817 r
  U1796/Q (MUX21X1)                                               0.2662    0.1997 @   0.7814 r
  io_cmd_o[20] (net)                            4      79.2743              0.0000     0.7814 r
  U1797/INP (NBUFFX2)                                             0.2662   -0.0386 @   0.7428 r
  U1797/Z (NBUFFX2)                                               0.0417    0.0910     0.8338 r
  mem_cmd_o[20] (net)                           1       5.5416              0.0000     0.8338 r
  mem_cmd_o[20] (out)                                             0.0417   -0.0044 &   0.8294 r
  data arrival time                                                                    0.8294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9294


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1702    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0824    0.2120     0.5719 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      21.1576              0.0000     0.5719 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5719 r
  fifo_0__mem_fifo/data_o[6] (net)                     21.1576              0.0000     0.5719 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5719 r
  fifo_lo[4] (net)                                     21.1576              0.0000     0.5719 r
  U1768/IN1 (MUX21X1)                                             0.0824   -0.0119 &   0.5601 r
  U1768/Q (MUX21X1)                                               0.4094    0.2329 @   0.7930 r
  io_cmd_o[6] (net)                             4     123.1948              0.0000     0.7930 r
  io_cmd_o[6] (out)                                               0.4094    0.0373 @   0.8303 r
  data arrival time                                                                    0.8303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9303


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0797    0.2346     0.5934 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      24.4264              0.0000     0.5934 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5934 f
  fifo_0__mem_fifo/data_o[42] (net)                    24.4264              0.0000     0.5934 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5934 f
  fifo_lo[40] (net)                                    24.4264              0.0000     0.5934 f
  U1840/IN1 (MUX21X1)                                             0.0797   -0.0130 &   0.5804 f
  U1840/Q (MUX21X1)                                               0.2732    0.1970 @   0.7773 f
  io_cmd_o[42] (net)                            5      83.6822              0.0000     0.7773 f
  U1841/INP (NBUFFX2)                                             0.2732   -0.0250 @   0.7524 f
  U1841/Z (NBUFFX2)                                               0.0411    0.0809     0.8333 f
  mem_cmd_o[42] (net)                           1       8.7671              0.0000     0.8333 f
  mem_cmd_o[42] (out)                                             0.0411   -0.0027 &   0.8306 f
  data arrival time                                                                    0.8306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9306


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0638    0.2247     0.5852 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      17.3738              0.0000     0.5852 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5852 f
  fifo_0__mem_fifo/data_o[36] (net)                    17.3738              0.0000     0.5852 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5852 f
  fifo_lo[34] (net)                                    17.3738              0.0000     0.5852 f
  U1828/IN1 (MUX21X1)                                             0.0638   -0.0054 &   0.5799 f
  U1828/Q (MUX21X1)                                               0.2682    0.1928 @   0.7727 f
  io_cmd_o[36] (net)                            5      82.2370              0.0000     0.7727 f
  U1829/INP (NBUFFX2)                                             0.2682   -0.0130 @   0.7597 f
  U1829/Z (NBUFFX2)                                               0.0346    0.0750     0.8348 f
  mem_cmd_o[36] (net)                           1       3.6773              0.0000     0.8348 f
  mem_cmd_o[36] (out)                                             0.0346   -0.0042 &   0.8306 f
  data arrival time                                                                    0.8306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9306


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2211    0.0000     0.3692 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0633    0.2287     0.5980 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      17.1807              0.0000     0.5980 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5980 f
  fifo_1__mem_fifo/data_o[105] (net)                   17.1807              0.0000     0.5980 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5980 f
  fifo_lo[145] (net)                                   17.1807              0.0000     0.5980 f
  U1953/IN2 (AND2X1)                                              0.0633   -0.0004 &   0.5976 f
  U1953/Q (AND2X1)                                                0.2735    0.1829 @   0.7805 f
  io_cmd_o[105] (net)                           4      80.2821              0.0000     0.7805 f
  U1954/INP (NBUFFX2)                                             0.2735   -0.0502 @   0.7303 f
  U1954/Z (NBUFFX2)                                               0.0677    0.0975 @   0.8279 f
  mem_cmd_o[105] (net)                          1      27.2097              0.0000     0.8279 f
  mem_cmd_o[105] (out)                                            0.0679    0.0028 @   0.8307 f
  data arrival time                                                                    0.8307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1868    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1106    0.2271 @   0.6066 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      31.9171              0.0000     0.6066 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6066 r
  fifo_0__mem_fifo/data_o[32] (net)                    31.9171              0.0000     0.6066 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6066 r
  fifo_lo[30] (net)                                    31.9171              0.0000     0.6066 r
  U1820/IN1 (MUX21X1)                                             0.1107   -0.0143 @   0.5923 r
  U1820/Q (MUX21X1)                                               0.4151    0.2434 @   0.8357 r
  io_cmd_o[32] (net)                            4     125.6959              0.0000     0.8357 r
  io_cmd_o[32] (out)                                              0.4151   -0.0050 @   0.8307 r
  data arrival time                                                                    0.8307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9307


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1183    0.2276 @   0.5924 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      33.2922              0.0000     0.5924 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5924 r
  fifo_1__mem_fifo/data_o[19] (net)                    33.2922              0.0000     0.5924 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5924 r
  fifo_lo[66] (net)                                    33.2922              0.0000     0.5924 r
  U1794/IN2 (MUX21X1)                                             0.1184    0.0000 @   0.5923 r
  U1794/Q (MUX21X1)                                               0.3188    0.2127 @   0.8050 r
  io_cmd_o[19] (net)                            4      95.6314              0.0000     0.8050 r
  io_cmd_o[19] (out)                                              0.3188    0.0257 @   0.8307 r
  data arrival time                                                                    0.8307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1365    0.2352 @   0.5940 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      39.2949              0.0000     0.5940 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5940 r
  fifo_0__mem_fifo/data_o[41] (net)                    39.2949              0.0000     0.5940 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5940 r
  fifo_lo[39] (net)                                    39.2949              0.0000     0.5940 r
  U1838/IN1 (MUX21X1)                                             0.1366   -0.0107 @   0.5833 r
  U1838/Q (MUX21X1)                                               0.3353    0.2181 @   0.8014 r
  io_cmd_o[41] (net)                            5     100.1380              0.0000     0.8014 r
  io_cmd_o[41] (out)                                              0.3353    0.0295 @   0.8309 r
  data arrival time                                                                    0.8309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9309


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0499    0.2200     0.5916 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.2434              0.0000     0.5916 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5916 f
  fifo_1__mem_fifo/data_o[87] (net)                    11.2434              0.0000     0.5916 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5916 f
  fifo_lo[127] (net)                                   11.2434              0.0000     0.5916 f
  U1917/IN2 (AND2X1)                                              0.0499   -0.0011 &   0.5905 f
  U1917/Q (AND2X1)                                                0.2782    0.1862 @   0.7766 f
  io_cmd_o[87] (net)                            4      83.0763              0.0000     0.7766 f
  U1918/INP (NBUFFX2)                                             0.2782   -0.0466 @   0.7300 f
  U1918/Z (NBUFFX2)                                               0.1928    0.1472 @   0.8772 f
  mem_cmd_o[87] (net)                           1     107.6730              0.0000     0.8772 f
  mem_cmd_o[87] (out)                                             0.1928   -0.0463 @   0.8309 f
  data arrival time                                                                    0.8309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9309


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1702    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0664    0.2263     0.5866 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      18.5014              0.0000     0.5866 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5866 f
  fifo_0__mem_fifo/data_o[35] (net)                    18.5014              0.0000     0.5866 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5866 f
  fifo_lo[33] (net)                                    18.5014              0.0000     0.5866 f
  U1826/IN1 (MUX21X1)                                             0.0664   -0.0015 &   0.5851 f
  U1826/Q (MUX21X1)                                               0.2630    0.1910 @   0.7761 f
  io_cmd_o[35] (net)                            5      80.5515              0.0000     0.7761 f
  U1827/INP (NBUFFX2)                                             0.2630   -0.0172 @   0.7588 f
  U1827/Z (NBUFFX2)                                               0.0353    0.0755     0.8344 f
  mem_cmd_o[35] (net)                           1       4.3666              0.0000     0.8344 f
  mem_cmd_o[35] (out)                                             0.0353   -0.0020 &   0.8323 f
  data arrival time                                                                    0.8323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9323


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0647    0.2253     0.5895 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      17.7730              0.0000     0.5895 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5895 f
  fifo_1__mem_fifo/data_o[54] (net)                    17.7730              0.0000     0.5895 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5895 f
  fifo_lo[97] (net)                                    17.7730              0.0000     0.5895 f
  U1856/IN2 (AND2X1)                                              0.0647   -0.0044 &   0.5850 f
  U1856/Q (AND2X1)                                                0.4492    0.2514 @   0.8365 f
  io_cmd_o[54] (net)                            4     130.8158              0.0000     0.8365 f
  io_cmd_o[54] (out)                                              0.4492   -0.0040 @   0.8325 f
  data arrival time                                                                    0.8325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9325


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0480    0.2187     0.5903 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.4089              0.0000     0.5903 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5903 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.4089              0.0000     0.5903 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5903 f
  fifo_lo[144] (net)                                   10.4089              0.0000     0.5903 f
  U1951/IN2 (AND2X1)                                              0.0480   -0.0061 &   0.5841 f
  U1951/Q (AND2X1)                                                0.2122    0.1549 @   0.7390 f
  io_cmd_o[104] (net)                           4      61.6817              0.0000     0.7390 f
  U1952/INP (NBUFFX2)                                             0.2122   -0.0031 @   0.7359 f
  U1952/Z (NBUFFX2)                                               0.0855    0.1038 @   0.8397 f
  mem_cmd_o[104] (net)                          1      41.9346              0.0000     0.8397 f
  mem_cmd_o[104] (out)                                            0.0855   -0.0067 @   0.8330 f
  data arrival time                                                                    0.8330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9330


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1207    0.2531 @   0.6020 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      40.2801              0.0000     0.6020 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6020 f
  fifo_1__mem_fifo/data_o[37] (net)                    40.2801              0.0000     0.6020 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6020 f
  fifo_lo[84] (net)                                    40.2801              0.0000     0.6020 f
  U1830/IN2 (MUX21X1)                                             0.1207   -0.0135 @   0.5884 f
  U1830/Q (MUX21X1)                                               0.2735    0.2065 @   0.7949 f
  io_cmd_o[37] (net)                            5      84.0222              0.0000     0.7949 f
  U1831/INP (NBUFFX2)                                             0.2735   -0.0252 @   0.7698 f
  U1831/Z (NBUFFX2)                                               0.0326    0.0733     0.8431 f
  mem_cmd_o[37] (net)                           1       1.8668              0.0000     0.8431 f
  mem_cmd_o[37] (out)                                             0.0326   -0.0097 &   0.8334 f
  data arrival time                                                                    0.8334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9334


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1338    0.2344 @   0.5987 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      38.5783              0.0000     0.5987 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[12] (net)                    38.5783              0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5987 r
  fifo_lo[59] (net)                                    38.5783              0.0000     0.5987 r
  U1780/IN2 (MUX21X1)                                             0.1339   -0.0166 @   0.5821 r
  U1780/Q (MUX21X1)                                               0.3101    0.2133 @   0.7954 r
  io_cmd_o[12] (net)                            4      93.0581              0.0000     0.7954 r
  U1781/INP (NBUFFX2)                                             0.3101   -0.0442 @   0.7512 r
  U1781/Z (NBUFFX2)                                               0.0386    0.0912     0.8424 r
  mem_cmd_o[12] (net)                           1       1.3816              0.0000     0.8424 r
  mem_cmd_o[12] (out)                                             0.0386   -0.0089 &   0.8335 r
  data arrival time                                                                    0.8335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9335


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1032    0.2223 @   0.5871 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.2202              0.0000     0.5871 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[2] (net)                     29.2202              0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5871 r
  fifo_lo[50] (net)                                    29.2202              0.0000     0.5871 r
  U1762/IN2 (MUX21X1)                                             0.1032   -0.0030 @   0.5841 r
  U1762/Q (MUX21X1)                                               0.3076    0.2056 @   0.7897 r
  io_cmd_o[2] (net)                             4      92.2089              0.0000     0.7897 r
  U1763/INP (NBUFFX2)                                             0.3076   -0.0345 @   0.7552 r
  U1763/Z (NBUFFX2)                                               0.0384    0.0908     0.8460 r
  mem_cmd_o[2] (net)                            1       1.2614              0.0000     0.8460 r
  mem_cmd_o[2] (out)                                              0.0384   -0.0113 &   0.8347 r
  data arrival time                                                                    0.8347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9347


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1867    0.0000     0.3777 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1182    0.2304     0.6081 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      34.1735              0.0000     0.6081 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6081 r
  fifo_0__mem_fifo/data_o[19] (net)                    34.1735              0.0000     0.6081 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6081 r
  fifo_lo[17] (net)                                    34.1735              0.0000     0.6081 r
  U1794/IN1 (MUX21X1)                                             0.1182   -0.0087 &   0.5994 r
  U1794/Q (MUX21X1)                                               0.3188    0.2105 @   0.8098 r
  io_cmd_o[19] (net)                            4      95.6314              0.0000     0.8098 r
  io_cmd_o[19] (out)                                              0.3188    0.0257 @   0.8356 r
  data arrival time                                                                    0.8356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9356


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1867    0.0000     0.3779 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1203    0.2284 @   0.6063 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      33.2404              0.0000     0.6063 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[12] (net)                    33.2404              0.0000     0.6063 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.6063 r
  fifo_lo[10] (net)                                    33.2404              0.0000     0.6063 r
  U1780/IN1 (MUX21X1)                                             0.1205   -0.0168 @   0.5895 r
  U1780/Q (MUX21X1)                                               0.3101    0.2083 @   0.7978 r
  io_cmd_o[12] (net)                            4      93.0581              0.0000     0.7978 r
  U1781/INP (NBUFFX2)                                             0.3101   -0.0442 @   0.7536 r
  U1781/Z (NBUFFX2)                                               0.0386    0.0912     0.8448 r
  mem_cmd_o[12] (net)                           1       1.3816              0.0000     0.8448 r
  mem_cmd_o[12] (out)                                             0.0386   -0.0089 &   0.8359 r
  data arrival time                                                                    0.8359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1619    0.2743 @   0.6391 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      55.9881              0.0000     0.6391 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6391 f
  fifo_1__mem_fifo/data_o[29] (net)                    55.9881              0.0000     0.6391 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6391 f
  fifo_lo[76] (net)                                    55.9881              0.0000     0.6391 f
  U1814/IN2 (MUX21X1)                                             0.1619   -0.0359 @   0.6032 f
  U1814/Q (MUX21X1)                                               0.2959    0.2217 @   0.8249 f
  io_cmd_o[29] (net)                            4      91.4133              0.0000     0.8249 f
  U1815/INP (NBUFFX2)                                             0.2959   -0.0636 @   0.7613 f
  U1815/Z (NBUFFX2)                                               0.0400    0.0803     0.8416 f
  mem_cmd_o[29] (net)                           1       7.0647              0.0000     0.8416 f
  mem_cmd_o[29] (out)                                             0.0400   -0.0056 &   0.8360 f
  data arrival time                                                                    0.8360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.2212    0.0000     0.3717 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0462    0.2174     0.5891 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.5965              0.0000     0.5891 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5891 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.5965              0.0000     0.5891 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5891 f
  fifo_lo[103] (net)                                    9.5965              0.0000     0.5891 f
  U1869/IN2 (AND2X1)                                              0.0462   -0.0038 &   0.5853 f
  U1869/Q (AND2X1)                                                0.1810    0.1389 @   0.7242 f
  io_cmd_o[63] (net)                            4      51.8690              0.0000     0.7242 f
  U1870/INP (NBUFFX2)                                             0.1810    0.0031 @   0.7272 f
  U1870/Z (NBUFFX2)                                               0.0894    0.1023 @   0.8295 f
  mem_cmd_o[63] (net)                           1      45.4768              0.0000     0.8295 f
  mem_cmd_o[63] (out)                                             0.0894    0.0069 @   0.8364 f
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3723     0.3723
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2212    0.0000     0.3723 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0454    0.2169     0.5892 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.2555              0.0000     0.5892 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5892 f
  fifo_1__mem_fifo/data_o[106] (net)                    9.2555              0.0000     0.5892 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5892 f
  fifo_lo[146] (net)                                    9.2555              0.0000     0.5892 f
  U1955/IN2 (AND2X1)                                              0.0454   -0.0028 &   0.5864 f
  U1955/Q (AND2X1)                                                0.0673    0.0825     0.6689 f
  n2623 (net)                                   1      16.3864              0.0000     0.6689 f
  icc_place1888/INP (NBUFFX2)                                     0.0673   -0.0107 &   0.6582 f
  icc_place1888/Z (NBUFFX2)                                       0.2736    0.1435 @   0.8017 f
  mem_cmd_o[106] (net)                          4     160.2974              0.0000     0.8017 f
  icc_place1960/INP (NBUFFX2)                                     0.2736   -0.0324 @   0.7693 f
  icc_place1960/Z (NBUFFX2)                                       0.0316    0.0724     0.8418 f
  io_cmd_o[106] (net)                           1       1.0579              0.0000     0.8418 f
  io_cmd_o[106] (out)                                             0.0316   -0.0053 &   0.8365 f
  data arrival time                                                                    0.8365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9365


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1259    0.2309 @   0.5955 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.8523              0.0000     0.5955 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[8] (net)                     35.8523              0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5955 r
  fifo_lo[55] (net)                                    35.8523              0.0000     0.5955 r
  U1772/IN2 (MUX21X1)                                             0.1260   -0.0212 @   0.5743 r
  U1772/Q (MUX21X1)                                               0.3119    0.2121 @   0.7864 r
  io_cmd_o[8] (net)                             4      93.5287              0.0000     0.7864 r
  U1773/INP (NBUFFX2)                                             0.3119   -0.0418 @   0.7446 r
  U1773/Z (NBUFFX2)                                               0.0446    0.0967     0.8412 r
  mem_cmd_o[8] (net)                            1       6.0783              0.0000     0.8412 r
  mem_cmd_o[8] (out)                                              0.0446   -0.0045 &   0.8367 r
  data arrival time                                                                    0.8367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9367


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2211    0.0000     0.3693 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0645    0.2295     0.5988 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.6973              0.0000     0.5988 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5988 f
  fifo_1__mem_fifo/data_o[92] (net)                    17.6973              0.0000     0.5988 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5988 f
  fifo_lo[132] (net)                                   17.6973              0.0000     0.5988 f
  U1927/IN2 (AND2X1)                                              0.0645   -0.0067 &   0.5921 f
  U1927/Q (AND2X1)                                                0.2084    0.1549 @   0.7470 f
  io_cmd_o[92] (net)                            4      60.8592              0.0000     0.7470 f
  U1928/INP (NBUFFX2)                                             0.2084    0.0100 @   0.7570 f
  U1928/Z (NBUFFX2)                                               0.0425    0.0794     0.8364 f
  mem_cmd_o[92] (net)                           1      12.2434              0.0000     0.8364 f
  mem_cmd_o[92] (out)                                             0.0425    0.0006 &   0.8370 f
  data arrival time                                                                    0.8370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9370


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1023    0.2457 @   0.6103 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      33.0251              0.0000     0.6103 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6103 f
  fifo_1__mem_fifo/data_o[14] (net)                    33.0251              0.0000     0.6103 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.6103 f
  fifo_lo[61] (net)                                    33.0251              0.0000     0.6103 f
  U1784/IN2 (MUX21X1)                                             0.1023   -0.0053 @   0.6049 f
  U1784/Q (MUX21X1)                                               0.3950    0.2507 @   0.8556 f
  io_cmd_o[14] (net)                            4     122.0350              0.0000     0.8556 f
  io_cmd_o[14] (out)                                              0.3950   -0.0186 @   0.8371 f
  data arrival time                                                                    0.8371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9371


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0717    0.2296     0.5900 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      20.8667              0.0000     0.5900 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5900 f
  fifo_0__mem_fifo/data_o[22] (net)                    20.8667              0.0000     0.5900 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5900 f
  fifo_lo[20] (net)                                    20.8667              0.0000     0.5900 f
  U1800/IN1 (MUX21X1)                                             0.0717   -0.0055 &   0.5844 f
  U1800/Q (MUX21X1)                                               0.2633    0.1915 @   0.7759 f
  io_cmd_o[22] (net)                            4      80.4989              0.0000     0.7759 f
  U1801/INP (NBUFFX2)                                             0.2633   -0.0143 @   0.7616 f
  U1801/Z (NBUFFX2)                                               0.0417    0.0813     0.8429 f
  mem_cmd_o[22] (net)                           1       9.5738              0.0000     0.8429 f
  mem_cmd_o[22] (out)                                             0.0417   -0.0058 &   0.8371 f
  data arrival time                                                                    0.8371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9371


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1096    0.2266 @   0.6055 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      31.5613              0.0000     0.6055 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6055 r
  fifo_0__mem_fifo/data_o[15] (net)                    31.5613              0.0000     0.6055 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6055 r
  fifo_lo[13] (net)                                    31.5613              0.0000     0.6055 r
  U1786/IN1 (MUX21X1)                                             0.1097   -0.0117 @   0.5938 r
  U1786/Q (MUX21X1)                                               0.3368    0.2134 @   0.8072 r
  io_cmd_o[15] (net)                            4     100.7345              0.0000     0.8072 r
  io_cmd_o[15] (out)                                              0.3368    0.0305 @   0.8378 r
  data arrival time                                                                    0.8378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9378


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1773    0.2813 @   0.6455 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      61.6966              0.0000     0.6455 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6455 f
  fifo_1__mem_fifo/data_o[34] (net)                    61.6966              0.0000     0.6455 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6455 f
  fifo_lo[81] (net)                                    61.6966              0.0000     0.6455 f
  U1824/IN2 (MUX21X1)                                             0.1773   -0.0345 @   0.6110 f
  U1824/Q (MUX21X1)                                               0.2781    0.2145 @   0.8255 f
  io_cmd_o[34] (net)                            4      85.2271              0.0000     0.8255 f
  io_cmd_o[34] (out)                                              0.2781    0.0126 @   0.8381 f
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0839    0.2127     0.5726 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      21.7337              0.0000     0.5726 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5726 r
  fifo_0__mem_fifo/data_o[24] (net)                    21.7337              0.0000     0.5726 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5726 r
  fifo_lo[22] (net)                                    21.7337              0.0000     0.5726 r
  U1804/IN1 (MUX21X1)                                             0.0839   -0.0025 &   0.5701 r
  U1804/Q (MUX21X1)                                               0.2819    0.1898 @   0.7599 r
  io_cmd_o[24] (net)                            5      84.0701              0.0000     0.7599 r
  U1805/INP (NBUFFX2)                                             0.2819   -0.0114 @   0.7484 r
  U1805/Z (NBUFFX2)                                               0.0432    0.0933     0.8418 r
  mem_cmd_o[24] (net)                           1       6.0741              0.0000     0.8418 r
  mem_cmd_o[24] (out)                                             0.0432   -0.0036 &   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1698    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1199    0.2284 @   0.5928 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      33.8734              0.0000     0.5928 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5928 r
  fifo_1__mem_fifo/data_o[38] (net)                    33.8734              0.0000     0.5928 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5928 r
  fifo_lo[85] (net)                                    33.8734              0.0000     0.5928 r
  U1832/IN2 (MUX21X1)                                             0.1199    0.0012 @   0.5940 r
  U1832/Q (MUX21X1)                                               0.3317    0.2179 @   0.8119 r
  io_cmd_o[38] (net)                            5      99.7816              0.0000     0.8119 r
  io_cmd_o[38] (out)                                              0.3317    0.0263 @   0.8382 r
  data arrival time                                                                    0.8382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9382


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1698    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1235    0.2573 @   0.6218 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.0751              0.0000     0.6218 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[20] (net)                    42.0751              0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6218 f
  fifo_lo[67] (net)                                    42.0751              0.0000     0.6218 f
  U1796/IN2 (MUX21X1)                                             0.1235   -0.0162 @   0.6056 f
  U1796/Q (MUX21X1)                                               0.2566    0.1996 @   0.8052 f
  io_cmd_o[20] (net)                            4      78.5286              0.0000     0.8052 f
  U1797/INP (NBUFFX2)                                             0.2566   -0.0393 @   0.7660 f
  U1797/Z (NBUFFX2)                                               0.0365    0.0765     0.8424 f
  mem_cmd_o[20] (net)                           1       5.5416              0.0000     0.8424 f
  mem_cmd_o[20] (out)                                             0.0365   -0.0038 &   0.8386 f
  data arrival time                                                                    0.8386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9386


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1868    0.0000     0.3788 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1079    0.2258 @   0.6046 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      30.9348              0.0000     0.6046 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6046 r
  fifo_0__mem_fifo/data_o[39] (net)                    30.9348              0.0000     0.6046 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6046 r
  fifo_lo[37] (net)                                    30.9348              0.0000     0.6046 r
  U1834/IN1 (MUX21X1)                                             0.1079    0.0009 @   0.6055 r
  U1834/Q (MUX21X1)                                               0.3749    0.2281 @   0.8336 r
  io_cmd_o[39] (net)                            5     113.2278              0.0000     0.8336 r
  io_cmd_o[39] (out)                                              0.3749    0.0062 @   0.8398 r
  data arrival time                                                                    0.8398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9398


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0981    0.2450     0.6097 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      32.3549              0.0000     0.6097 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6097 f
  fifo_1__mem_fifo/data_o[39] (net)                    32.3549              0.0000     0.6097 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6097 f
  fifo_lo[86] (net)                                    32.3549              0.0000     0.6097 f
  U1834/IN2 (MUX21X1)                                             0.0981   -0.0128 &   0.5969 f
  U1834/Q (MUX21X1)                                               0.3606    0.2381 @   0.8350 f
  io_cmd_o[39] (net)                            5     111.7433              0.0000     0.8350 f
  io_cmd_o[39] (out)                                              0.3606    0.0059 @   0.8409 f
  data arrival time                                                                    0.8409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9409


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1379    0.2361 @   0.6008 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      39.9526              0.0000     0.6008 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[15] (net)                    39.9526              0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6008 r
  fifo_lo[62] (net)                                    39.9526              0.0000     0.6008 r
  U1786/IN2 (MUX21X1)                                             0.1379   -0.0119 @   0.5890 r
  U1786/Q (MUX21X1)                                               0.3368    0.2214 @   0.8104 r
  io_cmd_o[15] (net)                            4     100.7345              0.0000     0.8104 r
  io_cmd_o[15] (out)                                              0.3368    0.0305 @   0.8409 r
  data arrival time                                                                    0.8409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9409


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.1124    0.2519 @   0.6306 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      36.9388              0.0000     0.6306 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[53] (net)                    36.9388              0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6306 f
  fifo_lo[47] (net)                                    36.9388              0.0000     0.6306 f
  U1854/IN1 (MUX21X1)                                             0.1124   -0.0098 @   0.6208 f
  U1854/Q (MUX21X1)                                               0.3696    0.2428 @   0.8636 f
  io_cmd_o[53] (net)                            4     114.8031              0.0000     0.8636 f
  io_cmd_o[53] (out)                                              0.3696   -0.0222 @   0.8414 f
  data arrival time                                                                    0.8414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9414


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2220    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0541    0.2228     0.5942 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      13.0776              0.0000     0.5942 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[99] (net)                    13.0776              0.0000     0.5942 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5942 f
  fifo_lo[139] (net)                                   13.0776              0.0000     0.5942 f
  U1941/IN2 (AND2X1)                                              0.0541   -0.0062 &   0.5880 f
  U1941/Q (AND2X1)                                                0.1702    0.1353 @   0.7233 f
  io_cmd_o[99] (net)                            4      48.4648              0.0000     0.7233 f
  U1942/INP (NBUFFX2)                                             0.1702    0.0055 @   0.7289 f
  U1942/Z (NBUFFX2)                                               0.0971    0.1048 @   0.8337 f
  mem_cmd_o[99] (net)                           1      50.8410              0.0000     0.8337 f
  mem_cmd_o[99] (out)                                             0.0971    0.0084 @   0.8421 f
  data arrival time                                                                    0.8421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9421


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1696    0.0000     0.3592 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0779    0.2334     0.5926 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      23.6050              0.0000     0.5926 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5926 f
  fifo_0__mem_fifo/data_o[31] (net)                    23.6050              0.0000     0.5926 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5926 f
  fifo_lo[29] (net)                                    23.6050              0.0000     0.5926 f
  U1818/IN1 (MUX21X1)                                             0.0779   -0.0012 &   0.5914 f
  U1818/Q (MUX21X1)                                               0.3359    0.2225 @   0.8138 f
  io_cmd_o[31] (net)                            4     103.7328              0.0000     0.8138 f
  io_cmd_o[31] (out)                                              0.3359    0.0286 @   0.8425 f
  data arrival time                                                                    0.8425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9425


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1393    0.2388     0.6028 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      41.6790              0.0000     0.6028 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6028 r
  fifo_1__mem_fifo/data_o[41] (net)                    41.6790              0.0000     0.6028 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6028 r
  fifo_lo[88] (net)                                    41.6790              0.0000     0.6028 r
  U1838/IN2 (MUX21X1)                                             0.1393   -0.0095 &   0.5933 r
  U1838/Q (MUX21X1)                                               0.3353    0.2208 @   0.8141 r
  io_cmd_o[41] (net)                            5     100.1380              0.0000     0.8141 r
  io_cmd_o[41] (out)                                              0.3353    0.0295 @   0.8436 r
  data arrival time                                                                    0.8436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9436


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1698    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0884    0.2399 @   0.6047 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      28.6316              0.0000     0.6047 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6047 f
  fifo_1__mem_fifo/data_o[2] (net)                     28.6316              0.0000     0.6047 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6047 f
  fifo_lo[50] (net)                                    28.6316              0.0000     0.6047 f
  U1762/IN2 (MUX21X1)                                             0.0884   -0.0011 @   0.6036 f
  U1762/Q (MUX21X1)                                               0.2967    0.2106 @   0.8142 f
  io_cmd_o[2] (net)                             4      91.4632              0.0000     0.8142 f
  U1763/INP (NBUFFX2)                                             0.2967   -0.0344 @   0.7798 f
  U1763/Z (NBUFFX2)                                               0.0328    0.0739     0.8537 f
  mem_cmd_o[2] (net)                            1       1.2614              0.0000     0.8537 f
  mem_cmd_o[2] (out)                                              0.0328   -0.0097 &   0.8440 f
  data arrival time                                                                    0.8440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9440


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1696    0.0000     0.3587 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1177    0.2274 @   0.5861 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      33.1337              0.0000     0.5861 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5861 r
  fifo_0__mem_fifo/data_o[40] (net)                    33.1337              0.0000     0.5861 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5861 r
  fifo_lo[38] (net)                                    33.1337              0.0000     0.5861 r
  U1836/IN1 (MUX21X1)                                             0.1178   -0.0120 @   0.5742 r
  U1836/Q (MUX21X1)                                               0.2729    0.1936 @   0.7678 r
  io_cmd_o[40] (net)                            5      81.0206              0.0000     0.7678 r
  U1837/INP (NBUFFX2)                                             0.2729   -0.0063 @   0.7615 r
  U1837/Z (NBUFFX2)                                               0.0390    0.0891     0.8506 r
  mem_cmd_o[40] (net)                           1       3.1228              0.0000     0.8506 r
  mem_cmd_o[40] (out)                                             0.0390   -0.0061 &   0.8445 r
  data arrival time                                                                    0.8445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9445


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1133    0.2521 @   0.6164 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      37.9897              0.0000     0.6164 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[12] (net)                    37.9897              0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6164 f
  fifo_lo[59] (net)                                    37.9897              0.0000     0.6164 f
  U1780/IN2 (MUX21X1)                                             0.1133   -0.0090 @   0.6073 f
  U1780/Q (MUX21X1)                                               0.2992    0.2160 @   0.8234 f
  io_cmd_o[12] (net)                            4      92.3123              0.0000     0.8234 f
  U1781/INP (NBUFFX2)                                             0.2992   -0.0448 @   0.7785 f
  U1781/Z (NBUFFX2)                                               0.0331    0.0742     0.8527 f
  mem_cmd_o[12] (net)                           1       1.3816              0.0000     0.8527 f
  mem_cmd_o[12] (out)                                             0.0331   -0.0076 &   0.8451 f
  data arrival time                                                                    0.8451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9451


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1697    0.0000     0.3599 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0722    0.2299     0.5899 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      21.1079              0.0000     0.5899 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[24] (net)                    21.1079              0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5899 f
  fifo_lo[22] (net)                                    21.1079              0.0000     0.5899 f
  U1804/IN1 (MUX21X1)                                             0.0722   -0.0020 &   0.5878 f
  U1804/Q (MUX21X1)                                               0.2715    0.1953 @   0.7831 f
  io_cmd_o[24] (net)                            5      83.2266              0.0000     0.7831 f
  U1805/INP (NBUFFX2)                                             0.2715   -0.0120 @   0.7712 f
  U1805/Z (NBUFFX2)                                               0.0377    0.0779     0.8490 f
  mem_cmd_o[24] (net)                           1       6.0741              0.0000     0.8490 f
  mem_cmd_o[24] (out)                                             0.0377   -0.0032 &   0.8459 f
  data arrival time                                                                    0.8459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9459


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1696    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0447    0.1916     0.5519 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.8554              0.0000     0.5519 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[11] (net)                     6.8554              0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5519 r
  fifo_lo[9] (net)                                      6.8554              0.0000     0.5519 r
  U1778/IN1 (MUX21X1)                                             0.0447   -0.0010 &   0.5509 r
  U1778/Q (MUX21X1)                                               0.3417    0.2010 @   0.7519 r
  io_cmd_o[11] (net)                            4     102.2822              0.0000     0.7519 r
  U1779/INP (NBUFFX2)                                             0.3417   -0.0051 @   0.7468 r
  U1779/Z (NBUFFX2)                                               0.0629    0.1141 @   0.8609 r
  mem_cmd_o[11] (net)                           1      20.1685              0.0000     0.8609 r
  mem_cmd_o[11] (out)                                             0.0629   -0.0150 @   0.8459 r
  data arrival time                                                                    0.8459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9459


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3724     0.3724
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2212    0.0000     0.3724 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0490    0.1984     0.5708 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.5271              0.0000     0.5708 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.5271              0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5708 r
  fifo_lo[99] (net)                                     8.5271              0.0000     0.5708 r
  U1861/IN2 (AND2X1)                                              0.0490   -0.0051 &   0.5657 r
  U1861/Q (AND2X1)                                                0.2490    0.1538 @   0.7195 r
  io_cmd_o[59] (net)                            4      75.6105              0.0000     0.7195 r
  U1862/INP (NBUFFX2)                                             0.2490   -0.0062 @   0.7133 r
  U1862/Z (NBUFFX2)                                               0.1727    0.1446 @   0.8580 r
  mem_cmd_o[59] (net)                           1      91.2813              0.0000     0.8580 r
  mem_cmd_o[59] (out)                                             0.1727   -0.0118 @   0.8462 r
  data arrival time                                                                    0.8462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9462


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0835    0.2125     0.5727 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      21.5788              0.0000     0.5727 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5727 r
  fifo_0__mem_fifo/data_o[10] (net)                    21.5788              0.0000     0.5727 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5727 r
  fifo_lo[8] (net)                                     21.5788              0.0000     0.5727 r
  U1776/IN1 (MUX21X2)                                             0.0835   -0.0061 &   0.5666 r
  U1776/Q (MUX21X2)                                               0.3610    0.2037 @   0.7703 r
  n2626 (net)                                   4     200.4550              0.0000     0.7703 r
  mem_cmd_o[10] (out)                                             0.3610    0.0773 @   0.8476 r
  data arrival time                                                                    0.8476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9476


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1867    0.0000     0.3779 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1033    0.2461 @   0.6240 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      32.6146              0.0000     0.6240 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[12] (net)                    32.6146              0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.6240 f
  fifo_lo[10] (net)                                    32.6146              0.0000     0.6240 f
  U1780/IN1 (MUX21X1)                                             0.1036   -0.0104 @   0.6136 f
  U1780/Q (MUX21X1)                                               0.2992    0.2125 @   0.8261 f
  io_cmd_o[12] (net)                            4      92.3123              0.0000     0.8261 f
  U1781/INP (NBUFFX2)                                             0.2992   -0.0448 @   0.7813 f
  U1781/Z (NBUFFX2)                                               0.0331    0.0742     0.8555 f
  mem_cmd_o[12] (net)                           1       1.3816              0.0000     0.8555 f
  mem_cmd_o[12] (out)                                             0.0331   -0.0076 &   0.8479 f
  data arrival time                                                                    0.8479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9479


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1868    0.0000     0.3782 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0948    0.2449 @   0.6231 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      31.4722              0.0000     0.6231 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6231 f
  fifo_0__mem_fifo/data_o[14] (net)                    31.4722              0.0000     0.6231 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6231 f
  fifo_lo[12] (net)                                    31.4722              0.0000     0.6231 f
  U1784/IN1 (MUX21X1)                                             0.0949   -0.0038 @   0.6193 f
  U1784/Q (MUX21X1)                                               0.3950    0.2476 @   0.8669 f
  io_cmd_o[14] (net)                            4     122.0350              0.0000     0.8669 f
  io_cmd_o[14] (out)                                              0.3950   -0.0186 @   0.8483 f
  data arrival time                                                                    0.8483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9483


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1068    0.2485 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.2637              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[8] (net)                     35.2637              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6132 f
  fifo_lo[55] (net)                                    35.2637              0.0000     0.6132 f
  U1772/IN2 (MUX21X1)                                             0.1068   -0.0138 @   0.5993 f
  U1772/Q (MUX21X1)                                               0.3011    0.2153 @   0.8146 f
  io_cmd_o[8] (net)                             4      92.7830              0.0000     0.8146 f
  U1773/INP (NBUFFX2)                                             0.3011   -0.0418 @   0.7728 f
  U1773/Z (NBUFFX2)                                               0.0390    0.0795     0.8524 f
  mem_cmd_o[8] (net)                            1       6.0783              0.0000     0.8524 f
  mem_cmd_o[8] (out)                                              0.0390   -0.0039 &   0.8484 f
  data arrival time                                                                    0.8484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9484


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1208    0.2287 @   0.5928 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      34.1565              0.0000     0.5928 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5928 r
  fifo_1__mem_fifo/data_o[1] (net)                     34.1565              0.0000     0.5928 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5928 r
  fifo_lo[49] (net)                                    34.1565              0.0000     0.5928 r
  icc_clock1857/IN2 (MUX21X2)                                     0.1208    0.0003 @   0.5931 r
  icc_clock1857/Q (MUX21X2)                                       0.2922    0.1917 @   0.7848 r
  io_cmd_o[1] (net)                             4     155.8965              0.0000     0.7848 r
  io_cmd_o[1] (out)                                               0.2922    0.0652 @   0.8499 r
  data arrival time                                                                    0.8499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9499


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1062    0.2219     0.5709 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      29.9180              0.0000     0.5709 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5709 r
  fifo_1__mem_fifo/data_o[21] (net)                    29.9180              0.0000     0.5709 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5709 r
  fifo_lo[68] (net)                                    29.9180              0.0000     0.5709 r
  U1798/IN2 (MUX21X1)                                             0.1062   -0.0016 &   0.5693 r
  U1798/Q (MUX21X1)                                               0.3167    0.2086 @   0.7778 r
  io_cmd_o[21] (net)                            4      94.7284              0.0000     0.7778 r
  U1799/INP (NBUFFX2)                                             0.3167   -0.0151 @   0.7627 r
  U1799/Z (NBUFFX2)                                               0.0399    0.0928     0.8555 r
  mem_cmd_o[21] (net)                           1       2.1355              0.0000     0.8555 r
  mem_cmd_o[21] (out)                                             0.0399   -0.0048 &   0.8507 r
  data arrival time                                                                    0.8507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9507


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1087    0.2262 @   0.6049 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      31.2289              0.0000     0.6049 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[1] (net)                     31.2289              0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6049 r
  fifo_lo[0] (net)                                     31.2289              0.0000     0.6049 r
  icc_clock1857/IN1 (MUX21X2)                                     0.1088   -0.0055 @   0.5993 r
  icc_clock1857/Q (MUX21X2)                                       0.2922    0.1869 @   0.7862 r
  io_cmd_o[1] (net)                             4     155.8965              0.0000     0.7862 r
  io_cmd_o[1] (out)                                               0.2922    0.0652 @   0.8513 r
  data arrival time                                                                    0.8513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9513


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1868    0.0000     0.3787 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1086    0.2262 @   0.6049 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      31.1973              0.0000     0.6049 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[9] (net)                     31.1973              0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6049 r
  fifo_lo[7] (net)                                     31.1973              0.0000     0.6049 r
  U1774/IN1 (MUX21X1)                                             0.1087   -0.0009 @   0.6040 r
  U1774/Q (MUX21X1)                                               0.3458    0.2167 @   0.8206 r
  io_cmd_o[9] (net)                             4     103.6689              0.0000     0.8206 r
  io_cmd_o[9] (out)                                               0.3458    0.0309 @   0.8515 r
  data arrival time                                                                    0.8515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9515


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1703    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1403    0.2363 @   0.5966 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      40.3001              0.0000     0.5966 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[21] (net)                    40.3001              0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5966 r
  fifo_lo[19] (net)                                    40.3001              0.0000     0.5966 r
  U1798/IN1 (MUX21X1)                                             0.1405   -0.0306 @   0.5660 r
  U1798/Q (MUX21X1)                                               0.3167    0.2135 @   0.7795 r
  io_cmd_o[21] (net)                            4      94.7284              0.0000     0.7795 r
  U1799/INP (NBUFFX2)                                             0.3167   -0.0151 @   0.7644 r
  U1799/Z (NBUFFX2)                                               0.0399    0.0928     0.8572 r
  mem_cmd_o[21] (net)                           1       2.1355              0.0000     0.8572 r
  mem_cmd_o[21] (out)                                             0.0399   -0.0048 &   0.8524 r
  data arrival time                                                                    0.8524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9524


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1201    0.0000     0.3782 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0930    0.2378 @   0.6160 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      30.7001              0.0000     0.6160 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6160 f
  fifo_0__mem_fifo/data_o[38] (net)                    30.7001              0.0000     0.6160 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6160 f
  fifo_lo[36] (net)                                    30.7001              0.0000     0.6160 f
  U1832/IN1 (MUX21X1)                                             0.0931   -0.0086 @   0.6075 f
  U1832/Q (MUX21X1)                                               0.3191    0.2188 @   0.8263 f
  io_cmd_o[38] (net)                            5      98.6423              0.0000     0.8263 f
  io_cmd_o[38] (out)                                              0.3191    0.0262 @   0.8525 f
  data arrival time                                                                    0.8525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9525


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1868    0.0000     0.3784 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1207    0.2285 @   0.6069 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      33.3274              0.0000     0.6069 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[2] (net)                     33.3274              0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6069 r
  fifo_lo[1] (net)                                     33.3274              0.0000     0.6069 r
  U1762/IN1 (MUX21X1)                                             0.1209   -0.0068 @   0.6001 r
  U1762/Q (MUX21X1)                                               0.3076    0.2074 @   0.8075 r
  io_cmd_o[2] (net)                             4      92.2089              0.0000     0.8075 r
  U1763/INP (NBUFFX2)                                             0.3076   -0.0345 @   0.7730 r
  U1763/Z (NBUFFX2)                                               0.0384    0.0908     0.8638 r
  mem_cmd_o[2] (net)                            1       1.2614              0.0000     0.8638 r
  mem_cmd_o[2] (out)                                              0.0384   -0.0113 &   0.8525 r
  data arrival time                                                                    0.8525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1015    0.2453 @   0.6100 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      32.7036              0.0000     0.6100 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6100 f
  fifo_1__mem_fifo/data_o[19] (net)                    32.7036              0.0000     0.6100 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6100 f
  fifo_lo[66] (net)                                    32.7036              0.0000     0.6100 f
  U1794/IN2 (MUX21X1)                                             0.1016    0.0002 @   0.6102 f
  U1794/Q (MUX21X1)                                               0.3078    0.2170 @   0.8272 f
  io_cmd_o[19] (net)                            4      94.8857              0.0000     0.8272 f
  io_cmd_o[19] (out)                                              0.3078    0.0254 @   0.8525 f
  data arrival time                                                                    0.8525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9525


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1020    0.2231 @   0.6020 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      28.7849              0.0000     0.6020 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[8] (net)                     28.7849              0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6020 r
  fifo_lo[6] (net)                                     28.7849              0.0000     0.6020 r
  U1772/IN1 (MUX21X1)                                             0.1020   -0.0041 @   0.5979 r
  U1772/Q (MUX21X1)                                               0.3119    0.2046 @   0.8026 r
  io_cmd_o[8] (net)                             4      93.5287              0.0000     0.8026 r
  U1773/INP (NBUFFX2)                                             0.3119   -0.0418 @   0.7607 r
  U1773/Z (NBUFFX2)                                               0.0446    0.0967     0.8574 r
  mem_cmd_o[8] (net)                            1       6.0783              0.0000     0.8574 r
  mem_cmd_o[8] (out)                                              0.0446   -0.0045 &   0.8529 r
  data arrival time                                                                    0.8529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9529


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1739    0.2516 @   0.6163 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      52.0758              0.0000     0.6163 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6163 r
  fifo_1__mem_fifo/data_o[46] (net)                    52.0758              0.0000     0.6163 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6163 r
  fifo_lo[93] (net)                                    52.0758              0.0000     0.6163 r
  U1848/IN2 (MUX21X1)                                             0.1740   -0.0198 @   0.5965 r
  U1848/Q (MUX21X1)                                               0.2561    0.2013 @   0.7978 r
  io_cmd_o[46] (net)                            4      76.3057              0.0000     0.7978 r
  U1849/INP (NBUFFX2)                                             0.2561   -0.0236 @   0.7742 r
  U1849/Z (NBUFFX2)                                               0.0390    0.0879     0.8621 r
  mem_cmd_o[46] (net)                           1       3.7426              0.0000     0.8621 r
  mem_cmd_o[46] (out)                                             0.0390   -0.0085 &   0.8536 r
  data arrival time                                                                    0.8536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9536


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1696    0.0000     0.3587 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1010    0.2450 @   0.6037 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      32.5079              0.0000     0.6037 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6037 f
  fifo_0__mem_fifo/data_o[40] (net)                    32.5079              0.0000     0.6037 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6037 f
  fifo_lo[38] (net)                                    32.5079              0.0000     0.6037 f
  U1836/IN1 (MUX21X1)                                             0.1010   -0.0070 @   0.5967 f
  U1836/Q (MUX21X1)                                               0.2602    0.1949 @   0.7916 f
  io_cmd_o[40] (net)                            5      79.4951              0.0000     0.7916 f
  U1837/INP (NBUFFX2)                                             0.2602   -0.0065 @   0.7850 f
  U1837/Z (NBUFFX2)                                               0.0336    0.0740     0.8590 f
  mem_cmd_o[40] (net)                           1       3.1228              0.0000     0.8590 f
  mem_cmd_o[40] (out)                                             0.0336   -0.0053 &   0.8537 f
  data arrival time                                                                    0.8537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9537


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0907    0.2412 @   0.6058 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      29.6723              0.0000     0.6058 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6058 f
  fifo_1__mem_fifo/data_o[32] (net)                    29.6723              0.0000     0.6058 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6058 f
  fifo_lo[79] (net)                                    29.6723              0.0000     0.6058 f
  U1820/IN2 (MUX21X1)                                             0.0908   -0.0007 @   0.6051 f
  U1820/Q (MUX21X1)                                               0.4013    0.2544 @   0.8595 f
  io_cmd_o[32] (net)                            4     124.9502              0.0000     0.8595 f
  io_cmd_o[32] (out)                                              0.4013   -0.0056 @   0.8539 f
  data arrival time                                                                    0.8539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9539


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0888    0.2152     0.5757 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      23.5890              0.0000     0.5757 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5757 r
  fifo_0__mem_fifo/data_o[25] (net)                    23.5890              0.0000     0.5757 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5757 r
  fifo_lo[23] (net)                                    23.5890              0.0000     0.5757 r
  U1806/IN1 (MUX21X1)                                             0.0888    0.0006 &   0.5763 r
  U1806/Q (MUX21X1)                                               0.4213    0.2370 @   0.8134 r
  io_cmd_o[25] (net)                            6     126.4325              0.0000     0.8134 r
  io_cmd_o[25] (out)                                              0.4213    0.0406 @   0.8540 r
  data arrival time                                                                    0.8540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9540


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1243    0.2292 @   0.5897 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      34.8311              0.0000     0.5897 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[4] (net)                     34.8311              0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5897 r
  fifo_lo[2] (net)                                     34.8311              0.0000     0.5897 r
  U1764/IN1 (MUX21X1)                                             0.1245   -0.0212 @   0.5685 r
  U1764/Q (MUX21X1)                                               0.3004    0.2055 @   0.7740 r
  io_cmd_o[4] (net)                             4      89.9267              0.0000     0.7740 r
  U1765/INP (NBUFFX2)                                             0.3004   -0.0074 @   0.7667 r
  U1765/Z (NBUFFX2)                                               0.0410    0.0927     0.8594 r
  mem_cmd_o[4] (net)                            1       3.6554              0.0000     0.8594 r
  mem_cmd_o[4] (out)                                              0.0410   -0.0050 &   0.8544 r
  data arrival time                                                                    0.8544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9544


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1061    0.2479 @   0.6124 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      34.6657              0.0000     0.6124 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6124 f
  fifo_1__mem_fifo/data_o[9] (net)                     34.6657              0.0000     0.6124 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6124 f
  fifo_lo[56] (net)                                    34.6657              0.0000     0.6124 f
  U1774/IN2 (MUX21X1)                                             0.1061   -0.0155 @   0.5970 f
  U1774/Q (MUX21X1)                                               0.3343    0.2272 @   0.8241 f
  io_cmd_o[9] (net)                             4     102.9231              0.0000     0.8241 f
  io_cmd_o[9] (out)                                               0.3343    0.0305 @   0.8547 f
  data arrival time                                                                    0.8547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9547


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1431    0.2373 @   0.6014 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      41.1656              0.0000     0.6014 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[24] (net)                    41.1656              0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6014 r
  fifo_lo[71] (net)                                    41.1656              0.0000     0.6014 r
  U1804/IN2 (MUX21X1)                                             0.1434   -0.0293 @   0.5721 r
  U1804/Q (MUX21X1)                                               0.2819    0.2045 @   0.7766 r
  io_cmd_o[24] (net)                            5      84.0701              0.0000     0.7766 r
  U1805/INP (NBUFFX2)                                             0.2819   -0.0114 @   0.7651 r
  U1805/Z (NBUFFX2)                                               0.0432    0.0933     0.8585 r
  mem_cmd_o[24] (net)                           1       6.0741              0.0000     0.8585 r
  mem_cmd_o[24] (out)                                             0.0432   -0.0036 &   0.8548 r
  data arrival time                                                                    0.8548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9548


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1696    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0386    0.2075     0.5679 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.2296              0.0000     0.5679 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5679 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.2296              0.0000     0.5679 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5679 f
  fifo_lo[9] (net)                                      6.2296              0.0000     0.5679 f
  U1778/IN1 (MUX21X1)                                             0.0386   -0.0009 &   0.5670 f
  U1778/Q (MUX21X1)                                               0.3302    0.2117 @   0.7787 f
  io_cmd_o[11] (net)                            4     101.5364              0.0000     0.7787 f
  U1779/INP (NBUFFX2)                                             0.3302   -0.0050 @   0.7737 f
  U1779/Z (NBUFFX2)                                               0.0567    0.0954 @   0.8691 f
  mem_cmd_o[11] (net)                           1      20.1685              0.0000     0.8691 f
  mem_cmd_o[11] (out)                                             0.0567   -0.0138 @   0.8553 f
  data arrival time                                                                    0.8553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9553


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1499    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0910    0.2395     0.5884 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      29.3294              0.0000     0.5884 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5884 f
  fifo_1__mem_fifo/data_o[21] (net)                    29.3294              0.0000     0.5884 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5884 f
  fifo_lo[68] (net)                                    29.3294              0.0000     0.5884 f
  U1798/IN2 (MUX21X1)                                             0.0910   -0.0010 &   0.5874 f
  U1798/Q (MUX21X1)                                               0.3055    0.2137 @   0.8010 f
  io_cmd_o[21] (net)                            4      93.9826              0.0000     0.8010 f
  U1799/INP (NBUFFX2)                                             0.3055   -0.0154 @   0.7856 f
  U1799/Z (NBUFFX2)                                               0.0343    0.0754     0.8609 f
  mem_cmd_o[21] (net)                           1       2.1355              0.0000     0.8609 f
  mem_cmd_o[21] (out)                                             0.0343   -0.0042 &   0.8568 f
  data arrival time                                                                    0.8568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9568


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1698    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1306    0.2609 @   0.6253 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      44.9315              0.0000     0.6253 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6253 f
  fifo_1__mem_fifo/data_o[43] (net)                    44.9315              0.0000     0.6253 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6253 f
  fifo_lo[90] (net)                                    44.9315              0.0000     0.6253 f
  U1842/IN2 (MUX21X1)                                             0.1306   -0.0056 @   0.6197 f
  U1842/Q (MUX21X1)                                               0.4167    0.2659 @   0.8856 f
  io_cmd_o[43] (net)                            5     129.4037              0.0000     0.8856 f
  io_cmd_o[43] (out)                                              0.4167   -0.0288 @   0.8569 f
  data arrival time                                                                    0.8569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9569


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1154    0.2529 @   0.6117 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      38.6691              0.0000     0.6117 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6117 f
  fifo_0__mem_fifo/data_o[41] (net)                    38.6691              0.0000     0.6117 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6117 f
  fifo_lo[39] (net)                                    38.6691              0.0000     0.6117 f
  U1838/IN1 (MUX21X1)                                             0.1154   -0.0048 @   0.6069 f
  U1838/Q (MUX21X1)                                               0.3220    0.2211 @   0.8280 f
  io_cmd_o[41] (net)                            5      98.7898              0.0000     0.8280 f
  io_cmd_o[41] (out)                                              0.3220    0.0289 @   0.8570 f
  data arrival time                                                                    0.8570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9570


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0744    0.2079     0.5683 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      18.1503              0.0000     0.5683 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5683 r
  fifo_0__mem_fifo/data_o[26] (net)                    18.1503              0.0000     0.5683 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5683 r
  fifo_lo[24] (net)                                    18.1503              0.0000     0.5683 r
  U1808/IN1 (MUX21X1)                                             0.0744   -0.0031 &   0.5652 r
  U1808/Q (MUX21X1)                                               0.3524    0.2130 @   0.7782 r
  io_cmd_o[26] (net)                            5     106.1695              0.0000     0.7782 r
  U1809/INP (NBUFFX2)                                             0.3524   -0.0161 @   0.7621 r
  U1809/Z (NBUFFX2)                                               0.0689    0.1192 @   0.8813 r
  mem_cmd_o[26] (net)                           1      24.7707              0.0000     0.8813 r
  mem_cmd_o[26] (out)                                             0.0690   -0.0239 @   0.8574 r
  data arrival time                                                                    0.8574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9574


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.2203    0.2682 @   0.6328 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      65.8531              0.0000     0.6328 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6328 r
  fifo_1__mem_fifo/data_o[33] (net)                    65.8531              0.0000     0.6328 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6328 r
  fifo_lo[80] (net)                                    65.8531              0.0000     0.6328 r
  U1822/IN2 (MUX21X1)                                             0.2212   -0.0341 @   0.5987 r
  U1822/Q (MUX21X1)                                               0.3278    0.2340 @   0.8327 r
  io_cmd_o[33] (net)                            4      98.1681              0.0000     0.8327 r
  io_cmd_o[33] (out)                                              0.3278    0.0261 @   0.8588 r
  data arrival time                                                                    0.8588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9588


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1867    0.0000     0.3777 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1009    0.2480     0.6257 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      33.5478              0.0000     0.6257 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6257 f
  fifo_0__mem_fifo/data_o[19] (net)                    33.5478              0.0000     0.6257 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6257 f
  fifo_lo[17] (net)                                    33.5478              0.0000     0.6257 f
  U1794/IN1 (MUX21X1)                                             0.1009   -0.0073 &   0.6184 f
  U1794/Q (MUX21X1)                                               0.3078    0.2150 @   0.8334 f
  io_cmd_o[19] (net)                            4      94.8857              0.0000     0.8334 f
  io_cmd_o[19] (out)                                              0.3078    0.0254 @   0.8588 f
  data arrival time                                                                    0.8588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9588


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1366    0.2344 @   0.5985 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      38.8987              0.0000     0.5985 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5985 r
  fifo_1__mem_fifo/data_o[22] (net)                    38.8987              0.0000     0.5985 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5985 r
  fifo_lo[69] (net)                                    38.8987              0.0000     0.5985 r
  U1800/IN2 (MUX21X1)                                             0.1368   -0.0149 @   0.5836 r
  U1800/Q (MUX21X1)                                               0.2731    0.1999 @   0.7835 r
  io_cmd_o[22] (net)                            4      81.2447              0.0000     0.7835 r
  U1801/INP (NBUFFX2)                                             0.2731   -0.0140 @   0.7695 r
  U1801/Z (NBUFFX2)                                               0.0472    0.0962     0.8657 r
  mem_cmd_o[22] (net)                           1       9.5738              0.0000     0.8657 r
  mem_cmd_o[22] (out)                                             0.0472   -0.0065 &   0.8591 r
  data arrival time                                                                    0.8591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9591


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1703    0.0000     0.3603 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1186    0.2541 @   0.6144 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      39.6743              0.0000     0.6144 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6144 f
  fifo_0__mem_fifo/data_o[21] (net)                    39.6743              0.0000     0.6144 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6144 f
  fifo_lo[19] (net)                                    39.6743              0.0000     0.6144 f
  U1798/IN1 (MUX21X1)                                             0.1186   -0.0269 @   0.5875 f
  U1798/Q (MUX21X1)                                               0.3055    0.2163 @   0.8039 f
  io_cmd_o[21] (net)                            4      93.9826              0.0000     0.8039 f
  U1799/INP (NBUFFX2)                                             0.3055   -0.0154 @   0.7884 f
  U1799/Z (NBUFFX2)                                               0.0343    0.0754     0.8638 f
  mem_cmd_o[21] (net)                           1       2.1355              0.0000     0.8638 f
  mem_cmd_o[21] (out)                                             0.0343   -0.0042 &   0.8596 f
  data arrival time                                                                    0.8596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9596


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1702    0.0000     0.3600 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0709    0.2292     0.5892 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      20.5318              0.0000     0.5892 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[6] (net)                     20.5318              0.0000     0.5892 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5892 f
  fifo_lo[4] (net)                                     20.5318              0.0000     0.5892 f
  U1768/IN1 (MUX21X1)                                             0.0709   -0.0106 &   0.5785 f
  U1768/Q (MUX21X1)                                               0.3959    0.2445 @   0.8230 f
  io_cmd_o[6] (net)                             4     122.4491              0.0000     0.8230 f
  io_cmd_o[6] (out)                                               0.3959    0.0370 @   0.8600 f
  data arrival time                                                                    0.8600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9600


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1698    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1028    0.2460 @   0.6104 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      33.2848              0.0000     0.6104 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6104 f
  fifo_1__mem_fifo/data_o[38] (net)                    33.2848              0.0000     0.6104 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6104 f
  fifo_lo[85] (net)                                    33.2848              0.0000     0.6104 f
  U1832/IN2 (MUX21X1)                                             0.1029    0.0013 @   0.6117 f
  U1832/Q (MUX21X1)                                               0.3191    0.2223 @   0.8340 f
  io_cmd_o[38] (net)                            5      98.6423              0.0000     0.8340 f
  io_cmd_o[38] (out)                                              0.3191    0.0262 @   0.8602 f
  data arrival time                                                                    0.8602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9602


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1590    0.2449 @   0.6091 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      46.9122              0.0000     0.6091 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6091 r
  fifo_1__mem_fifo/data_o[42] (net)                    46.9122              0.0000     0.6091 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6091 r
  fifo_lo[89] (net)                                    46.9122              0.0000     0.6091 r
  U1840/IN2 (MUX21X1)                                             0.1592   -0.0251 @   0.5840 r
  U1840/Q (MUX21X1)                                               0.2837    0.2076 @   0.7916 r
  io_cmd_o[42] (net)                            5      84.4997              0.0000     0.7916 r
  U1841/INP (NBUFFX2)                                             0.2837   -0.0248 @   0.7669 r
  U1841/Z (NBUFFX2)                                               0.0467    0.0965     0.8634 r
  mem_cmd_o[42] (net)                           1       8.7671              0.0000     0.8634 r
  mem_cmd_o[42] (out)                                             0.0467   -0.0031 &   0.8603 r
  data arrival time                                                                    0.8603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9603


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2212    0.0000     0.3718 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0629    0.2060     0.5778 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      13.7821              0.0000     0.5778 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 r
  fifo_1__mem_fifo/data_o[61] (net)                    13.7821              0.0000     0.5778 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 r
  fifo_lo[101] (net)                                   13.7821              0.0000     0.5778 r
  U1865/IN2 (AND2X1)                                              0.0629   -0.0007 &   0.5771 r
  U1865/Q (AND2X1)                                                0.2480    0.1552 @   0.7323 r
  io_cmd_o[61] (net)                            4      75.2811              0.0000     0.7323 r
  U1866/INP (NBUFFX2)                                             0.2480    0.0141 @   0.7465 r
  U1866/Z (NBUFFX2)                                               0.0769    0.1103 @   0.8568 r
  mem_cmd_o[61] (net)                           1      30.3559              0.0000     0.8568 r
  mem_cmd_o[61] (out)                                             0.0773    0.0037 @   0.8605 r
  data arrival time                                                                    0.8605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9605


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1580    0.2446 @   0.6092 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      46.6652              0.0000     0.6092 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6092 r
  fifo_1__mem_fifo/data_o[36] (net)                    46.6652              0.0000     0.6092 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6092 r
  fifo_lo[83] (net)                                    46.6652              0.0000     0.6092 r
  U1828/IN2 (MUX21X1)                                             0.1581   -0.0284 @   0.5808 r
  U1828/Q (MUX21X1)                                               0.2805    0.2069 @   0.7877 r
  io_cmd_o[36] (net)                            5      83.7625              0.0000     0.7877 r
  U1829/INP (NBUFFX2)                                             0.2805   -0.0123 @   0.7754 r
  U1829/Z (NBUFFX2)                                               0.0401    0.0905     0.8659 r
  mem_cmd_o[36] (net)                           1       3.6773              0.0000     0.8659 r
  mem_cmd_o[36] (out)                                             0.0401   -0.0048 &   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1521    0.2424 @   0.6070 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      44.8420              0.0000     0.6070 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6070 r
  fifo_1__mem_fifo/data_o[25] (net)                    44.8420              0.0000     0.6070 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6070 r
  fifo_lo[72] (net)                                    44.8420              0.0000     0.6070 r
  U1806/IN2 (MUX21X1)                                             0.1522   -0.0386 @   0.5684 r
  U1806/Q (MUX21X1)                                               0.4213    0.2521 @   0.8205 r
  io_cmd_o[25] (net)                            6     126.4325              0.0000     0.8205 r
  io_cmd_o[25] (out)                                              0.4213    0.0406 @   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.2216    0.2713 @   0.6359 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      67.5724              0.0000     0.6359 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6359 r
  fifo_1__mem_fifo/data_o[31] (net)                    67.5724              0.0000     0.6359 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6359 r
  fifo_lo[78] (net)                                    67.5724              0.0000     0.6359 r
  U1818/IN2 (MUX21X1)                                             0.2219   -0.0444 @   0.5916 r
  U1818/Q (MUX21X1)                                               0.3482    0.2413 @   0.8329 r
  io_cmd_o[31] (net)                            4     104.4786              0.0000     0.8329 r
  io_cmd_o[31] (out)                                              0.3482    0.0286 @   0.8615 r
  data arrival time                                                                    0.8615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9615


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1463    0.2694 @   0.6341 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      51.4872              0.0000     0.6341 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6341 f
  fifo_1__mem_fifo/data_o[46] (net)                    51.4872              0.0000     0.6341 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6341 f
  fifo_lo[93] (net)                                    51.4872              0.0000     0.6341 f
  U1848/IN2 (MUX21X1)                                             0.1463   -0.0128 @   0.6213 f
  U1848/Q (MUX21X1)                                               0.2471    0.1988 @   0.8201 f
  io_cmd_o[46] (net)                            4      75.5600              0.0000     0.8201 f
  U1849/INP (NBUFFX2)                                             0.2471   -0.0244 @   0.7957 f
  U1849/Z (NBUFFX2)                                               0.0338    0.0737     0.8694 f
  mem_cmd_o[46] (net)                           1       3.7426              0.0000     0.8694 f
  mem_cmd_o[46] (out)                                             0.0338   -0.0075 &   0.8618 f
  data arrival time                                                                    0.8618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9618


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1210    0.2552 @   0.6193 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      40.5770              0.0000     0.6193 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[24] (net)                    40.5770              0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6193 f
  fifo_lo[71] (net)                                    40.5770              0.0000     0.6193 f
  U1804/IN2 (MUX21X1)                                             0.1210   -0.0249 @   0.5944 f
  U1804/Q (MUX21X1)                                               0.2715    0.2052 @   0.7995 f
  io_cmd_o[24] (net)                            5      83.2266              0.0000     0.7995 f
  U1805/INP (NBUFFX2)                                             0.2715   -0.0120 @   0.7875 f
  U1805/Z (NBUFFX2)                                               0.0377    0.0779     0.8654 f
  mem_cmd_o[24] (net)                           1       6.0741              0.0000     0.8654 f
  mem_cmd_o[24] (out)                                             0.0377   -0.0032 &   0.8623 f
  data arrival time                                                                    0.8623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9623


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1275    0.2315 @   0.5957 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      36.3452              0.0000     0.5957 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5957 r
  fifo_1__mem_fifo/data_o[44] (net)                    36.3452              0.0000     0.5957 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5957 r
  fifo_lo[91] (net)                                    36.3452              0.0000     0.5957 r
  U1844/IN2 (MUX21X2)                                             0.1276   -0.0142 @   0.5814 r
  U1844/Q (MUX21X2)                                               0.2462    0.1878 @   0.7693 r
  io_cmd_o[44] (net)                            4     129.9177              0.0000     0.7693 r
  U1845/INP (NBUFFX2)                                             0.2462    0.0012 @   0.7705 r
  U1845/Z (NBUFFX2)                                               0.0461    0.0931     0.8635 r
  mem_cmd_o[44] (net)                           1       9.8232              0.0000     0.8635 r
  mem_cmd_o[44] (out)                                             0.0461   -0.0012 &   0.8623 r
  data arrival time                                                                    0.8623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9623


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0873    0.2407 @   0.6196 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      28.1591              0.0000     0.6196 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6196 f
  fifo_0__mem_fifo/data_o[8] (net)                     28.1591              0.0000     0.6196 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6196 f
  fifo_lo[6] (net)                                     28.1591              0.0000     0.6196 f
  U1772/IN1 (MUX21X1)                                             0.0874   -0.0011 @   0.6185 f
  U1772/Q (MUX21X1)                                               0.3011    0.2102 @   0.8287 f
  io_cmd_o[8] (net)                             4      92.7830              0.0000     0.8287 f
  U1773/INP (NBUFFX2)                                             0.3011   -0.0418 @   0.7869 f
  U1773/Z (NBUFFX2)                                               0.0390    0.0795     0.8665 f
  mem_cmd_o[8] (net)                            1       6.0783              0.0000     0.8665 f
  mem_cmd_o[8] (out)                                              0.0390   -0.0039 &   0.8625 f
  data arrival time                                                                    0.8625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9625


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1698    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1667    0.2482 @   0.6128 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      49.5347              0.0000     0.6128 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6128 r
  fifo_1__mem_fifo/data_o[45] (net)                    49.5347              0.0000     0.6128 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6128 r
  fifo_lo[92] (net)                                    49.5347              0.0000     0.6128 r
  U1846/IN2 (MUX21X1)                                             0.1668   -0.0058 @   0.6070 r
  U1846/Q (MUX21X1)                                               0.4054    0.2509 @   0.8579 r
  io_cmd_o[45] (net)                            4     122.0708              0.0000     0.8579 r
  io_cmd_o[45] (out)                                              0.4054    0.0049 @   0.8629 r
  data arrival time                                                                    0.8629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9629


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1383    0.2350 @   0.5992 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      39.4555              0.0000     0.5992 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5992 r
  fifo_1__mem_fifo/data_o[35] (net)                    39.4555              0.0000     0.5992 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5992 r
  fifo_lo[82] (net)                                    39.4555              0.0000     0.5992 r
  U1826/IN2 (MUX21X1)                                             0.1385   -0.0085 @   0.5907 r
  U1826/Q (MUX21X1)                                               0.2729    0.2006 @   0.7913 r
  io_cmd_o[35] (net)                            5      81.3552              0.0000     0.7913 r
  U1827/INP (NBUFFX2)                                             0.2729   -0.0165 @   0.7748 r
  U1827/Z (NBUFFX2)                                               0.0406    0.0905     0.8653 r
  mem_cmd_o[35] (net)                           1       4.3666              0.0000     0.8653 r
  mem_cmd_o[35] (out)                                             0.0406   -0.0022 &   0.8631 r
  data arrival time                                                                    0.8631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9631


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1868    0.0000     0.3795 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0944    0.2447 @   0.6242 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      31.2913              0.0000     0.6242 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6242 f
  fifo_0__mem_fifo/data_o[32] (net)                    31.2913              0.0000     0.6242 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6242 f
  fifo_lo[30] (net)                                    31.2913              0.0000     0.6242 f
  U1820/IN1 (MUX21X1)                                             0.0945   -0.0086 @   0.6156 f
  U1820/Q (MUX21X1)                                               0.4013    0.2532 @   0.8688 f
  io_cmd_o[32] (net)                            4     124.9502              0.0000     0.8688 f
  io_cmd_o[32] (out)                                              0.4013   -0.0056 @   0.8632 f
  data arrival time                                                                    0.8632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9632


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1868    0.0000     0.3784 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1037    0.2461 @   0.6246 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      32.7017              0.0000     0.6246 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6246 f
  fifo_0__mem_fifo/data_o[2] (net)                     32.7017              0.0000     0.6246 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6246 f
  fifo_lo[1] (net)                                     32.7017              0.0000     0.6246 f
  U1762/IN1 (MUX21X1)                                             0.1039   -0.0022 @   0.6224 f
  U1762/Q (MUX21X1)                                               0.2967    0.2114 @   0.8338 f
  io_cmd_o[2] (net)                             4      91.4632              0.0000     0.8338 f
  U1763/INP (NBUFFX2)                                             0.2967   -0.0344 @   0.7994 f
  U1763/Z (NBUFFX2)                                               0.0328    0.0739     0.8733 f
  mem_cmd_o[2] (net)                            1       1.2614              0.0000     0.8733 f
  mem_cmd_o[2] (out)                                              0.0328   -0.0097 &   0.8636 f
  data arrival time                                                                    0.8636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9636


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1265    0.2314 @   0.5961 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      36.1975              0.0000     0.5961 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[18] (net)                    36.1975              0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 r
  fifo_lo[65] (net)                                    36.1975              0.0000     0.5961 r
  U1792/IN2 (MUX21X1)                                             0.1265   -0.0033 @   0.5929 r
  U1792/Q (MUX21X1)                                               0.3434    0.2240 @   0.8169 r
  io_cmd_o[18] (net)                            4     103.6069              0.0000     0.8169 r
  U1793/INP (NBUFFX2)                                             0.3434   -0.0476 @   0.7693 r
  U1793/Z (NBUFFX2)                                               0.0401    0.0947     0.8640 r
  mem_cmd_o[18] (net)                           1       1.2428              0.0000     0.8640 r
  mem_cmd_o[18] (out)                                             0.0401    0.0000 &   0.8640 r
  data arrival time                                                                    0.8640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9640


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1868    0.0000     0.3788 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0922    0.2434 @   0.6222 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      30.3090              0.0000     0.6222 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6222 f
  fifo_0__mem_fifo/data_o[39] (net)                    30.3090              0.0000     0.6222 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6222 f
  fifo_lo[37] (net)                                    30.3090              0.0000     0.6222 f
  U1834/IN1 (MUX21X1)                                             0.0922    0.0009 @   0.6231 f
  U1834/Q (MUX21X1)                                               0.3606    0.2353 @   0.8584 f
  io_cmd_o[39] (net)                            5     111.7433              0.0000     0.8584 f
  io_cmd_o[39] (out)                                              0.3606    0.0059 @   0.8643 f
  data arrival time                                                                    0.8643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9643


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1696    0.0000     0.3588 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0755    0.2084     0.5672 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      18.5455              0.0000     0.5672 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5672 r
  fifo_0__mem_fifo/data_o[34] (net)                    18.5455              0.0000     0.5672 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5672 r
  fifo_lo[32] (net)                                    18.5455              0.0000     0.5672 r
  U1824/IN1 (MUX21X1)                                             0.0755    0.0010 &   0.5682 r
  U1824/Q (MUX21X1)                                               0.2882    0.1899 @   0.7581 r
  io_cmd_o[34] (net)                            4      85.9729              0.0000     0.7581 r
  U1825/INP (NBUFFX2)                                             0.2882    0.0129 @   0.7709 r
  U1825/Z (NBUFFX2)                                               0.0549    0.1040     0.8750 r
  mem_cmd_o[34] (net)                           1      15.1600              0.0000     0.8750 r
  mem_cmd_o[34] (out)                                             0.0549   -0.0103 &   0.8647 r
  data arrival time                                                                    0.8647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9647


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3605     0.3605
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1697    0.0000     0.3605 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1067    0.2468 @   0.6073 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      34.2053              0.0000     0.6073 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6073 f
  fifo_0__mem_fifo/data_o[4] (net)                     34.2053              0.0000     0.6073 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6073 f
  fifo_lo[2] (net)                                     34.2053              0.0000     0.6073 f
  U1764/IN1 (MUX21X1)                                             0.1069   -0.0155 @   0.5918 f
  U1764/Q (MUX21X1)                                               0.2897    0.2088 @   0.8006 f
  io_cmd_o[4] (net)                             4      89.1809              0.0000     0.8006 f
  U1765/INP (NBUFFX2)                                             0.2897   -0.0077 @   0.7929 f
  U1765/Z (NBUFFX2)                                               0.0355    0.0762     0.8691 f
  mem_cmd_o[4] (net)                            1       3.6554              0.0000     0.8691 f
  mem_cmd_o[4] (out)                                              0.0355   -0.0044 &   0.8647 f
  data arrival time                                                                    0.8647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9647


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1579    0.2439 @   0.6078 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.2701              0.0000     0.6078 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[40] (net)                    46.2701              0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6078 r
  fifo_lo[87] (net)                                    46.2701              0.0000     0.6078 r
  U1836/IN2 (MUX21X1)                                             0.1582   -0.0231 @   0.5847 r
  U1836/Q (MUX21X1)                                               0.2729    0.2034 @   0.7881 r
  io_cmd_o[40] (net)                            5      81.0206              0.0000     0.7881 r
  U1837/INP (NBUFFX2)                                             0.2729   -0.0063 @   0.7818 r
  U1837/Z (NBUFFX2)                                               0.0390    0.0891     0.8709 r
  mem_cmd_o[40] (net)                           1       3.1228              0.0000     0.8709 r
  mem_cmd_o[40] (out)                                             0.0390   -0.0061 &   0.8648 r
  data arrival time                                                                    0.8648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9648


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1185    0.2564     0.6204 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      41.0905              0.0000     0.6204 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6204 f
  fifo_1__mem_fifo/data_o[41] (net)                    41.0905              0.0000     0.6204 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6204 f
  fifo_lo[88] (net)                                    41.0905              0.0000     0.6204 f
  U1838/IN2 (MUX21X1)                                             0.1185   -0.0075 &   0.6129 f
  U1838/Q (MUX21X1)                                               0.3220    0.2236 @   0.8365 f
  io_cmd_o[41] (net)                            5      98.7898              0.0000     0.8365 f
  io_cmd_o[41] (out)                                              0.3220    0.0289 @   0.8655 f
  data arrival time                                                                    0.8655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9655


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1189    0.2294     0.5935 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      34.4396              0.0000     0.5935 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5935 r
  fifo_1__mem_fifo/data_o[4] (net)                     34.4396              0.0000     0.5935 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5935 r
  fifo_lo[51] (net)                                    34.4396              0.0000     0.5935 r
  U1764/IN2 (MUX21X1)                                             0.1189   -0.0144 &   0.5791 r
  U1764/Q (MUX21X1)                                               0.3004    0.2065 @   0.7856 r
  io_cmd_o[4] (net)                             4      89.9267              0.0000     0.7856 r
  U1765/INP (NBUFFX2)                                             0.3004   -0.0074 @   0.7782 r
  U1765/Z (NBUFFX2)                                               0.0410    0.0927     0.8709 r
  mem_cmd_o[4] (net)                            1       3.6554              0.0000     0.8709 r
  mem_cmd_o[4] (out)                                              0.0410   -0.0050 &   0.8659 r
  data arrival time                                                                    0.8659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9659


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1868    0.0000     0.3789 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0936    0.2442 @   0.6231 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      30.9355              0.0000     0.6231 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6231 f
  fifo_0__mem_fifo/data_o[15] (net)                    30.9355              0.0000     0.6231 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6231 f
  fifo_lo[13] (net)                                    30.9355              0.0000     0.6231 f
  U1786/IN1 (MUX21X1)                                             0.0937   -0.0063 @   0.6168 f
  U1786/Q (MUX21X1)                                               0.3254    0.2193 @   0.8361 f
  io_cmd_o[15] (net)                            4      99.9888              0.0000     0.8361 f
  io_cmd_o[15] (out)                                              0.3254    0.0301 @   0.8663 f
  data arrival time                                                                    0.8663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9663


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1697    0.0000     0.3604 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0642    0.2249     0.5853 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.5245              0.0000     0.5853 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5853 f
  fifo_0__mem_fifo/data_o[26] (net)                    17.5245              0.0000     0.5853 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5853 f
  fifo_lo[24] (net)                                    17.5245              0.0000     0.5853 f
  U1808/IN1 (MUX21X1)                                             0.0642   -0.0028 &   0.5826 f
  U1808/Q (MUX21X1)                                               0.3406    0.2228 @   0.8053 f
  io_cmd_o[26] (net)                            5     105.3657              0.0000     0.8053 f
  U1809/INP (NBUFFX2)                                             0.3406   -0.0168 @   0.7885 f
  U1809/Z (NBUFFX2)                                               0.0624    0.0999 @   0.8884 f
  mem_cmd_o[26] (net)                           1      24.7707              0.0000     0.8884 f
  mem_cmd_o[26] (out)                                             0.0626   -0.0221 @   0.8663 f
  data arrival time                                                                    0.8663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9663


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1697    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1036    0.2464 @   0.6105 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      33.5732              0.0000     0.6105 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[1] (net)                     33.5732              0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6105 f
  fifo_lo[49] (net)                                    33.5732              0.0000     0.6105 f
  icc_clock1857/IN2 (MUX21X2)                                     0.1036    0.0005 @   0.6110 f
  icc_clock1857/Q (MUX21X2)                                       0.2833    0.1911 @   0.8021 f
  io_cmd_o[1] (net)                             4     155.1508              0.0000     0.8021 f
  io_cmd_o[1] (out)                                               0.2833    0.0647 @   0.8668 f
  data arrival time                                                                    0.8668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9668


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1698    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1341    0.2627 @   0.6269 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      46.3236              0.0000     0.6269 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6269 f
  fifo_1__mem_fifo/data_o[42] (net)                    46.3236              0.0000     0.6269 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6269 f
  fifo_lo[89] (net)                                    46.3236              0.0000     0.6269 f
  U1840/IN2 (MUX21X1)                                             0.1341   -0.0206 @   0.6063 f
  U1840/Q (MUX21X1)                                               0.2732    0.2075 @   0.8138 f
  io_cmd_o[42] (net)                            5      83.6822              0.0000     0.8138 f
  U1841/INP (NBUFFX2)                                             0.2732   -0.0250 @   0.7888 f
  U1841/Z (NBUFFX2)                                               0.0411    0.0809     0.8698 f
  mem_cmd_o[42] (net)                           1       8.7671              0.0000     0.8698 f
  mem_cmd_o[42] (out)                                             0.0411   -0.0027 &   0.8671 f
  data arrival time                                                                    0.8671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9671


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1698    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1332    0.2624 @   0.6270 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      46.0767              0.0000     0.6270 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6270 f
  fifo_1__mem_fifo/data_o[36] (net)                    46.0767              0.0000     0.6270 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6270 f
  fifo_lo[83] (net)                                    46.0767              0.0000     0.6270 f
  U1828/IN2 (MUX21X1)                                             0.1332   -0.0229 @   0.6041 f
  U1828/Q (MUX21X1)                                               0.2682    0.2059 @   0.8100 f
  io_cmd_o[36] (net)                            5      82.2370              0.0000     0.8100 f
  U1829/INP (NBUFFX2)                                             0.2682   -0.0130 @   0.7970 f
  U1829/Z (NBUFFX2)                                               0.0346    0.0750     0.8721 f
  mem_cmd_o[36] (net)                           1       3.6773              0.0000     0.8721 f
  mem_cmd_o[36] (out)                                             0.0346   -0.0042 &   0.8679 f
  data arrival time                                                                    0.8679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9679


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1178    0.2538 @   0.6185 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      39.3640              0.0000     0.6185 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6185 f
  fifo_1__mem_fifo/data_o[15] (net)                    39.3640              0.0000     0.6185 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6185 f
  fifo_lo[62] (net)                                    39.3640              0.0000     0.6185 f
  U1786/IN2 (MUX21X1)                                             0.1179   -0.0056 @   0.6130 f
  U1786/Q (MUX21X1)                                               0.3254    0.2252 @   0.8382 f
  io_cmd_o[15] (net)                            4      99.9888              0.0000     0.8382 f
  io_cmd_o[15] (out)                                              0.3254    0.0301 @   0.8683 f
  data arrival time                                                                    0.8683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1156    0.2522 @   0.6164 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      38.3101              0.0000     0.6164 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[22] (net)                    38.3101              0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6164 f
  fifo_lo[69] (net)                                    38.3101              0.0000     0.6164 f
  U1800/IN2 (MUX21X1)                                             0.1156   -0.0085 @   0.6078 f
  U1800/Q (MUX21X1)                                               0.2633    0.2005 @   0.8083 f
  io_cmd_o[22] (net)                            4      80.4989              0.0000     0.8083 f
  U1801/INP (NBUFFX2)                                             0.2633   -0.0143 @   0.7940 f
  U1801/Z (NBUFFX2)                                               0.0417    0.0813     0.8753 f
  mem_cmd_o[22] (net)                           1       9.5738              0.0000     0.8753 f
  mem_cmd_o[22] (out)                                             0.0417   -0.0058 &   0.8695 f
  data arrival time                                                                    0.8695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9695


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1698    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1073    0.2490 @   0.6138 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      35.6089              0.0000     0.6138 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6138 f
  fifo_1__mem_fifo/data_o[18] (net)                    35.6089              0.0000     0.6138 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6138 f
  fifo_lo[65] (net)                                    35.6089              0.0000     0.6138 f
  U1792/IN2 (MUX21X1)                                             0.1073   -0.0006 @   0.6132 f
  U1792/Q (MUX21X1)                                               0.3320    0.2288 @   0.8420 f
  io_cmd_o[18] (net)                            4     102.8612              0.0000     0.8420 f
  U1793/INP (NBUFFX2)                                             0.3320   -0.0483 @   0.7937 f
  U1793/Z (NBUFFX2)                                               0.0343    0.0758     0.8695 f
  mem_cmd_o[18] (net)                           1       1.2428              0.0000     0.8695 f
  mem_cmd_o[18] (out)                                             0.0343    0.0000 &   0.8695 f
  data arrival time                                                                    0.8695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9695


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1697    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1081    0.2492 @   0.6133 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      35.7620              0.0000     0.6133 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6133 f
  fifo_1__mem_fifo/data_o[44] (net)                    35.7620              0.0000     0.6133 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6133 f
  fifo_lo[91] (net)                                    35.7620              0.0000     0.6133 f
  U1844/IN2 (MUX21X2)                                             0.1081   -0.0079 @   0.6054 f
  U1844/Q (MUX21X2)                                               0.2382    0.1859 @   0.7913 f
  io_cmd_o[44] (net)                            4     129.1720              0.0000     0.7913 f
  U1845/INP (NBUFFX2)                                             0.2382    0.0004 @   0.7917 f
  U1845/Z (NBUFFX2)                                               0.0409    0.0795     0.8712 f
  mem_cmd_o[44] (net)                           1       9.8232              0.0000     0.8712 f
  mem_cmd_o[44] (out)                                             0.0409   -0.0010 &   0.8702 f
  data arrival time                                                                    0.8702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9702


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1698    0.0000     0.3641 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1170    0.2529 @   0.6170 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      38.8669              0.0000     0.6170 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[35] (net)                    38.8669              0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6170 f
  fifo_lo[82] (net)                                    38.8669              0.0000     0.6170 f
  U1826/IN2 (MUX21X1)                                             0.1170   -0.0036 @   0.6135 f
  U1826/Q (MUX21X1)                                               0.2630    0.2011 @   0.8146 f
  io_cmd_o[35] (net)                            5      80.5515              0.0000     0.8146 f
  U1827/INP (NBUFFX2)                                             0.2630   -0.0172 @   0.7974 f
  U1827/Z (NBUFFX2)                                               0.0353    0.0755     0.8729 f
  mem_cmd_o[35] (net)                           1       4.3666              0.0000     0.8729 f
  mem_cmd_o[35] (out)                                             0.0353   -0.0020 &   0.8709 f
  data arrival time                                                                    0.8709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9709


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2212    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0638    0.2065     0.5782 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      14.1380              0.0000     0.5782 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5782 r
  fifo_1__mem_fifo/data_o[113] (net)                   14.1380              0.0000     0.5782 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5782 r
  fifo_lo[153] (net)                                   14.1380              0.0000     0.5782 r
  U1969/IN2 (AND2X2)                                              0.0638   -0.0061 &   0.5721 r
  U1969/Q (AND2X2)                                                0.2426    0.1556 @   0.7276 r
  io_cmd_o[113] (net)                           4     136.2697              0.0000     0.7276 r
  U1970/INP (NBUFFX2)                                             0.2426    0.0323 @   0.7599 r
  U1970/Z (NBUFFX2)                                               0.1217    0.1277 @   0.8877 r
  mem_cmd_o[113] (net)                          1      60.2673              0.0000     0.8877 r
  mem_cmd_o[113] (out)                                            0.1217   -0.0164 @   0.8713 r
  data arrival time                                                                    0.8713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9713


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1696    0.0000     0.3602 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0719    0.2297     0.5899 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      20.9462              0.0000     0.5899 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[10] (net)                    20.9462              0.0000     0.5899 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5899 f
  fifo_lo[8] (net)                                     20.9462              0.0000     0.5899 f
  U1776/IN1 (MUX21X2)                                             0.0719   -0.0053 &   0.5846 f
  U1776/Q (MUX21X2)                                               0.3526    0.2094 @   0.7940 f
  n2626 (net)                                   4     199.7092              0.0000     0.7940 f
  mem_cmd_o[10] (out)                                             0.3526    0.0776 @   0.8716 f
  data arrival time                                                                    0.8716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9716


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1698    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1332    0.2618 @   0.6257 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      45.6815              0.0000     0.6257 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6257 f
  fifo_1__mem_fifo/data_o[40] (net)                    45.6815              0.0000     0.6257 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6257 f
  fifo_lo[87] (net)                                    45.6815              0.0000     0.6257 f
  U1836/IN2 (MUX21X1)                                             0.1332   -0.0178 @   0.6079 f
  U1836/Q (MUX21X1)                                               0.2602    0.2019 @   0.8098 f
  io_cmd_o[40] (net)                            5      79.4951              0.0000     0.8098 f
  U1837/INP (NBUFFX2)                                             0.2602   -0.0065 @   0.8032 f
  U1837/Z (NBUFFX2)                                               0.0336    0.0740     0.8772 f
  mem_cmd_o[40] (net)                           1       3.1228              0.0000     0.8772 f
  mem_cmd_o[40] (out)                                             0.0336   -0.0053 &   0.8719 f
  data arrival time                                                                    0.8719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9719


1
