Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 17 05:19:21 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (413)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (3146)
---------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: araddr[0] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[10] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[11] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[1] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[2] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[3] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[4] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 65 register/latch pins with no clock driven by root clock pin: araddr[5] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 65 register/latch pins with no clock driven by root clock pin: araddr[6] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 65 register/latch pins with no clock driven by root clock pin: araddr[7] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[8] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: araddr[9] (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 75 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

arready_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/L7/G

 There are 37 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

ap_start_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 41 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

ap_start_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 41 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

ap_start_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 41 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

ap_start_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 45 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

ap_start_reg/G
arready_reg/G
awready_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/L7/G
tap_WE_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

ap_start_reg/G
data_EN_reg/L7/G
data_WE_reg[3]/L7/G
tap_EN_reg/L7/G

 There are 74 register/latch pins with no clock driven by root clock pin: rready (HIGH)

arready_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 130 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/L7/G
data_WE_reg[3]/L7/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 45 register/latch pins with no clock driven by root clock pin: wvalid (HIGH)

ap_start_reg/G
arready_reg/G
awready_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/L7/G
tap_WE_reg[3]/G

 There are 74 register/latch pins with no clock driven by root clock pin: ap_done_reg/Q (HIGH)

arready_reg/G
awready_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: ap_idle_reg/Q (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 130 register/latch pins with no clock driven by root clock pin: ap_start_reg/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/L7/G
data_WE_reg[3]/L7/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: c_reg/Q (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 72 register/latch pins with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 72 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 72 register/latch pins with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 72 register/latch pins with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 141 register/latch pins with no clock driven by root clock pin: curr_state_reg[0]/Q (HIGH)

arready_reg/G
data_EN_reg/L7/G
data_WE_reg[3]/L7/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/L7/G
tap_WE_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 141 register/latch pins with no clock driven by root clock pin: curr_state_reg[1]/Q (HIGH)

arready_reg/G
data_EN_reg/L7/G
data_WE_reg[3]/L7/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/L7/G
tap_WE_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 96 register/latch pins with no clock driven by root clock pin: data_WE_reg[3]/L7/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[0]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[10]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[11]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[12]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[13]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[14]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[15]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[16]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[17]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[18]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[19]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[1]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[20]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[21]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[22]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[23]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[24]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[25]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[26]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[27]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[28]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[29]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[2]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[30]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[31]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[3]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[4]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[5]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[6]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[7]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[8]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: length_counter_reg[9]/Q (HIGH)

ap_done_reg/G
c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: rvalid_reg/Q (HIGH)

c_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_EN_reg/L7/G

 There are 64 register/latch pins with no clock driven by root clock pin: stop_reg[0]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
length_counter_reg[0]/G
length_counter_reg[10]/G
length_counter_reg[11]/G
length_counter_reg[12]/G
length_counter_reg[13]/G
length_counter_reg[14]/G
length_counter_reg[15]/G
length_counter_reg[16]/G
length_counter_reg[17]/G
length_counter_reg[18]/G
length_counter_reg[19]/G
length_counter_reg[1]/G
length_counter_reg[20]/G
length_counter_reg[21]/G
length_counter_reg[22]/G
length_counter_reg[23]/G
length_counter_reg[24]/G
length_counter_reg[25]/G
length_counter_reg[26]/G
length_counter_reg[27]/G
length_counter_reg[28]/G
length_counter_reg[29]/G
length_counter_reg[2]/G
length_counter_reg[30]/G
length_counter_reg[31]/G
length_counter_reg[3]/G
length_counter_reg[4]/G
length_counter_reg[5]/G
length_counter_reg[6]/G
length_counter_reg[7]/G
length_counter_reg[8]/G
length_counter_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (413)
--------------------------------------------------
 There are 413 pins that are not constrained for maximum delay. (HIGH)

ap_done_reg/CLR
ap_start_reg/D
arready_reg/CLR
arready_reg/D
awready_reg/CLR
awready_reg/D
c_reg/CLR
c_reg/D
data_Di_reg[0]/CLR
data_Di_reg[0]/D
data_Di_reg[10]/CLR
data_Di_reg[10]/D
data_Di_reg[11]/CLR
data_Di_reg[11]/D
data_Di_reg[12]/CLR
data_Di_reg[12]/D
data_Di_reg[13]/CLR
data_Di_reg[13]/D
data_Di_reg[14]/CLR
data_Di_reg[14]/D
data_Di_reg[15]/CLR
data_Di_reg[15]/D
data_Di_reg[16]/CLR
data_Di_reg[16]/D
data_Di_reg[17]/CLR
data_Di_reg[17]/D
data_Di_reg[18]/CLR
data_Di_reg[18]/D
data_Di_reg[19]/CLR
data_Di_reg[19]/D
data_Di_reg[1]/CLR
data_Di_reg[1]/D
data_Di_reg[20]/CLR
data_Di_reg[20]/D
data_Di_reg[21]/CLR
data_Di_reg[21]/D
data_Di_reg[22]/CLR
data_Di_reg[22]/D
data_Di_reg[23]/CLR
data_Di_reg[23]/D
data_Di_reg[24]/CLR
data_Di_reg[24]/D
data_Di_reg[25]/CLR
data_Di_reg[25]/D
data_Di_reg[26]/CLR
data_Di_reg[26]/D
data_Di_reg[27]/CLR
data_Di_reg[27]/D
data_Di_reg[28]/CLR
data_Di_reg[28]/D
data_Di_reg[29]/CLR
data_Di_reg[29]/D
data_Di_reg[2]/CLR
data_Di_reg[2]/D
data_Di_reg[30]/CLR
data_Di_reg[30]/D
data_Di_reg[31]/CLR
data_Di_reg[31]/D
data_Di_reg[3]/CLR
data_Di_reg[3]/D
data_Di_reg[4]/CLR
data_Di_reg[4]/D
data_Di_reg[5]/CLR
data_Di_reg[5]/D
data_Di_reg[6]/CLR
data_Di_reg[6]/D
data_Di_reg[7]/CLR
data_Di_reg[7]/D
data_Di_reg[8]/CLR
data_Di_reg[8]/D
data_Di_reg[9]/CLR
data_Di_reg[9]/D
data_EN_reg/L7/D
data_WE_reg[3]/L7/D
length_counter_reg[0]/CLR
length_counter_reg[0]/D
length_counter_reg[10]/CLR
length_counter_reg[10]/D
length_counter_reg[11]/CLR
length_counter_reg[11]/D
length_counter_reg[12]/CLR
length_counter_reg[12]/D
length_counter_reg[13]/CLR
length_counter_reg[13]/D
length_counter_reg[14]/CLR
length_counter_reg[14]/D
length_counter_reg[15]/CLR
length_counter_reg[15]/D
length_counter_reg[16]/CLR
length_counter_reg[16]/D
length_counter_reg[17]/CLR
length_counter_reg[17]/D
length_counter_reg[18]/CLR
length_counter_reg[18]/D
length_counter_reg[19]/CLR
length_counter_reg[19]/D
length_counter_reg[1]/CLR
length_counter_reg[1]/D
length_counter_reg[20]/CLR
length_counter_reg[20]/D
length_counter_reg[21]/CLR
length_counter_reg[21]/D
length_counter_reg[22]/CLR
length_counter_reg[22]/D
length_counter_reg[23]/CLR
length_counter_reg[23]/D
length_counter_reg[24]/CLR
length_counter_reg[24]/D
length_counter_reg[25]/CLR
length_counter_reg[25]/D
length_counter_reg[26]/CLR
length_counter_reg[26]/D
length_counter_reg[27]/CLR
length_counter_reg[27]/D
length_counter_reg[28]/CLR
length_counter_reg[28]/D
length_counter_reg[29]/CLR
length_counter_reg[29]/D
length_counter_reg[2]/CLR
length_counter_reg[2]/D
length_counter_reg[30]/CLR
length_counter_reg[30]/D
length_counter_reg[31]/CLR
length_counter_reg[31]/D
length_counter_reg[3]/CLR
length_counter_reg[3]/D
length_counter_reg[4]/CLR
length_counter_reg[4]/D
length_counter_reg[5]/CLR
length_counter_reg[5]/D
length_counter_reg[6]/CLR
length_counter_reg[6]/D
length_counter_reg[7]/CLR
length_counter_reg[7]/D
length_counter_reg[8]/CLR
length_counter_reg[8]/D
length_counter_reg[9]/CLR
length_counter_reg[9]/D
rdata_reg[0]/CLR
rdata_reg[0]/D
rdata_reg[10]/CLR
rdata_reg[10]/D
rdata_reg[11]/CLR
rdata_reg[11]/D
rdata_reg[12]/CLR
rdata_reg[12]/D
rdata_reg[13]/CLR
rdata_reg[13]/D
rdata_reg[14]/CLR
rdata_reg[14]/D
rdata_reg[15]/CLR
rdata_reg[15]/D
rdata_reg[16]/CLR
rdata_reg[16]/D
rdata_reg[17]/CLR
rdata_reg[17]/D
rdata_reg[18]/CLR
rdata_reg[18]/D
rdata_reg[19]/CLR
rdata_reg[19]/D
rdata_reg[1]/CLR
rdata_reg[1]/D
rdata_reg[20]/CLR
rdata_reg[20]/D
rdata_reg[21]/CLR
rdata_reg[21]/D
rdata_reg[22]/CLR
rdata_reg[22]/D
rdata_reg[23]/CLR
rdata_reg[23]/D
rdata_reg[24]/CLR
rdata_reg[24]/D
rdata_reg[25]/CLR
rdata_reg[25]/D
rdata_reg[26]/CLR
rdata_reg[26]/D
rdata_reg[27]/CLR
rdata_reg[27]/D
rdata_reg[28]/CLR
rdata_reg[28]/D
rdata_reg[29]/CLR
rdata_reg[29]/D
rdata_reg[2]/CLR
rdata_reg[2]/D
rdata_reg[30]/CLR
rdata_reg[30]/D
rdata_reg[31]/CLR
rdata_reg[31]/D
rdata_reg[3]/CLR
rdata_reg[3]/D
rdata_reg[4]/CLR
rdata_reg[4]/D
rdata_reg[5]/CLR
rdata_reg[5]/D
rdata_reg[6]/CLR
rdata_reg[6]/D
rdata_reg[7]/CLR
rdata_reg[7]/D
rdata_reg[8]/CLR
rdata_reg[8]/D
rdata_reg[9]/CLR
rdata_reg[9]/D
read_temp_reg[0]/CLR
read_temp_reg[0]/D
read_temp_reg[10]/CLR
read_temp_reg[10]/D
read_temp_reg[11]/CLR
read_temp_reg[11]/D
read_temp_reg[12]/CLR
read_temp_reg[12]/D
read_temp_reg[13]/CLR
read_temp_reg[13]/D
read_temp_reg[14]/CLR
read_temp_reg[14]/D
read_temp_reg[15]/CLR
read_temp_reg[15]/D
read_temp_reg[16]/CLR
read_temp_reg[16]/D
read_temp_reg[17]/CLR
read_temp_reg[17]/D
read_temp_reg[18]/CLR
read_temp_reg[18]/D
read_temp_reg[19]/CLR
read_temp_reg[19]/D
read_temp_reg[1]/CLR
read_temp_reg[1]/D
read_temp_reg[20]/CLR
read_temp_reg[20]/D
read_temp_reg[21]/CLR
read_temp_reg[21]/D
read_temp_reg[22]/CLR
read_temp_reg[22]/D
read_temp_reg[23]/CLR
read_temp_reg[23]/D
read_temp_reg[24]/CLR
read_temp_reg[24]/D
read_temp_reg[25]/CLR
read_temp_reg[25]/D
read_temp_reg[26]/CLR
read_temp_reg[26]/D
read_temp_reg[27]/CLR
read_temp_reg[27]/D
read_temp_reg[28]/CLR
read_temp_reg[28]/D
read_temp_reg[29]/CLR
read_temp_reg[29]/D
read_temp_reg[2]/CLR
read_temp_reg[2]/D
read_temp_reg[30]/CLR
read_temp_reg[30]/D
read_temp_reg[31]/CLR
read_temp_reg[31]/D
read_temp_reg[3]/CLR
read_temp_reg[3]/D
read_temp_reg[4]/CLR
read_temp_reg[4]/D
read_temp_reg[5]/CLR
read_temp_reg[5]/D
read_temp_reg[6]/CLR
read_temp_reg[6]/D
read_temp_reg[7]/CLR
read_temp_reg[7]/D
read_temp_reg[8]/CLR
read_temp_reg[8]/D
read_temp_reg[9]/CLR
read_temp_reg[9]/D
tap_A_reg[0]/CLR
tap_A_reg[0]/D
tap_A_reg[1]/CLR
tap_A_reg[1]/D
tap_A_reg[2]/CLR
tap_A_reg[2]/D
tap_A_reg[3]/CLR
tap_A_reg[3]/D
tap_A_reg[4]/CLR
tap_A_reg[4]/D
tap_A_reg[5]/CLR
tap_A_reg[5]/D
tap_A_reg[6]/CLR
tap_A_reg[6]/D
tap_A_reg[7]/CLR
tap_A_reg[7]/D
tap_Di_reg[0]/CLR
tap_Di_reg[0]/D
tap_Di_reg[10]/CLR
tap_Di_reg[10]/D
tap_Di_reg[11]/CLR
tap_Di_reg[11]/D
tap_Di_reg[12]/CLR
tap_Di_reg[12]/D
tap_Di_reg[13]/CLR
tap_Di_reg[13]/D
tap_Di_reg[14]/CLR
tap_Di_reg[14]/D
tap_Di_reg[15]/CLR
tap_Di_reg[15]/D
tap_Di_reg[16]/CLR
tap_Di_reg[16]/D
tap_Di_reg[17]/CLR
tap_Di_reg[17]/D
tap_Di_reg[18]/CLR
tap_Di_reg[18]/D
tap_Di_reg[19]/CLR
tap_Di_reg[19]/D
tap_Di_reg[1]/CLR
tap_Di_reg[1]/D
tap_Di_reg[20]/CLR
tap_Di_reg[20]/D
tap_Di_reg[21]/CLR
tap_Di_reg[21]/D
tap_Di_reg[22]/CLR
tap_Di_reg[22]/D
tap_Di_reg[23]/CLR
tap_Di_reg[23]/D
tap_Di_reg[24]/CLR
tap_Di_reg[24]/D
tap_Di_reg[25]/CLR
tap_Di_reg[25]/D
tap_Di_reg[26]/CLR
tap_Di_reg[26]/D
tap_Di_reg[27]/CLR
tap_Di_reg[27]/D
tap_Di_reg[28]/CLR
tap_Di_reg[28]/D
tap_Di_reg[29]/CLR
tap_Di_reg[29]/D
tap_Di_reg[2]/CLR
tap_Di_reg[2]/D
tap_Di_reg[30]/CLR
tap_Di_reg[30]/D
tap_Di_reg[31]/CLR
tap_Di_reg[31]/D
tap_Di_reg[3]/CLR
tap_Di_reg[3]/D
tap_Di_reg[4]/CLR
tap_Di_reg[4]/D
tap_Di_reg[5]/CLR
tap_Di_reg[5]/D
tap_Di_reg[6]/CLR
tap_Di_reg[6]/D
tap_Di_reg[7]/CLR
tap_Di_reg[7]/D
tap_Di_reg[8]/CLR
tap_Di_reg[8]/D
tap_Di_reg[9]/CLR
tap_Di_reg[9]/D
tap_EN_reg/L7/D
tap_WE_reg[3]/CLR
tap_WE_reg[3]/D
write_temp_reg[0]/CLR
write_temp_reg[0]/D
write_temp_reg[10]/CLR
write_temp_reg[10]/D
write_temp_reg[11]/CLR
write_temp_reg[11]/D
write_temp_reg[12]/CLR
write_temp_reg[12]/D
write_temp_reg[13]/CLR
write_temp_reg[13]/D
write_temp_reg[14]/CLR
write_temp_reg[14]/D
write_temp_reg[15]/CLR
write_temp_reg[15]/D
write_temp_reg[16]/CLR
write_temp_reg[16]/D
write_temp_reg[17]/CLR
write_temp_reg[17]/D
write_temp_reg[18]/CLR
write_temp_reg[18]/D
write_temp_reg[19]/CLR
write_temp_reg[19]/D
write_temp_reg[1]/CLR
write_temp_reg[1]/D
write_temp_reg[20]/CLR
write_temp_reg[20]/D
write_temp_reg[21]/CLR
write_temp_reg[21]/D
write_temp_reg[22]/CLR
write_temp_reg[22]/D
write_temp_reg[23]/CLR
write_temp_reg[23]/D
write_temp_reg[24]/CLR
write_temp_reg[24]/D
write_temp_reg[25]/CLR
write_temp_reg[25]/D
write_temp_reg[26]/CLR
write_temp_reg[26]/D
write_temp_reg[27]/CLR
write_temp_reg[27]/D
write_temp_reg[28]/CLR
write_temp_reg[28]/D
write_temp_reg[29]/CLR
write_temp_reg[29]/D
write_temp_reg[2]/CLR
write_temp_reg[2]/D
write_temp_reg[30]/CLR
write_temp_reg[30]/D
write_temp_reg[31]/CLR
write_temp_reg[31]/D
write_temp_reg[3]/CLR
write_temp_reg[3]/D
write_temp_reg[4]/CLR
write_temp_reg[4]/D
write_temp_reg[5]/CLR
write_temp_reg[5]/D
write_temp_reg[6]/CLR
write_temp_reg[6]/D
write_temp_reg[7]/CLR
write_temp_reg[7]/D
write_temp_reg[8]/CLR
write_temp_reg[8]/D
write_temp_reg[9]/CLR
write_temp_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)

length_counter_reg[0]/D
length_counter_reg[10]/D
length_counter_reg[11]/D
length_counter_reg[12]/D
length_counter_reg[13]/D
length_counter_reg[14]/D
length_counter_reg[15]/D
length_counter_reg[16]/D
length_counter_reg[17]/D
length_counter_reg[18]/D
length_counter_reg[19]/D
length_counter_reg[1]/D
length_counter_reg[20]/D
length_counter_reg[21]/D
length_counter_reg[22]/D
length_counter_reg[23]/D
length_counter_reg[24]/D
length_counter_reg[25]/D
length_counter_reg[26]/D
length_counter_reg[27]/D
length_counter_reg[28]/D
length_counter_reg[29]/D
length_counter_reg[2]/D
length_counter_reg[30]/D
length_counter_reg[31]/D
length_counter_reg[3]/D
length_counter_reg[4]/D
length_counter_reg[5]/D
length_counter_reg[6]/D
length_counter_reg[7]/D
length_counter_reg[8]/D
length_counter_reg[9]/D



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.679        0.000                      0                  223        0.147        0.000                      0                  223        9.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.679        0.000                      0                  223        0.147        0.000                      0                  223        9.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[31]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 11.586ns (75.799%)  route 3.699ns (24.201%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.926 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.544    sm_tdata0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.851 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.651    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.285 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.285    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[27]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 11.469ns (75.613%)  route 3.699ns (24.387%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.809 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.427    sm_tdata0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.734 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.534    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.168 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.168    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[30]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.038ns  (logic 11.505ns (76.506%)  route 3.533ns (23.494%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.851 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.303    sm_tdata0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.604 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.404    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.038 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.038    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[29]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.984ns  (logic 11.591ns (77.355%)  route 3.393ns (22.645%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.932 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.244    sm_tdata0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    13.550 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.350    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.984 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.984    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[23]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 11.248ns (75.297%)  route 3.690ns (24.703%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    sm_tdata_OBUF[19]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.579 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.197    sm_tdata0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.504 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.304    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.938 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.938    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[26]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.921ns  (logic 11.388ns (76.321%)  route 3.533ns (23.679%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.734 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.186    sm_tdata0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.487 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.287    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.921 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.921    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[25]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 11.474ns (77.177%)  route 3.393ns (22.823%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.815 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.127    sm_tdata0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    13.433 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.233    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.867 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.867    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[28]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 11.475ns (77.184%)  route 3.392ns (22.816%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.827 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.138    sm_tdata0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    13.433 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.233    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.867 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.867    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[24]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 11.358ns (77.003%)  route 3.392ns (22.997%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.710 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.021    sm_tdata0[24]
                                                                      r  sm_tdata_OBUF[24]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    13.316 r  sm_tdata_OBUF[24]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.116    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.750 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.750    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[22]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 11.167ns (76.012%)  route 3.524ns (23.988%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_110
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    sm_tdata_OBUF[19]_inst_i_7_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.504 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.956    sm_tdata0[22]
                                                                      r  sm_tdata_OBUF[22]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.257 r  sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.057    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.691 r  sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.691    sm_tdata[22]
                                                                      r  sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.691    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 d_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  d_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  d_reg/Q
                         net (fo=7, unplaced)         0.146     0.970    d_reg_n_4
                                                                      r  d_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  d_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    d_i_1_n_4
                         FDRE                                         r  d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  d_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    d_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  next_state_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.970    next_state_reg_n_4_[0]
                         FDRE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  curr_state_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)        -0.009     0.814    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  next_state_reg[1]/Q
                         net (fo=2, unplaced)         0.145     0.970    next_state_reg_n_4_[1]
                         FDRE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  curr_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)        -0.009     0.814    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.783%)  route 0.165ns (40.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  counter_reg[0]/Q
                         net (fo=46, unplaced)        0.165     0.989    counter_reg_n_4_[0]
                                                                      f  counter[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.087 r  counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    p_0_out[0]
                         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.722%)  route 0.165ns (40.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[1]/Q
                         net (fo=47, unplaced)        0.165     0.990    counter_reg_n_4_[1]
                                                                      r  counter[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    p_0_out[1]
                         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.722%)  route 0.165ns (40.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[2]/Q
                         net (fo=48, unplaced)        0.165     0.990    counter_reg_n_4_[2]
                                                                      r  counter[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.088    p_0_out[3]
                         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.722%)  route 0.165ns (40.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[2]/Q
                         net (fo=48, unplaced)        0.165     0.990    counter_reg_n_4_[2]
                                                                      r  data_A[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.088 r  data_A[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    data_A[3]_i_1_n_4
                         FDRE                                         r  data_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.248ns (60.014%)  route 0.165ns (39.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[2]/Q
                         net (fo=48, unplaced)        0.165     0.990    counter_reg_n_4_[2]
                                                                      r  counter[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.091 r  counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    counter[2]_i_1_n_4
                         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.248ns (59.953%)  route 0.166ns (40.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.166     0.990    counter_reg_n_4_[3]
                                                                      f  data_A[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.091 r  data_A[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    data_A[2]_i_1_n_4
                         FDRE                                         r  data_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.248ns (59.953%)  route 0.166ns (40.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.166     0.990    counter_reg_n_4_[3]
                                                                      f  data_A[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.091 r  data_A[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    data_A[4]_i_1_n_4
                         FDRE                                         r  data_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000               ap_idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               data_A_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500                ap_idle_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500                ap_idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500                ap_idle_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500                ap_idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500                counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           357 Endpoints
Min Delay           357 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[0]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[0]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[0]
                                                                      f  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[0]
                                                                      f  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[10]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[10]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[10]
                                                                      f  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[10]
                                                                      f  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[11]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[11]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[11]
                                                                      f  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[11]
                                                                      f  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[12]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[12]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[12]
                                                                      f  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[12]
                                                                      f  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[13]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[13]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[13]
                                                                      f  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[13]
                                                                      f  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[14]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[14]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[14]
                                                                      f  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[14]
                                                                      f  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[15]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[15]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[15]
                                                                      f  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[15]
                                                                      f  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[16]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[16]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[16]
                                                                      f  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[16]
                                                                      f  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[17]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[17]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[17]
                                                                      f  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[17]
                                                                      f  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.281ns (62.193%)  route 2.603ns (37.807%))
  Logic Levels:           4  (LDCE=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.956     1.581    ap_start
                                                                      r  data_Di_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.705 r  data_Di_reg[31]_i_2/O
                         net (fo=32, unplaced)        0.847     2.552    data_Di_reg[31]_i_2_n_4
                                                                      r  data_Di_reg[18]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.450 f  data_Di_reg[18]/Q
                         net (fo=1, unplaced)         0.800     4.250    data_Di_OBUF[18]
                                                                      f  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.884 f  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.884    data_Di[18]
                                                                      f  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[0]
                         LDCE                                         r  write_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[10]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[10]
                         LDCE                                         r  write_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[11]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[11]
                         LDCE                                         r  write_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[12]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[12]
                         LDCE                                         r  write_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[13]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[13]
                         LDCE                                         r  write_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[14]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[14]
                         LDCE                                         r  write_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[15]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[15]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[15]
                         LDCE                                         r  write_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[16]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[16]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[16]
                         LDCE                                         r  write_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[17]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[17]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[17]
                         LDCE                                         r  write_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[18]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[18]
                         LDCE                                         r  write_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           413 Endpoints
Min Delay           413 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 2.490ns (35.474%)  route 4.529ns (64.526%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[27]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[27]/Q
                         net (fo=2, unplaced)         0.913     6.587    length_counter[27]
                                                                      f  ap_done_reg_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.711 f  ap_done_reg_i_7/O
                         net (fo=1, unplaced)         0.449     7.160    ap_done_reg_i_7_n_4
                                                                      f  ap_done_reg_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  ap_done_reg_i_3/O
                         net (fo=1, unplaced)         0.902     8.186    ap_done_reg_i_3_n_4
                                                                      r  ap_done_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.310 r  ap_done_reg_i_1/O
                         net (fo=7, unplaced)         0.584     8.894    ap_done
                                                                      r  c_reg_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  c_reg_i_1/O
                         net (fo=1, unplaced)         0.000     9.018    rdata1
                         LDCE                                         r  c_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 2.490ns (35.474%)  route 4.529ns (64.526%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[27]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[27]/Q
                         net (fo=2, unplaced)         0.913     6.587    length_counter[27]
                                                                      f  ap_done_reg_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.711 f  ap_done_reg_i_7/O
                         net (fo=1, unplaced)         0.449     7.160    ap_done_reg_i_7_n_4
                                                                      f  ap_done_reg_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  ap_done_reg_i_3/O
                         net (fo=1, unplaced)         0.902     8.186    ap_done_reg_i_3_n_4
                                                                      r  ap_done_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.310 r  ap_done_reg_i_1/O
                         net (fo=7, unplaced)         0.584     8.894    ap_done
                                                                      r  rdata_reg[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  rdata_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     9.018    rdata_reg[1]_i_1_n_4
                         LDCE                                         r  rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 2.490ns (35.474%)  route 4.529ns (64.526%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[27]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[27]/Q
                         net (fo=2, unplaced)         0.913     6.587    length_counter[27]
                                                                      f  ap_done_reg_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.711 f  ap_done_reg_i_7/O
                         net (fo=1, unplaced)         0.449     7.160    ap_done_reg_i_7_n_4
                                                                      f  ap_done_reg_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  ap_done_reg_i_3/O
                         net (fo=1, unplaced)         0.902     8.186    ap_done_reg_i_3_n_4
                                                                      r  ap_done_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.310 r  ap_done_reg_i_1/O
                         net (fo=7, unplaced)         0.584     8.894    ap_done
                                                                      r  rdata_reg[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.018 f  rdata_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     9.018    rdata_reg[2]_i_1_n_4
                         LDCE                                         f  rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 2.358ns (36.309%)  route 4.136ns (63.691%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT1=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  ap_done_reg/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  ap_done_reg/Q
                         net (fo=16, unplaced)        1.018     6.692    sm_tlast_OBUF
                                                                      f  tap_Di_reg[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.816 f  tap_Di_reg[31]_i_2/O
                         net (fo=37, unplaced)        0.524     7.340    tap_Di_reg[31]_i_2_n_4
                                                                      f  tap_A_reg[3]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     7.456 f  tap_A_reg[3]_i_3/O
                         net (fo=2, unplaced)         0.913     8.369    tap_A_reg[3]_i_3_n_4
                                                                      f  tap_A_reg[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.493 r  tap_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     8.493    tap_A_reg[2]_i_1_n_4
                         LDCE                                         r  tap_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 2.358ns (36.309%)  route 4.136ns (63.691%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  ap_done_reg/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  ap_done_reg/Q
                         net (fo=16, unplaced)        1.018     6.692    sm_tlast_OBUF
                                                                      f  tap_Di_reg[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.816 f  tap_Di_reg[31]_i_2/O
                         net (fo=37, unplaced)        0.524     7.340    tap_Di_reg[31]_i_2_n_4
                                                                      f  tap_A_reg[3]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     7.456 f  tap_A_reg[3]_i_3/O
                         net (fo=2, unplaced)         0.913     8.369    tap_A_reg[3]_i_3_n_4
                                                                      f  tap_A_reg[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  tap_A_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     8.493    tap_A_reg[3]_i_1_n_4
                         LDCE                                         r  tap_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            length_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.690ns (59.031%)  route 2.561ns (40.969%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[2]/Q
                         net (fo=2, unplaced)         0.871     6.545    length_counter[2]
                                                                      f  length_counter_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.202 r  length_counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.211    length_counter_reg[4]_i_1_n_4
                                                                      r  length_counter_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  length_counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.328    length_counter_reg[8]_i_1_n_4
                                                                      r  length_counter_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  length_counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    length_counter_reg[12]_i_1_n_4
                                                                      r  length_counter_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  length_counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.562    length_counter_reg[16]_i_1_n_4
                                                                      r  length_counter_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.679 r  length_counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.679    length_counter_reg[20]_i_1_n_4
                                                                      r  length_counter_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  length_counter_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.796    length_counter_reg[24]_i_1_n_4
                                                                      r  length_counter_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.913 r  length_counter_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.913    length_counter_reg[28]_i_1_n_4
                                                                      r  length_counter_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.250 r  length_counter_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.250    length_counter_reg[31]_i_1_n_10
                         LDCE                                         r  length_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            length_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 3.609ns (58.493%)  route 2.561ns (41.507%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[2]/Q
                         net (fo=2, unplaced)         0.871     6.545    length_counter[2]
                                                                      f  length_counter_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.202 r  length_counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.211    length_counter_reg[4]_i_1_n_4
                                                                      r  length_counter_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  length_counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.328    length_counter_reg[8]_i_1_n_4
                                                                      r  length_counter_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  length_counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    length_counter_reg[12]_i_1_n_4
                                                                      r  length_counter_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  length_counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.562    length_counter_reg[16]_i_1_n_4
                                                                      r  length_counter_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.679 r  length_counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.679    length_counter_reg[20]_i_1_n_4
                                                                      r  length_counter_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  length_counter_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.796    length_counter_reg[24]_i_1_n_4
                                                                      r  length_counter_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.913 r  length_counter_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.913    length_counter_reg[28]_i_1_n_4
                                                                      r  length_counter_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.169 r  length_counter_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     8.169    length_counter_reg[31]_i_1_n_9
                         LDCE                                         r  length_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            length_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 3.585ns (58.331%)  route 2.561ns (41.669%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[2]/Q
                         net (fo=2, unplaced)         0.871     6.545    length_counter[2]
                                                                      f  length_counter_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.202 r  length_counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.211    length_counter_reg[4]_i_1_n_4
                                                                      r  length_counter_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  length_counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.328    length_counter_reg[8]_i_1_n_4
                                                                      r  length_counter_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  length_counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    length_counter_reg[12]_i_1_n_4
                                                                      r  length_counter_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  length_counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.562    length_counter_reg[16]_i_1_n_4
                                                                      r  length_counter_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.679 r  length_counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.679    length_counter_reg[20]_i_1_n_4
                                                                      r  length_counter_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  length_counter_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.796    length_counter_reg[24]_i_1_n_4
                                                                      r  length_counter_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.913 r  length_counter_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.913    length_counter_reg[28]_i_1_n_4
                                                                      r  length_counter_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.145 r  length_counter_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     8.145    length_counter_reg[31]_i_1_n_11
                         LDCE                                         r  length_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            length_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 3.573ns (58.250%)  route 2.561ns (41.750%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[2]/Q
                         net (fo=2, unplaced)         0.871     6.545    length_counter[2]
                                                                      f  length_counter_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.202 r  length_counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.211    length_counter_reg[4]_i_1_n_4
                                                                      r  length_counter_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  length_counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.328    length_counter_reg[8]_i_1_n_4
                                                                      r  length_counter_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  length_counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    length_counter_reg[12]_i_1_n_4
                                                                      r  length_counter_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  length_counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.562    length_counter_reg[16]_i_1_n_4
                                                                      r  length_counter_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.679 r  length_counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.679    length_counter_reg[20]_i_1_n_4
                                                                      r  length_counter_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  length_counter_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.796    length_counter_reg[24]_i_1_n_4
                                                                      r  length_counter_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.133 r  length_counter_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.133    length_counter_reg[28]_i_1_n_10
                         LDCE                                         r  length_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            length_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 3.567ns (58.209%)  route 2.561ns (41.791%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=45, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      f  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  awready_reg_i_2/O
                         net (fo=126, unplaced)       0.881     4.776    awready_reg_i_2_n_4
                                                                      r  length_counter_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.674 f  length_counter_reg[2]/Q
                         net (fo=2, unplaced)         0.871     6.545    length_counter[2]
                                                                      f  length_counter_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.202 r  length_counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.211    length_counter_reg[4]_i_1_n_4
                                                                      r  length_counter_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  length_counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.328    length_counter_reg[8]_i_1_n_4
                                                                      r  length_counter_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  length_counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    length_counter_reg[12]_i_1_n_4
                                                                      r  length_counter_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  length_counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.562    length_counter_reg[16]_i_1_n_4
                                                                      r  length_counter_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.679 r  length_counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.679    length_counter_reg[20]_i_1_n_4
                                                                      r  length_counter_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  length_counter_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.796    length_counter_reg[24]_i_1_n_4
                                                                      r  length_counter_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.127 r  length_counter_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.127    length_counter_reg[28]_i_1_n_8
                         LDCE                                         r  length_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[0]_i_1_n_4
                         LDCE                                         r  data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[10]_i_1_n_4
                         LDCE                                         r  data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[11]_i_1_n_4
                         LDCE                                         r  data_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[12]_i_1_n_4
                         LDCE                                         r  data_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[13]_i_1_n_4
                         LDCE                                         r  data_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[14]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[14]_i_1_n_4
                         LDCE                                         r  data_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[15]_i_1_n_4
                         LDCE                                         r  data_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[16]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[16]_i_1_n_4
                         LDCE                                         r  data_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[17]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[17]_i_1_n_4
                         LDCE                                         r  data_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_Di_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.245ns (51.290%)  route 0.233ns (48.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=49, unplaced)        0.233     1.057    counter_reg_n_4_[3]
                                                                      r  data_Di_reg[18]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.155 r  data_Di_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.155    data_Di_reg[18]_i_1_n_4
                         LDCE                                         r  data_Di_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 length_counter_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.081ns (27.513%)  route 2.848ns (72.487%))
  Logic Levels:           5  (LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  length_counter_reg[27]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  length_counter_reg[27]/Q
                         net (fo=2, unplaced)         0.913     1.498    length_counter[27]
                                                                      f  ap_done_reg_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.622 f  ap_done_reg_i_7/O
                         net (fo=1, unplaced)         0.449     2.071    ap_done_reg_i_7_n_4
                                                                      f  ap_done_reg_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.195 r  ap_done_reg_i_3/O
                         net (fo=1, unplaced)         0.902     3.097    ap_done_reg_i_3_n_4
                                                                      r  ap_done_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  ap_done_reg_i_1/O
                         net (fo=7, unplaced)         0.584     3.805    ap_done
                                                                      r  rvalid_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.929 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     3.929    rvalid_i_1_n_4
                         FDRE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.143ns (35.180%)  route 2.106ns (64.820%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.719     1.344    ap_start
                                                                      r  stop[0]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.490 f  stop[0]_i_2/O
                         net (fo=2, unplaced)         0.460     1.950    stop[0]_i_2_n_4
                                                                      f  length_counter__0_BUFG_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.074 r  length_counter__0_BUFG_inst_i_1/O
                         net (fo=3, unplaced)         0.467     2.541    length_counter__0
                                                                      r  next_state[1]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.665 r  next_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     3.125    next_state[1]_i_2_n_4
                                                                      r  next_state[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.249 r  next_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.249    next_state[0]_i_1_n_4
                         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[0]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.143ns (35.180%)  route 2.106ns (64.820%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.719     1.344    ap_start
                                                                      r  stop[0]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.490 f  stop[0]_i_2/O
                         net (fo=2, unplaced)         0.460     1.950    stop[0]_i_2_n_4
                                                                      f  length_counter__0_BUFG_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.074 r  length_counter__0_BUFG_inst_i_1/O
                         net (fo=3, unplaced)         0.467     2.541    length_counter__0
                                                                      r  next_state[1]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.665 r  next_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     3.125    next_state[1]_i_2_n_4
                                                                      r  next_state[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.249 r  next_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.249    next_state[1]_i_1_n_4
                         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[1]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.527ns  (logic 0.895ns (35.417%)  route 1.632ns (64.583%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ap_start_reg/Q
                         net (fo=16, unplaced)        0.719     1.344    ap_start
                                                                      f  stop[0]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.490 r  stop[0]_i_2/O
                         net (fo=2, unplaced)         0.913     2.403    stop[0]_i_2_n_4
                                                                      r  stop[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.527 r  stop[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.527    stop[0]_i_1_n_4
                         FDRE                                         r  stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  stop_reg[0]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  data_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_reg[2]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.873ns (37.372%)  route 1.463ns (62.628%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.503     1.128    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.449     1.701    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.511     2.336    counter
                         FDRE                                         r  data_A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.390%)  route 0.303ns (57.610%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  ap_start_reg/Q
                         net (fo=16, unplaced)        0.303     0.481    ap_start
                                                                      f  next_state[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.526 r  next_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    next_state[0]_i_1_n_4
                         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[0]/C

Slack:                    inf
  Source:                 ap_done_reg/G
                            (positive level-sensitive latch)
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.390%)  route 0.303ns (57.610%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_done_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_done_reg/Q
                         net (fo=16, unplaced)        0.303     0.481    sm_tlast_OBUF
                                                                      r  rvalid_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.526 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    rvalid_i_1_n_4
                         FDRE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_reg/C

Slack:                    inf
  Source:                 ap_done_reg/G
                            (positive level-sensitive latch)
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.223ns (35.625%)  route 0.403ns (64.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_done_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_done_reg/Q
                         net (fo=16, unplaced)        0.403     0.581    sm_tlast_OBUF
                                                                      r  ap_idle_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.626 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     0.626    ap_idle_i_1_n_4
                         FDSE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  ap_idle_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            d_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.223ns (34.197%)  route 0.429ns (65.803%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.429     0.607    ap_start
                                                                      r  d_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.652 r  d_i_1/O
                         net (fo=1, unplaced)         0.000     0.652    d_i_1_n_4
                         FDRE                                         r  d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  d_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.269ns (40.617%)  route 0.393ns (59.383%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.199     0.377    ap_start
                                                                      r  data_WE_reg[3]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.423 r  data_WE_reg[3]_i_2/O
                         net (fo=2, unplaced)         0.194     0.617    data_WE_reg[3]_i_2_n_4
                                                                      r  stop[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.662 r  stop[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.662    stop[0]_i_1_n_4
                         FDRE                                         r  stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  stop_reg[0]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.223ns (31.229%)  route 0.491ns (68.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.491     0.669    ap_start
                                                                      r  next_state[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.714 r  next_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.714    next_state[1]_i_1_n_4
                         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  next_state_reg[1]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.268ns (30.293%)  route 0.617ns (69.707%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.212     0.390    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.435 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.189     0.624    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.669 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.215     0.885    counter
                         FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.268ns (30.293%)  route 0.617ns (69.707%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.212     0.390    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.435 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.189     0.624    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.669 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.215     0.885    counter
                         FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.268ns (30.293%)  route 0.617ns (69.707%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.212     0.390    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.435 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.189     0.624    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.669 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.215     0.885    counter
                         FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.268ns (30.293%)  route 0.617ns (69.707%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=16, unplaced)        0.212     0.390    ap_start
                                                                      r  counter[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.435 f  counter[3]_i_3/O
                         net (fo=1, unplaced)         0.189     0.624    counter[3]_i_3_n_4
                                                                      f  counter[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.669 r  counter[3]_i_1/O
                         net (fo=8, unplaced)         0.215     0.885    counter
                         FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C





