<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>test_3mm</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.494</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2034959</Best-caseLatency>
            <Average-caseLatency>2034959</Average-caseLatency>
            <Worst-caseLatency>2034959</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.776 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.776 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.776 ms</Worst-caseRealTimeLatency>
            <Interval-min>2034960</Interval-min>
            <Interval-max>2034960</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>3mm.cpp:71</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>92</DSP>
            <FF>12638</FF>
            <LUT>8483</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_Addr_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_EN_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_WEN_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_Din_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_Dout_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_Clk_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_0_Rst_A</name>
            <Object>v1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_Addr_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_EN_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_WEN_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_Din_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_Dout_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_Clk_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_1_Rst_A</name>
            <Object>v1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_Addr_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_EN_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_WEN_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_Din_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_Dout_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_Clk_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_0_Rst_A</name>
            <Object>v1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_Addr_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_EN_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_WEN_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_Din_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_Dout_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_Clk_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_1_Rst_A</name>
            <Object>v1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Addr_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_EN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_WEN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Din_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Dout_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Clk_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Rst_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Addr_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_EN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_WEN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Din_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Dout_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Clk_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Rst_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Addr_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_EN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_WEN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Din_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Dout_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Clk_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Rst_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Addr_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_EN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_WEN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Din_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Dout_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Clk_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Rst_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Addr_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_EN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_WEN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Din_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Dout_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Clk_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Rst_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Addr_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_EN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_WEN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Din_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Dout_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Clk_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Rst_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Addr_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_EN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_WEN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Din_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Dout_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Clk_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Rst_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Addr_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_EN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_WEN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Din_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Dout_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Clk_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Rst_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Addr_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_EN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_WEN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Din_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Dout_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Clk_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Rst_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Addr_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_EN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_WEN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Din_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Dout_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Clk_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Rst_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Addr_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_EN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_WEN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Din_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Dout_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Clk_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Rst_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Addr_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_EN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_WEN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Din_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Dout_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Clk_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Rst_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Addr_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_EN_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_WEN_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Din_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Dout_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Clk_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Rst_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Addr_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_EN_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_WEN_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Din_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Dout_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Clk_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Rst_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Addr_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_EN_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_WEN_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Din_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Dout_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Clk_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Rst_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Addr_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_EN_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_WEN_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Din_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Dout_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Clk_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Rst_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Addr_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_EN_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_WEN_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Din_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Dout_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Clk_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Rst_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Addr_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_EN_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_WEN_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Din_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Dout_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Clk_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Rst_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Addr_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_EN_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_WEN_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Din_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Dout_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Clk_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Rst_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Addr_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_EN_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_WEN_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Din_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Dout_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Clk_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Rst_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Addr_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_EN_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_WEN_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Din_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Dout_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Clk_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Rst_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Addr_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_EN_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_WEN_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Din_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Dout_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Clk_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Rst_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Addr_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_EN_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_WEN_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Din_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Dout_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Clk_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Rst_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Addr_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_EN_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_WEN_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Din_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Dout_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Clk_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Rst_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Addr_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_EN_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_WEN_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Din_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Dout_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Clk_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Rst_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Addr_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_EN_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_WEN_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Din_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Dout_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Clk_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Rst_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Addr_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_EN_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_WEN_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Din_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Dout_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Clk_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Rst_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Addr_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_EN_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_WEN_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Din_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Dout_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Clk_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Rst_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Addr_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_EN_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_WEN_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Din_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Dout_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Clk_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Rst_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Addr_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_EN_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_WEN_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Din_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Dout_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Clk_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Rst_B</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Addr_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_EN_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_WEN_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Din_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Dout_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Clk_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Rst_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Addr_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_EN_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_WEN_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Din_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Dout_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Clk_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Rst_B</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Addr_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_EN_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_WEN_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Din_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Dout_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Clk_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Rst_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Addr_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_EN_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_WEN_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Din_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Dout_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Clk_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Rst_B</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Addr_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_EN_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_WEN_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Din_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Dout_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Clk_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Rst_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Addr_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_EN_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_WEN_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Din_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Dout_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Clk_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Rst_B</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2_fu_102</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                    <BindInstances>add_ln71_1_fu_144_p2 add_ln71_fu_156_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U1 mac_muladd_7ns_7ns_7ns_14_4_1_U1 add_ln72_fu_188_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7_fu_115</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>115</ID>
                    <BindInstances>add_ln127_1_fu_148_p2 add_ln127_fu_160_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U25 mac_muladd_7ns_7ns_7ns_14_4_1_U25 add_ln128_fu_220_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12_fu_128</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <BindInstances>add_ln180_1_fu_148_p2 add_ln180_fu_160_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U46 mac_muladd_7ns_7ns_7ns_14_4_1_U46 add_ln181_fu_220_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_141</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>141</ID>
                    <BindInstances>add_ln80_1_fu_362_p2 add_ln80_fu_410_p2 add_ln81_fu_447_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U20 mac_muladd_7ns_7ns_7ns_14_4_1_U21 mac_muladd_7ns_7ns_7ns_14_4_1_U21 mac_muladd_7ns_7ns_7ns_14_4_1_U22 mac_muladd_7ns_7ns_7ns_14_4_1_U20 mac_muladd_7ns_7ns_7ns_14_4_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U4 fadd_32ns_32ns_32_7_full_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U5 fadd_32ns_32ns_32_7_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U6 fadd_32ns_32ns_32_7_full_dsp_1_U10 fmul_32ns_32ns_32_4_max_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U7 fadd_32ns_32ns_32_7_full_dsp_1_U11 add_ln82_fu_482_p2 add_ln81_1_fu_377_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10_fu_169</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>169</ID>
                    <BindInstances>add_ln133_1_fu_362_p2 add_ln133_fu_410_p2 add_ln134_fu_447_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U43 mac_muladd_7ns_7ns_7ns_14_4_1_U44 mac_muladd_7ns_7ns_7ns_14_4_1_U44 mac_muladd_7ns_7ns_7ns_14_4_1_U45 mac_muladd_7ns_7ns_7ns_14_4_1_U43 mac_muladd_7ns_7ns_7ns_14_4_1_U45 add_ln135_fu_482_p2 add_ln134_1_fu_377_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15_fu_197</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>197</ID>
                    <BindInstances>add_ln186_1_fu_362_p2 add_ln186_fu_410_p2 add_ln187_fu_447_p2 mac_muladd_7ns_7ns_7ns_14_4_1_U64 mac_muladd_7ns_7ns_7ns_14_4_1_U65 mac_muladd_7ns_7ns_7ns_14_4_1_U65 mac_muladd_7ns_7ns_7ns_14_4_1_U66 mac_muladd_7ns_7ns_7ns_14_4_1_U64 mac_muladd_7ns_7ns_7ns_14_4_1_U66 add_ln188_fu_482_p2 add_ln187_1_fu_377_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_72_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8554</Best-caseLatency>
                    <Average-caseLatency>8554</Average-caseLatency>
                    <Worst-caseLatency>8554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.485 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.485 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.485 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_72_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>8550</TripCount>
                        <Latency>8552</Latency>
                        <AbsoluteTimeLatency>28.478 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_72_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:71</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_72_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_144_p2" SOURCE="3mm.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_156_p2" SOURCE="3mm.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U1" SOURCE="3mm.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U1" SOURCE="3mm.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_72_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_188_p2" SOURCE="3mm.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5</Name>
            <Loops>
                <VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>855025</Best-caseLatency>
                    <Average-caseLatency>855025</Average-caseLatency>
                    <Worst-caseLatency>855025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.847 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.847 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.847 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>855025</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5>
                        <Name>VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>855000</TripCount>
                        <Latency>855023</Latency>
                        <AbsoluteTimeLatency>2.847 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5>
                            <Name>VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>43</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5264</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2742</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_362_p2" SOURCE="3mm.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_410_p2" SOURCE="3mm.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_447_p2" SOURCE="3mm.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U20" SOURCE="3mm.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U21" SOURCE="3mm.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U21" SOURCE="3mm.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U22" SOURCE="3mm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U20" SOURCE="3mm.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U22" SOURCE="3mm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U16" SOURCE="3mm.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U17" SOURCE="3mm.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="3mm.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U19" SOURCE="3mm.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U12" SOURCE="3mm.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="v31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U4" SOURCE="3mm.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U8" SOURCE="3mm.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="v33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="3mm.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U5" SOURCE="3mm.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U9" SOURCE="3mm.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="v37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U14" SOURCE="3mm.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="v39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U6" SOURCE="3mm.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U10" SOURCE="3mm.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="v41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="3mm.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7" SOURCE="3mm.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="3mm.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="v44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_482_p2" SOURCE="3mm.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3_VITIS_LOOP_81_4_VITIS_LOOP_82_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_377_p2" SOURCE="3mm.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7</Name>
            <Loops>
                <VITIS_LOOP_127_6_VITIS_LOOP_128_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39904</Best-caseLatency>
                    <Average-caseLatency>39904</Average-caseLatency>
                    <Worst-caseLatency>39904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.133 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.133 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.133 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_6_VITIS_LOOP_128_7>
                        <Name>VITIS_LOOP_127_6_VITIS_LOOP_128_7</Name>
                        <Slack>2.43</Slack>
                        <TripCount>39900</TripCount>
                        <Latency>39902</Latency>
                        <AbsoluteTimeLatency>0.133 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_6_VITIS_LOOP_128_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:128</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_127_6_VITIS_LOOP_128_7>
                            <Name>VITIS_LOOP_127_6_VITIS_LOOP_128_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:127</SourceLocation>
                        </VITIS_LOOP_127_6_VITIS_LOOP_128_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>281</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_6_VITIS_LOOP_128_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_148_p2" SOURCE="3mm.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_6_VITIS_LOOP_128_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_160_p2" SOURCE="3mm.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_127_6_VITIS_LOOP_128_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U25" SOURCE="3mm.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_127_6_VITIS_LOOP_128_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U25" SOURCE="3mm.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_6_VITIS_LOOP_128_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_220_p2" SOURCE="3mm.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10</Name>
            <Loops>
                <VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1097275</Best-caseLatency>
                    <Average-caseLatency>1097275</Average-caseLatency>
                    <Worst-caseLatency>1097275</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.654 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.654 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.654 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1097275</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10>
                        <Name>VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1097250</TripCount>
                        <Latency>1097273</Latency>
                        <AbsoluteTimeLatency>3.654 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:135</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10>
                            <Name>VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:133</SourceLocation>
                        </VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1577</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>536</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_362_p2" SOURCE="3mm.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_410_p2" SOURCE="3mm.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_447_p2" SOURCE="3mm.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U43" SOURCE="3mm.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U44" SOURCE="3mm.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U44" SOURCE="3mm.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U45" SOURCE="3mm.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U43" SOURCE="3mm.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U45" SOURCE="3mm.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_482_p2" SOURCE="3mm.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_377_p2" SOURCE="3mm.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12</Name>
            <Loops>
                <VITIS_LOOP_180_11_VITIS_LOOP_181_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37804</Best-caseLatency>
                    <Average-caseLatency>37804</Average-caseLatency>
                    <Worst-caseLatency>37804</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.126 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.126 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.126 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37804</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_11_VITIS_LOOP_181_12>
                        <Name>VITIS_LOOP_180_11_VITIS_LOOP_181_12</Name>
                        <Slack>2.43</Slack>
                        <TripCount>37800</TripCount>
                        <Latency>37802</Latency>
                        <AbsoluteTimeLatency>0.126 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_11_VITIS_LOOP_181_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:181</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_180_11_VITIS_LOOP_181_12>
                            <Name>VITIS_LOOP_180_11_VITIS_LOOP_181_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:180</SourceLocation>
                        </VITIS_LOOP_180_11_VITIS_LOOP_181_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>281</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_11_VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_148_p2" SOURCE="3mm.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_11_VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_160_p2" SOURCE="3mm.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_180_11_VITIS_LOOP_181_12" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U46" SOURCE="3mm.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_180_11_VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U46" SOURCE="3mm.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_11_VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_220_p2" SOURCE="3mm.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15</Name>
            <Loops>
                <VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>897775</Best-caseLatency>
                    <Average-caseLatency>897775</Average-caseLatency>
                    <Worst-caseLatency>897775</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.990 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.990 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.990 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>897775</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15>
                        <Name>VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15</Name>
                        <Slack>2.43</Slack>
                        <TripCount>897750</TripCount>
                        <Latency>897773</Latency>
                        <AbsoluteTimeLatency>2.990 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15>
                            <Name>VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:186</SourceLocation>
                        </VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1576</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>534</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_362_p2" SOURCE="3mm.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_410_p2" SOURCE="3mm.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_447_p2" SOURCE="3mm.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U64" SOURCE="3mm.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U65" SOURCE="3mm.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U65" SOURCE="3mm.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U66" SOURCE="3mm.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U64" SOURCE="3mm.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U66" SOURCE="3mm.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_482_p2" SOURCE="3mm.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_13_VITIS_LOOP_187_14_VITIS_LOOP_188_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_1_fu_377_p2" SOURCE="3mm.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2034959</Best-caseLatency>
                    <Average-caseLatency>2034959</Average-caseLatency>
                    <Worst-caseLatency>2034959</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.776 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.776 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.776 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2034960</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:71</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>92</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12638</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8483</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="v0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v1_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_1_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v2_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v3_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v4" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v4_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v4_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v4_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v4_1_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v5" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v5_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_1_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v6" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v6_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_1_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v7" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v7_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_1_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v0" access="W" description="Data signal of v0" range="32">
                    <fields>
                        <field offset="0" width="32" name="v0" access="W" description="Bit 31 to 0 of v0"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v1_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_0_0_EN_A">EN</portMap>
                <portMap portMapName="v1_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v1_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v1_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v1_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_0_0_Addr_A</port>
                <port>v1_0_0_Clk_A</port>
                <port>v1_0_0_Din_A</port>
                <port>v1_0_0_Dout_A</port>
                <port>v1_0_0_EN_A</port>
                <port>v1_0_0_Rst_A</port>
                <port>v1_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_0_1_EN_A">EN</portMap>
                <portMap portMapName="v1_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v1_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v1_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v1_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_0_1_Addr_A</port>
                <port>v1_0_1_Clk_A</port>
                <port>v1_0_1_Din_A</port>
                <port>v1_0_1_Dout_A</port>
                <port>v1_0_1_EN_A</port>
                <port>v1_0_1_Rst_A</port>
                <port>v1_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_1_0_EN_A">EN</portMap>
                <portMap portMapName="v1_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v1_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v1_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v1_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_1_0_Addr_A</port>
                <port>v1_1_0_Clk_A</port>
                <port>v1_1_0_Din_A</port>
                <port>v1_1_0_Dout_A</port>
                <port>v1_1_0_EN_A</port>
                <port>v1_1_0_Rst_A</port>
                <port>v1_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_1_1_EN_A">EN</portMap>
                <portMap portMapName="v1_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v1_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v1_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v1_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_1_1_Addr_A</port>
                <port>v1_1_1_Clk_A</port>
                <port>v1_1_1_Din_A</port>
                <port>v1_1_1_Dout_A</port>
                <port>v1_1_1_EN_A</port>
                <port>v1_1_1_Rst_A</port>
                <port>v1_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_0_EN_A">EN</portMap>
                <portMap portMapName="v2_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_0_Addr_A</port>
                <port>v2_0_0_Clk_A</port>
                <port>v2_0_0_Din_A</port>
                <port>v2_0_0_Dout_A</port>
                <port>v2_0_0_EN_A</port>
                <port>v2_0_0_Rst_A</port>
                <port>v2_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_1_EN_A">EN</portMap>
                <portMap portMapName="v2_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_1_Addr_A</port>
                <port>v2_0_1_Clk_A</port>
                <port>v2_0_1_Din_A</port>
                <port>v2_0_1_Dout_A</port>
                <port>v2_0_1_EN_A</port>
                <port>v2_0_1_Rst_A</port>
                <port>v2_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_0_EN_A">EN</portMap>
                <portMap portMapName="v2_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_0_Addr_A</port>
                <port>v2_1_0_Clk_A</port>
                <port>v2_1_0_Din_A</port>
                <port>v2_1_0_Dout_A</port>
                <port>v2_1_0_EN_A</port>
                <port>v2_1_0_Rst_A</port>
                <port>v2_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_1_EN_A">EN</portMap>
                <portMap portMapName="v2_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_1_Addr_A</port>
                <port>v2_1_1_Clk_A</port>
                <port>v2_1_1_Din_A</port>
                <port>v2_1_1_Dout_A</port>
                <port>v2_1_1_EN_A</port>
                <port>v2_1_1_Rst_A</port>
                <port>v2_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_0_EN_A">EN</portMap>
                <portMap portMapName="v3_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_Addr_A</port>
                <port>v3_0_0_Clk_A</port>
                <port>v3_0_0_Din_A</port>
                <port>v3_0_0_Dout_A</port>
                <port>v3_0_0_EN_A</port>
                <port>v3_0_0_Rst_A</port>
                <port>v3_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_1_EN_A">EN</portMap>
                <portMap portMapName="v3_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_Addr_A</port>
                <port>v3_0_1_Clk_A</port>
                <port>v3_0_1_Din_A</port>
                <port>v3_0_1_Dout_A</port>
                <port>v3_0_1_EN_A</port>
                <port>v3_0_1_Rst_A</port>
                <port>v3_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_0_EN_A">EN</portMap>
                <portMap portMapName="v3_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_Addr_A</port>
                <port>v3_1_0_Clk_A</port>
                <port>v3_1_0_Din_A</port>
                <port>v3_1_0_Dout_A</port>
                <port>v3_1_0_EN_A</port>
                <port>v3_1_0_Rst_A</port>
                <port>v3_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_1_EN_A">EN</portMap>
                <portMap portMapName="v3_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_Addr_A</port>
                <port>v3_1_1_Clk_A</port>
                <port>v3_1_1_Din_A</port>
                <port>v3_1_1_Dout_A</port>
                <port>v3_1_1_EN_A</port>
                <port>v3_1_1_Rst_A</port>
                <port>v3_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_0_EN_A">EN</portMap>
                <portMap portMapName="v4_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_0_Addr_A</port>
                <port>v4_0_0_Clk_A</port>
                <port>v4_0_0_Din_A</port>
                <port>v4_0_0_Dout_A</port>
                <port>v4_0_0_EN_A</port>
                <port>v4_0_0_Rst_A</port>
                <port>v4_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_1_EN_A">EN</portMap>
                <portMap portMapName="v4_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_1_Addr_A</port>
                <port>v4_0_1_Clk_A</port>
                <port>v4_0_1_Din_A</port>
                <port>v4_0_1_Dout_A</port>
                <port>v4_0_1_EN_A</port>
                <port>v4_0_1_Rst_A</port>
                <port>v4_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_0_EN_A">EN</portMap>
                <portMap portMapName="v4_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_0_Addr_A</port>
                <port>v4_1_0_Clk_A</port>
                <port>v4_1_0_Din_A</port>
                <port>v4_1_0_Dout_A</port>
                <port>v4_1_0_EN_A</port>
                <port>v4_1_0_Rst_A</port>
                <port>v4_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_1_EN_A">EN</portMap>
                <portMap portMapName="v4_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_1_Addr_A</port>
                <port>v4_1_1_Clk_A</port>
                <port>v4_1_1_Din_A</port>
                <port>v4_1_1_Dout_A</port>
                <port>v4_1_1_EN_A</port>
                <port>v4_1_1_Rst_A</port>
                <port>v4_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_0_EN_A">EN</portMap>
                <portMap portMapName="v5_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_0_Addr_A</port>
                <port>v5_0_0_Clk_A</port>
                <port>v5_0_0_Din_A</port>
                <port>v5_0_0_Dout_A</port>
                <port>v5_0_0_EN_A</port>
                <port>v5_0_0_Rst_A</port>
                <port>v5_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_0_EN_B">EN</portMap>
                <portMap portMapName="v5_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_0_Addr_B</port>
                <port>v5_0_0_Clk_B</port>
                <port>v5_0_0_Din_B</port>
                <port>v5_0_0_Dout_B</port>
                <port>v5_0_0_EN_B</port>
                <port>v5_0_0_Rst_B</port>
                <port>v5_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_1_EN_A">EN</portMap>
                <portMap portMapName="v5_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_1_Addr_A</port>
                <port>v5_0_1_Clk_A</port>
                <port>v5_0_1_Din_A</port>
                <port>v5_0_1_Dout_A</port>
                <port>v5_0_1_EN_A</port>
                <port>v5_0_1_Rst_A</port>
                <port>v5_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_1_EN_B">EN</portMap>
                <portMap portMapName="v5_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_1_Addr_B</port>
                <port>v5_0_1_Clk_B</port>
                <port>v5_0_1_Din_B</port>
                <port>v5_0_1_Dout_B</port>
                <port>v5_0_1_EN_B</port>
                <port>v5_0_1_Rst_B</port>
                <port>v5_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_0_EN_A">EN</portMap>
                <portMap portMapName="v5_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_0_Addr_A</port>
                <port>v5_1_0_Clk_A</port>
                <port>v5_1_0_Din_A</port>
                <port>v5_1_0_Dout_A</port>
                <port>v5_1_0_EN_A</port>
                <port>v5_1_0_Rst_A</port>
                <port>v5_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_0_EN_B">EN</portMap>
                <portMap portMapName="v5_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_0_Addr_B</port>
                <port>v5_1_0_Clk_B</port>
                <port>v5_1_0_Din_B</port>
                <port>v5_1_0_Dout_B</port>
                <port>v5_1_0_EN_B</port>
                <port>v5_1_0_Rst_B</port>
                <port>v5_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_1_EN_A">EN</portMap>
                <portMap portMapName="v5_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_1_Addr_A</port>
                <port>v5_1_1_Clk_A</port>
                <port>v5_1_1_Din_A</port>
                <port>v5_1_1_Dout_A</port>
                <port>v5_1_1_EN_A</port>
                <port>v5_1_1_Rst_A</port>
                <port>v5_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_1_EN_B">EN</portMap>
                <portMap portMapName="v5_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_1_Addr_B</port>
                <port>v5_1_1_Clk_B</port>
                <port>v5_1_1_Din_B</port>
                <port>v5_1_1_Dout_B</port>
                <port>v5_1_1_EN_B</port>
                <port>v5_1_1_Rst_B</port>
                <port>v5_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_0_EN_A">EN</portMap>
                <portMap portMapName="v6_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_0_Addr_A</port>
                <port>v6_0_0_Clk_A</port>
                <port>v6_0_0_Din_A</port>
                <port>v6_0_0_Dout_A</port>
                <port>v6_0_0_EN_A</port>
                <port>v6_0_0_Rst_A</port>
                <port>v6_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_0_EN_B">EN</portMap>
                <portMap portMapName="v6_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_0_Addr_B</port>
                <port>v6_0_0_Clk_B</port>
                <port>v6_0_0_Din_B</port>
                <port>v6_0_0_Dout_B</port>
                <port>v6_0_0_EN_B</port>
                <port>v6_0_0_Rst_B</port>
                <port>v6_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_1_EN_A">EN</portMap>
                <portMap portMapName="v6_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_1_Addr_A</port>
                <port>v6_0_1_Clk_A</port>
                <port>v6_0_1_Din_A</port>
                <port>v6_0_1_Dout_A</port>
                <port>v6_0_1_EN_A</port>
                <port>v6_0_1_Rst_A</port>
                <port>v6_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_1_EN_B">EN</portMap>
                <portMap portMapName="v6_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_1_Addr_B</port>
                <port>v6_0_1_Clk_B</port>
                <port>v6_0_1_Din_B</port>
                <port>v6_0_1_Dout_B</port>
                <port>v6_0_1_EN_B</port>
                <port>v6_0_1_Rst_B</port>
                <port>v6_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_0_EN_A">EN</portMap>
                <portMap portMapName="v6_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_0_Addr_A</port>
                <port>v6_1_0_Clk_A</port>
                <port>v6_1_0_Din_A</port>
                <port>v6_1_0_Dout_A</port>
                <port>v6_1_0_EN_A</port>
                <port>v6_1_0_Rst_A</port>
                <port>v6_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_0_EN_B">EN</portMap>
                <portMap portMapName="v6_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_0_Addr_B</port>
                <port>v6_1_0_Clk_B</port>
                <port>v6_1_0_Din_B</port>
                <port>v6_1_0_Dout_B</port>
                <port>v6_1_0_EN_B</port>
                <port>v6_1_0_Rst_B</port>
                <port>v6_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_1_EN_A">EN</portMap>
                <portMap portMapName="v6_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_1_Addr_A</port>
                <port>v6_1_1_Clk_A</port>
                <port>v6_1_1_Din_A</port>
                <port>v6_1_1_Dout_A</port>
                <port>v6_1_1_EN_A</port>
                <port>v6_1_1_Rst_A</port>
                <port>v6_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_1_EN_B">EN</portMap>
                <portMap portMapName="v6_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_1_Addr_B</port>
                <port>v6_1_1_Clk_B</port>
                <port>v6_1_1_Din_B</port>
                <port>v6_1_1_Dout_B</port>
                <port>v6_1_1_EN_B</port>
                <port>v6_1_1_Rst_B</port>
                <port>v6_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_0_EN_A">EN</portMap>
                <portMap portMapName="v7_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_0_Addr_A</port>
                <port>v7_0_0_Clk_A</port>
                <port>v7_0_0_Din_A</port>
                <port>v7_0_0_Dout_A</port>
                <port>v7_0_0_EN_A</port>
                <port>v7_0_0_Rst_A</port>
                <port>v7_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_0_0_EN_B">EN</portMap>
                <portMap portMapName="v7_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_0_Addr_B</port>
                <port>v7_0_0_Clk_B</port>
                <port>v7_0_0_Din_B</port>
                <port>v7_0_0_Dout_B</port>
                <port>v7_0_0_EN_B</port>
                <port>v7_0_0_Rst_B</port>
                <port>v7_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_1_EN_A">EN</portMap>
                <portMap portMapName="v7_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_1_Addr_A</port>
                <port>v7_0_1_Clk_A</port>
                <port>v7_0_1_Din_A</port>
                <port>v7_0_1_Dout_A</port>
                <port>v7_0_1_EN_A</port>
                <port>v7_0_1_Rst_A</port>
                <port>v7_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_0_1_EN_B">EN</portMap>
                <portMap portMapName="v7_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_1_Addr_B</port>
                <port>v7_0_1_Clk_B</port>
                <port>v7_0_1_Din_B</port>
                <port>v7_0_1_Dout_B</port>
                <port>v7_0_1_EN_B</port>
                <port>v7_0_1_Rst_B</port>
                <port>v7_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_0_EN_A">EN</portMap>
                <portMap portMapName="v7_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_0_Addr_A</port>
                <port>v7_1_0_Clk_A</port>
                <port>v7_1_0_Din_A</port>
                <port>v7_1_0_Dout_A</port>
                <port>v7_1_0_EN_A</port>
                <port>v7_1_0_Rst_A</port>
                <port>v7_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_1_0_EN_B">EN</portMap>
                <portMap portMapName="v7_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_0_Addr_B</port>
                <port>v7_1_0_Clk_B</port>
                <port>v7_1_0_Din_B</port>
                <port>v7_1_0_Dout_B</port>
                <port>v7_1_0_EN_B</port>
                <port>v7_1_0_Rst_B</port>
                <port>v7_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_1_EN_A">EN</portMap>
                <portMap portMapName="v7_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_1_Addr_A</port>
                <port>v7_1_1_Clk_A</port>
                <port>v7_1_1_Din_A</port>
                <port>v7_1_1_Dout_A</port>
                <port>v7_1_1_EN_A</port>
                <port>v7_1_1_Rst_A</port>
                <port>v7_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_1_1_EN_B">EN</portMap>
                <portMap portMapName="v7_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_1_Addr_B</port>
                <port>v7_1_1_Clk_B</port>
                <port>v7_1_1_Din_B</port>
                <port>v7_1_1_Dout_B</port>
                <port>v7_1_1_EN_B</port>
                <port>v7_1_1_Rst_B</port>
                <port>v7_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">v0, 0x10, 32, W, Data signal of v0, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="v1_0_0_PORTA">32, 32</column>
                    <column name="v1_0_1_PORTA">32, 32</column>
                    <column name="v1_1_0_PORTA">32, 32</column>
                    <column name="v1_1_1_PORTA">32, 32</column>
                    <column name="v2_0_0_PORTA">32, 32</column>
                    <column name="v2_0_1_PORTA">32, 32</column>
                    <column name="v2_1_0_PORTA">32, 32</column>
                    <column name="v2_1_1_PORTA">32, 32</column>
                    <column name="v3_0_0_PORTA">32, 32</column>
                    <column name="v3_0_1_PORTA">32, 32</column>
                    <column name="v3_1_0_PORTA">32, 32</column>
                    <column name="v3_1_1_PORTA">32, 32</column>
                    <column name="v4_0_0_PORTA">32, 32</column>
                    <column name="v4_0_1_PORTA">32, 32</column>
                    <column name="v4_1_0_PORTA">32, 32</column>
                    <column name="v4_1_1_PORTA">32, 32</column>
                    <column name="v5_0_0_PORTA">32, 32</column>
                    <column name="v5_0_0_PORTB">32, 32</column>
                    <column name="v5_0_1_PORTA">32, 32</column>
                    <column name="v5_0_1_PORTB">32, 32</column>
                    <column name="v5_1_0_PORTA">32, 32</column>
                    <column name="v5_1_0_PORTB">32, 32</column>
                    <column name="v5_1_1_PORTA">32, 32</column>
                    <column name="v5_1_1_PORTB">32, 32</column>
                    <column name="v6_0_0_PORTA">32, 32</column>
                    <column name="v6_0_0_PORTB">32, 32</column>
                    <column name="v6_0_1_PORTA">32, 32</column>
                    <column name="v6_0_1_PORTB">32, 32</column>
                    <column name="v6_1_0_PORTA">32, 32</column>
                    <column name="v6_1_0_PORTB">32, 32</column>
                    <column name="v6_1_1_PORTA">32, 32</column>
                    <column name="v6_1_1_PORTB">32, 32</column>
                    <column name="v7_0_0_PORTA">32, 32</column>
                    <column name="v7_0_0_PORTB">32, 32</column>
                    <column name="v7_0_1_PORTA">32, 32</column>
                    <column name="v7_0_1_PORTB">32, 32</column>
                    <column name="v7_1_0_PORTA">32, 32</column>
                    <column name="v7_1_0_PORTB">32, 32</column>
                    <column name="v7_1_1_PORTA">32, 32</column>
                    <column name="v7_1_1_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">in, float*</column>
                    <column name="v4">in, float*</column>
                    <column name="v5">inout, float*</column>
                    <column name="v6">inout, float*</column>
                    <column name="v7">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="v0">s_axi_ctrl, register, name=v0 offset=0x10 range=32</column>
                    <column name="v1">v1_0_0_PORTA, interface, </column>
                    <column name="v1">v1_0_1_PORTA, interface, </column>
                    <column name="v1">v1_1_0_PORTA, interface, </column>
                    <column name="v1">v1_1_1_PORTA, interface, </column>
                    <column name="v2">v2_0_0_PORTA, interface, </column>
                    <column name="v2">v2_0_1_PORTA, interface, </column>
                    <column name="v2">v2_1_0_PORTA, interface, </column>
                    <column name="v2">v2_1_1_PORTA, interface, </column>
                    <column name="v3">v3_0_0_PORTA, interface, </column>
                    <column name="v3">v3_0_1_PORTA, interface, </column>
                    <column name="v3">v3_1_0_PORTA, interface, </column>
                    <column name="v3">v3_1_1_PORTA, interface, </column>
                    <column name="v4">v4_0_0_PORTA, interface, </column>
                    <column name="v4">v4_0_1_PORTA, interface, </column>
                    <column name="v4">v4_1_0_PORTA, interface, </column>
                    <column name="v4">v4_1_1_PORTA, interface, </column>
                    <column name="v5">v5_0_0_PORTA, interface, </column>
                    <column name="v5">v5_0_0_PORTB, interface, </column>
                    <column name="v5">v5_0_1_PORTA, interface, </column>
                    <column name="v5">v5_0_1_PORTB, interface, </column>
                    <column name="v5">v5_1_0_PORTA, interface, </column>
                    <column name="v5">v5_1_0_PORTB, interface, </column>
                    <column name="v5">v5_1_1_PORTA, interface, </column>
                    <column name="v5">v5_1_1_PORTB, interface, </column>
                    <column name="v6">v6_0_0_PORTA, interface, </column>
                    <column name="v6">v6_0_0_PORTB, interface, </column>
                    <column name="v6">v6_0_1_PORTA, interface, </column>
                    <column name="v6">v6_0_1_PORTB, interface, </column>
                    <column name="v6">v6_1_0_PORTA, interface, </column>
                    <column name="v6">v6_1_0_PORTB, interface, </column>
                    <column name="v6">v6_1_1_PORTA, interface, </column>
                    <column name="v6">v6_1_1_PORTB, interface, </column>
                    <column name="v7">v7_0_0_PORTA, interface, </column>
                    <column name="v7">v7_0_0_PORTB, interface, </column>
                    <column name="v7">v7_0_1_PORTA, interface, </column>
                    <column name="v7">v7_0_1_PORTB, interface, </column>
                    <column name="v7">v7_1_0_PORTA, interface, </column>
                    <column name="v7">v7_1_0_PORTB, interface, </column>
                    <column name="v7">v7_1_1_PORTA, interface, </column>
                    <column name="v7">v7_1_1_PORTB, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="3mm.cpp:33" status="valid" parentFunction="test_3mm" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="3mm.cpp:34" status="valid" parentFunction="test_3mm" variable="v0" isDirective="0" options="s_axilite port=v0 bundle=ctrl"/>
        <Pragma type="interface" location="3mm.cpp:35" status="valid" parentFunction="test_3mm" variable="v1" isDirective="0" options="bram port=v1"/>
        <Pragma type="interface" location="3mm.cpp:36" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="bram port=v2"/>
        <Pragma type="interface" location="3mm.cpp:37" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="bram port=v3"/>
        <Pragma type="interface" location="3mm.cpp:38" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="bram port=v4"/>
        <Pragma type="interface" location="3mm.cpp:39" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="bram port=v5"/>
        <Pragma type="interface" location="3mm.cpp:40" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="bram port=v6"/>
        <Pragma type="interface" location="3mm.cpp:41" status="valid" parentFunction="test_3mm" variable="v7" isDirective="0" options="bram port=v7"/>
        <Pragma type="array_partition" location="3mm.cpp:43" status="valid" parentFunction="test_3mm" variable="v1" isDirective="0" options="variable=v1 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:44" status="valid" parentFunction="test_3mm" variable="v1" isDirective="0" options="variable=v1 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:45" status="warning" parentFunction="test_3mm" variable="v1" isDirective="0" options="variable=v1 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:47" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:48" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:49" status="warning" parentFunction="test_3mm" variable="v2" isDirective="0" options="variable=v2 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:51" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:52" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:53" status="warning" parentFunction="test_3mm" variable="v3" isDirective="0" options="variable=v3 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:55" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:56" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:57" status="warning" parentFunction="test_3mm" variable="v4" isDirective="0" options="variable=v4 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:59" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="variable=v5 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:60" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="variable=v5 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:61" status="warning" parentFunction="test_3mm" variable="v5" isDirective="0" options="variable=v5 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:63" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="variable=v6 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:64" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="variable=v6 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:65" status="warning" parentFunction="test_3mm" variable="v6" isDirective="0" options="variable=v6 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="3mm.cpp:67" status="valid" parentFunction="test_3mm" variable="v7" isDirective="0" options="variable=v7 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:68" status="valid" parentFunction="test_3mm" variable="v7" isDirective="0" options="variable=v7 cyclic factor=2 dim=2"/>
        <Pragma type="resource" location="3mm.cpp:69" status="warning" parentFunction="test_3mm" variable="v7" isDirective="0" options="variable=v7 core=ram_s2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="pipeline" location="3mm.cpp:73" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="3mm.cpp:83" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="3mm.cpp:129" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="3mm.cpp:136" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="3mm.cpp:182" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="3mm.cpp:189" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

