vhdl work top/CarrierFPGA/src/hdl/defines/*.vhd
vhdl work top/CarrierFPGA/src/hdl/base/serial_engine_rx.vhd
vhdl work top/CarrierFPGA/src/hdl/base/serial_engine_tx.vhd
vhdl work top/CarrierFPGA/src/hdl/base/serial_engine.vhd
vhdl work top/CarrierFPGA/src/hdl/base/serial_link_detect.vhd
vhdl work top/CarrierFPGA/src/hdl/base/shifter_in.vhd
vhdl work top/CarrierFPGA/src/hdl/base/ssi_clock_gen.vhd
vhdl work top/CarrierFPGA/src/hdl/base/prescaler.vhd
vhdl work top/SlowFPGA/src/hdl/*.vhd
vhdl work top/build/PandABox/autogen/slow_version.vhd
