# This file was automatically generated by SWIG (http://www.swig.org).
# Version 3.0.8
#
# Do not make changes to this file unless you know what you are doing--modify
# the SWIG interface file instead.





from sys import version_info
if version_info >= (2, 6, 0):
    def swig_import_helper():
        from os.path import dirname
        import imp
        fp = None
        try:
            fp, pathname, description = imp.find_module('_riscvfsim', [dirname(__file__)])
        except ImportError:
            import _riscvfsim
            return _riscvfsim
        if fp is not None:
            try:
                _mod = imp.load_module('_riscvfsim', fp, pathname, description)
            finally:
                fp.close()
            return _mod
    _riscvfsim = swig_import_helper()
    del swig_import_helper
else:
    import _riscvfsim
del version_info
try:
    _swig_property = property
except NameError:
    pass  # Python < 2.2 doesn't have 'property'.


def _swig_setattr_nondynamic(self, class_type, name, value, static=1):
    if (name == "thisown"):
        return self.this.own(value)
    if (name == "this"):
        if type(value).__name__ == 'SwigPyObject':
            self.__dict__[name] = value
            return
    method = class_type.__swig_setmethods__.get(name, None)
    if method:
        return method(self, value)
    if (not static):
        if _newclass:
            object.__setattr__(self, name, value)
        else:
            self.__dict__[name] = value
    else:
        raise AttributeError("You cannot add attributes to %s" % self)


def _swig_setattr(self, class_type, name, value):
    return _swig_setattr_nondynamic(self, class_type, name, value, 0)


def _swig_getattr_nondynamic(self, class_type, name, static=1):
    if (name == "thisown"):
        return self.this.own()
    method = class_type.__swig_getmethods__.get(name, None)
    if method:
        return method(self)
    if (not static):
        return object.__getattr__(self, name)
    else:
        raise AttributeError(name)

def _swig_getattr(self, class_type, name):
    return _swig_getattr_nondynamic(self, class_type, name, 0)


def _swig_repr(self):
    try:
        strthis = "proxy of " + self.this.__repr__()
    except Exception:
        strthis = ""
    return "<%s.%s; %s >" % (self.__class__.__module__, self.__class__.__name__, strthis,)

try:
    _object = object
    _newclass = 1
except AttributeError:
    class _object:
        pass
    _newclass = 0


class trace(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, trace, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, trace, name)
    __repr__ = _swig_repr

    def __init__(self):
        this = _riscvfsim.new_trace()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["isActive"] = _riscvfsim.trace_isActive_set
    __swig_getmethods__["isActive"] = _riscvfsim.trace_isActive_get
    if _newclass:
        isActive = _swig_property(_riscvfsim.trace_isActive_get, _riscvfsim.trace_isActive_set)
    __swig_setmethods__["path"] = _riscvfsim.trace_path_set
    __swig_getmethods__["path"] = _riscvfsim.trace_path_get
    if _newclass:
        path = _swig_property(_riscvfsim.trace_path_get, _riscvfsim.trace_path_set)

    def dumpMsg(self, fmt: 'char const *') -> "void":
        return _riscvfsim.trace_dumpMsg(self, fmt)

    def dumpUserMsg(self, fmt: 'char const *') -> "void":
        return _riscvfsim.trace_dumpUserMsg(self, fmt)

    def dumpWarning(self, fmt: 'char const *') -> "void":
        return _riscvfsim.trace_dumpWarning(self, fmt)

    def setComponent(self, comp: 'component') -> "void":
        return _riscvfsim.trace_setComponent(self, comp)
    __swig_destroy__ = _riscvfsim.delete_trace
    __del__ = lambda self: None
trace_swigregister = _riscvfsim.trace_swigregister
trace_swigregister(trace)

class slavePort(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, slavePort, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, slavePort, name)
    __repr__ = _swig_repr

    def __init__(self):
        this = _riscvfsim.new_slavePort()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_slavePort
    __del__ = lambda self: None

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.slavePort_getSlavePortResync(self, initiatorEngine, targetEngine)

    def setName(self, name: 'string') -> "void":
        return _riscvfsim.slavePort_setName(self, name)

    def setComp(self, comp: 'component') -> "void":
        return _riscvfsim.slavePort_setComp(self, comp)

    def getPortClass(self) -> "unsigned long long":
        return _riscvfsim.slavePort_getPortClass(self)
    __swig_setmethods__["comp"] = _riscvfsim.slavePort_comp_set
    __swig_getmethods__["comp"] = _riscvfsim.slavePort_comp_get
    if _newclass:
        comp = _swig_property(_riscvfsim.slavePort_comp_get, _riscvfsim.slavePort_comp_set)
    __swig_setmethods__["name"] = _riscvfsim.slavePort_name_set
    __swig_getmethods__["name"] = _riscvfsim.slavePort_name_get
    if _newclass:
        name = _swig_property(_riscvfsim.slavePort_name_get, _riscvfsim.slavePort_name_set)

    def getName(self) -> "char *":
        return _riscvfsim.slavePort_getName(self)
    __swig_setmethods__["next"] = _riscvfsim.slavePort_next_set
    __swig_getmethods__["next"] = _riscvfsim.slavePort_next_get
    if _newclass:
        next = _swig_property(_riscvfsim.slavePort_next_get, _riscvfsim.slavePort_next_set)
    __swig_setmethods__["slaveId"] = _riscvfsim.slavePort_slaveId_set
    __swig_getmethods__["slaveId"] = _riscvfsim.slavePort_slaveId_get
    if _newclass:
        slaveId = _swig_property(_riscvfsim.slavePort_slaveId_get, _riscvfsim.slavePort_slaveId_set)
slavePort_swigregister = _riscvfsim.slavePort_swigregister
slavePort_swigregister(slavePort)

class inPort(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, inPort, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, inPort, name)
    __repr__ = _swig_repr
    __swig_setmethods__["data"] = _riscvfsim.inPort_data_set
    __swig_getmethods__["data"] = _riscvfsim.inPort_data_get
    if _newclass:
        data = _swig_property(_riscvfsim.inPort_data_get, _riscvfsim.inPort_data_set)
    __swig_setmethods__["comp"] = _riscvfsim.inPort_comp_set
    __swig_getmethods__["comp"] = _riscvfsim.inPort_comp_get
    if _newclass:
        comp = _swig_property(_riscvfsim.inPort_comp_get, _riscvfsim.inPort_comp_set)
    __swig_setmethods__["targetComp"] = _riscvfsim.inPort_targetComp_set
    __swig_getmethods__["targetComp"] = _riscvfsim.inPort_targetComp_get
    if _newclass:
        targetComp = _swig_property(_riscvfsim.inPort_targetComp_get, _riscvfsim.inPort_targetComp_set)
    __swig_setmethods__["targetEval"] = _riscvfsim.inPort_targetEval_set
    __swig_getmethods__["targetEval"] = _riscvfsim.inPort_targetEval_get
    if _newclass:
        targetEval = _swig_property(_riscvfsim.inPort_targetEval_get, _riscvfsim.inPort_targetEval_set)
    __swig_setmethods__["widthWords"] = _riscvfsim.inPort_widthWords_set
    __swig_getmethods__["widthWords"] = _riscvfsim.inPort_widthWords_get
    if _newclass:
        widthWords = _swig_property(_riscvfsim.inPort_widthWords_get, _riscvfsim.inPort_widthWords_set)

    def checkTarget(self) -> "void":
        return _riscvfsim.inPort_checkTarget(self)

    def read32(self) -> "uint32_t":
        return _riscvfsim.inPort_read32(self)

    def readAt(self, wordIndex: 'int') -> "uint32_t":
        return _riscvfsim.inPort_readAt(self, wordIndex)

    def copy(self, data: 'uint32_t *') -> "void":
        return _riscvfsim.inPort_copy(self, data)

    def __init__(self):
        this = _riscvfsim.new_inPort()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_inPort
    __del__ = lambda self: None
inPort_swigregister = _riscvfsim.inPort_swigregister
inPort_swigregister(inPort)

class outPort(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, outPort, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, outPort, name)
    __repr__ = _swig_repr
    __swig_setmethods__["port"] = _riscvfsim.outPort_port_set
    __swig_getmethods__["port"] = _riscvfsim.outPort_port_get
    if _newclass:
        port = _swig_property(_riscvfsim.outPort_port_get, _riscvfsim.outPort_port_set)
    __swig_setmethods__["data"] = _riscvfsim.outPort_data_set
    __swig_getmethods__["data"] = _riscvfsim.outPort_data_get
    if _newclass:
        data = _swig_property(_riscvfsim.outPort_data_get, _riscvfsim.outPort_data_set)
    __swig_setmethods__["ioId"] = _riscvfsim.outPort_ioId_set
    __swig_getmethods__["ioId"] = _riscvfsim.outPort_ioId_get
    if _newclass:
        ioId = _swig_property(_riscvfsim.outPort_ioId_get, _riscvfsim.outPort_ioId_set)
    __swig_setmethods__["comp"] = _riscvfsim.outPort_comp_set
    __swig_getmethods__["comp"] = _riscvfsim.outPort_comp_get
    if _newclass:
        comp = _swig_property(_riscvfsim.outPort_comp_get, _riscvfsim.outPort_comp_set)
    __swig_setmethods__["targetIoId"] = _riscvfsim.outPort_targetIoId_set
    __swig_getmethods__["targetIoId"] = _riscvfsim.outPort_targetIoId_get
    if _newclass:
        targetIoId = _swig_property(_riscvfsim.outPort_targetIoId_get, _riscvfsim.outPort_targetIoId_set)
    __swig_setmethods__["targetComp"] = _riscvfsim.outPort_targetComp_set
    __swig_getmethods__["targetComp"] = _riscvfsim.outPort_targetComp_get
    if _newclass:
        targetComp = _swig_property(_riscvfsim.outPort_targetComp_get, _riscvfsim.outPort_targetComp_set)
    __swig_setmethods__["targetEval"] = _riscvfsim.outPort_targetEval_set
    __swig_getmethods__["targetEval"] = _riscvfsim.outPort_targetEval_get
    if _newclass:
        targetEval = _swig_property(_riscvfsim.outPort_targetEval_get, _riscvfsim.outPort_targetEval_set)
    __swig_setmethods__["updated"] = _riscvfsim.outPort_updated_set
    __swig_getmethods__["updated"] = _riscvfsim.outPort_updated_get
    if _newclass:
        updated = _swig_property(_riscvfsim.outPort_updated_get, _riscvfsim.outPort_updated_set)

    def checkTarget(self) -> "void":
        return _riscvfsim.outPort_checkTarget(self)

    def write32(self, value: 'uint32_t') -> "void":
        return _riscvfsim.outPort_write32(self, value)

    def __init__(self):
        this = _riscvfsim.new_outPort()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_outPort
    __del__ = lambda self: None
outPort_swigregister = _riscvfsim.outPort_swigregister
outPort_swigregister(outPort)

class combRegInit(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, combRegInit, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, combRegInit, name)
    __repr__ = _swig_repr

    def __init__(self, port: 'outPort', data: 'uint32_t *'):
        this = _riscvfsim.new_combRegInit(port, data)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["port"] = _riscvfsim.combRegInit_port_set
    __swig_getmethods__["port"] = _riscvfsim.combRegInit_port_get
    if _newclass:
        port = _swig_property(_riscvfsim.combRegInit_port_get, _riscvfsim.combRegInit_port_set)
    __swig_setmethods__["data"] = _riscvfsim.combRegInit_data_set
    __swig_getmethods__["data"] = _riscvfsim.combRegInit_data_get
    if _newclass:
        data = _swig_property(_riscvfsim.combRegInit_data_get, _riscvfsim.combRegInit_data_set)
    __swig_destroy__ = _riscvfsim.delete_combRegInit
    __del__ = lambda self: None
combRegInit_swigregister = _riscvfsim.combRegInit_swigregister
combRegInit_swigregister(combRegInit)

class component(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, component, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, component, name)
    __repr__ = _swig_repr

    def __init__(self):
        this = _riscvfsim.new_component()
        try:
            self.this.append(this)
        except Exception:
            self.this = this

    def setEngine(self, engineInstance: 'unsigned long') -> "void":
        return _riscvfsim.component_setEngine(self, engineInstance)

    def build(self) -> "int":
        return _riscvfsim.component_build(self)

    def start(self) -> "int":
        return _riscvfsim.component_start(self)

    def reset(self) -> "void":
        return _riscvfsim.component_reset(self)

    def close(self) -> "void":
        return _riscvfsim.component_close(self)
    __swig_destroy__ = _riscvfsim.delete_component
    __del__ = lambda self: None

    def state(self, name: 'char *') -> "void":
        return _riscvfsim.component_state(self, name)

    def memDump(self, base: 'unsigned int', size: 'unsigned int') -> "bool":
        return _riscvfsim.component_memDump(self, base, size)

    def getCycles(self) -> "int64_t":
        return _riscvfsim.component_getCycles(self)

    def disAllBkp(self) -> "void":
        return _riscvfsim.component_disAllBkp(self)

    def setBkp(self, base: 'unsigned int', size: 'unsigned int', access: 'unsigned int') -> "void":
        return _riscvfsim.component_setBkp(self, base, size, access)

    def checkBkp(self, base: 'unsigned int', size: 'unsigned int', access: 'unsigned int', matchAddr: 'unsigned int &', matchAccess: 'unsigned int &') -> "bool":
        return _riscvfsim.component_checkBkp(self, base, size, access, matchAddr, matchAccess)

    def reg(self, outPort: 'outPort', data: 'uint32_t *', localData: 'uint32_t **', inPort: 'inPort') -> "void":
        return _riscvfsim.component_reg(self, outPort, data, localData, inPort)

    def regOut(self, name: 'string', port: 'outPort') -> "void":
        return _riscvfsim.component_regOut(self, name, port)

    def regIn(self, *args) -> "void":
        return _riscvfsim.component_regIn(self, *args)

    def evalNetwork(self) -> "void":
        return _riscvfsim.component_evalNetwork(self)

    def commitNetwork(self) -> "void":
        return _riscvfsim.component_commitNetwork(self)

    def setNetwork(self, network: 'component') -> "void":
        return _riscvfsim.component_setNetwork(self, network)

    def eval(self) -> "void":
        return _riscvfsim.component_eval(self)

    def precommit(self) -> "void":
        return _riscvfsim.component_precommit(self)

    def commit(self) -> "void":
        return _riscvfsim.component_commit(self)

    def syncNextCycle(self, *args) -> "void":
        return _riscvfsim.component_syncNextCycle(self, *args)

    def syncOut(self, *args) -> "void":
        return _riscvfsim.component_syncOut(self, *args)

    def addCell(self, comp: 'component') -> "void":
        return _riscvfsim.component_addCell(self, comp)

    def connectNetworkOutputs(self) -> "void":
        return _riscvfsim.component_connectNetworkOutputs(self)

    def regSlave(self, name: 'string', port: 'slavePort') -> "void":
        return _riscvfsim.component_regSlave(self, name, port)

    def registerPowerTrace(self, trace: 'gv::powerTrace **', name: 'char *') -> "bool":
        return _riscvfsim.component_registerPowerTrace(self, trace, name)

    def confPowerTrace(self, trace: 'gv::powerTrace *') -> "void":
        return _riscvfsim.component_confPowerTrace(self, trace)

    def confVcdTrace(self, trace: 'gv::vcdTrace *', path: 'char const *', isActive: 'bool', file: 'long') -> "void":
        return _riscvfsim.component_confVcdTrace(self, trace, path, isActive, file)

    def getSlavePort(self, name: 'char *') -> "gv::slavePort *":
        return _riscvfsim.component_getSlavePort(self, name)

    def getSlavePortResync(self, initiatorEngine: 'unsigned long long', port: 'slavePort') -> "gv::slavePort *":
        return _riscvfsim.component_getSlavePortResync(self, initiatorEngine, port)

    def regMaster(self, name: 'string', port: 'gv::masterPort *') -> "void":
        return _riscvfsim.component_regMaster(self, name, port)

    def getMasterName(self, index: 'unsigned int') -> "char const *":
        return _riscvfsim.component_getMasterName(self, index)

    def getSlaveName(self, index: 'unsigned int') -> "char const *":
        return _riscvfsim.component_getSlaveName(self, index)

    def getTrace(self, name: 'char const *') -> "gv::trace *":
        return _riscvfsim.component_getTrace(self, name)

    def getVcdTrace(self, name: 'char const *') -> "gv::vcdTrace *":
        return _riscvfsim.component_getVcdTrace(self, name)

    def getTraceName(self, index: 'unsigned int') -> "char const *":
        return _riscvfsim.component_getTraceName(self, index)

    def getVcdTraceName(self, index: 'unsigned int') -> "char const *":
        return _riscvfsim.component_getVcdTraceName(self, index)

    def linkMasterTo(self, name: 'char const *', slavePort: 'slavePort') -> "void":
        return _riscvfsim.component_linkMasterTo(self, name, slavePort)

    def regTrace(self, name: 'string', tr: 'trace') -> "void":
        return _riscvfsim.component_regTrace(self, name, tr)

    def regVcd(self, name: 'string', vcd: 'gv::vcdTrace *', width: 'int') -> "void":
        return _riscvfsim.component_regVcd(self, name, vcd, width)

    def regVcdString(self, name: 'string', vcd: 'gv::vcdTrace *') -> "void":
        return _riscvfsim.component_regVcdString(self, name, vcd)

    def getUserTrace(self) -> "gv::trace *":
        return _riscvfsim.component_getUserTrace(self)

    def getEngine(self) -> "engine *":
        return _riscvfsim.component_getEngine(self)

    def getPowerEngine(self) -> "gv::powerEngine *":
        return _riscvfsim.component_getPowerEngine(self)

    def confTrace(self, name: 'char const *', path: 'char const *', active: 'bool') -> "void":
        return _riscvfsim.component_confTrace(self, name, path, active)

    def reorderCell(self, nextComp: 'component') -> "void":
        return _riscvfsim.component_reorderCell(self, nextComp)

    def dequeueCell(self) -> "void":
        return _riscvfsim.component_dequeueCell(self)
    __swig_setmethods__["network"] = _riscvfsim.component_network_set
    __swig_getmethods__["network"] = _riscvfsim.component_network_get
    if _newclass:
        network = _swig_property(_riscvfsim.component_network_get, _riscvfsim.component_network_set)
    __swig_setmethods__["evaluated"] = _riscvfsim.component_evaluated_set
    __swig_getmethods__["evaluated"] = _riscvfsim.component_evaluated_get
    if _newclass:
        evaluated = _swig_property(_riscvfsim.component_evaluated_get, _riscvfsim.component_evaluated_set)
    __swig_setmethods__["path"] = _riscvfsim.component_path_set
    __swig_getmethods__["path"] = _riscvfsim.component_path_get
    if _newclass:
        path = _swig_property(_riscvfsim.component_path_get, _riscvfsim.component_path_set)
    __swig_setmethods__["evalCell"] = _riscvfsim.component_evalCell_set
    __swig_getmethods__["evalCell"] = _riscvfsim.component_evalCell_get
    if _newclass:
        evalCell = _swig_property(_riscvfsim.component_evalCell_get, _riscvfsim.component_evalCell_set)
component_swigregister = _riscvfsim.component_swigregister
component_swigregister(component)

class callback(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, callback, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, callback, name)
    __repr__ = _swig_repr

    def __init__(self, handler: 'gv::callback_handle'):
        this = _riscvfsim.new_callback(handler)
        try:
            self.this.append(this)
        except Exception:
            self.this = this

    def _exec(self) -> "void":
        return _riscvfsim.callback__exec(self)
    __swig_destroy__ = _riscvfsim.delete_callback
    __del__ = lambda self: None
callback_swigregister = _riscvfsim.callback_swigregister
callback_swigregister(callback)

class callbackFifo(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, callbackFifo, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, callbackFifo, name)
    __repr__ = _swig_repr

    def __init__(self):
        this = _riscvfsim.new_callbackFifo()
        try:
            self.this.append(this)
        except Exception:
            self.this = this

    def push(self, callback: 'callback') -> "void":
        return _riscvfsim.callbackFifo_push(self, callback)

    def pop(self) -> "gv::callback *":
        return _riscvfsim.callbackFifo_pop(self)

    def popAndExec(self) -> "void":
        return _riscvfsim.callbackFifo_popAndExec(self)
    __swig_destroy__ = _riscvfsim.delete_callbackFifo
    __del__ = lambda self: None
callbackFifo_swigregister = _riscvfsim.callbackFifo_swigregister
callbackFifo_swigregister(callbackFifo)


_riscvfsim.GV_IOREQ_ERROR_swigconstant(_riscvfsim)
GV_IOREQ_ERROR = _riscvfsim.GV_IOREQ_ERROR

_riscvfsim.GV_IOREQ_STALLED_swigconstant(_riscvfsim)
GV_IOREQ_STALLED = _riscvfsim.GV_IOREQ_STALLED

_riscvfsim.GV_IOREQ_NB_STALL_DATA_swigconstant(_riscvfsim)
GV_IOREQ_NB_STALL_DATA = _riscvfsim.GV_IOREQ_NB_STALL_DATA
class ioReq(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, ioReq, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, ioReq, name)
    __repr__ = _swig_repr

    def __init__(self, initiator: 'component', addr: 'uint32_t', data: 'uint8_t *', size: 'uint32_t', isRead: 'bool'):
        this = _riscvfsim.new_ioReq(initiator, addr, data, size, isRead)
        try:
            self.this.append(this)
        except Exception:
            self.this = this

    def getAddr(self) -> "uint32_t":
        return _riscvfsim.ioReq_getAddr(self)

    def setAddr(self, addr: 'uint32_t') -> "void":
        return _riscvfsim.ioReq_setAddr(self, addr)

    def getData(self) -> "uint8_t *":
        return _riscvfsim.ioReq_getData(self)

    def setData(self, data: 'uint8_t *') -> "void":
        return _riscvfsim.ioReq_setData(self, data)

    def getSize(self) -> "uint32_t":
        return _riscvfsim.ioReq_getSize(self)

    def setSize(self, size: 'uint32_t') -> "void":
        return _riscvfsim.ioReq_setSize(self, size)

    def getIsRead(self) -> "bool":
        return _riscvfsim.ioReq_getIsRead(self)

    def setIsRead(self, isRead: 'bool') -> "void":
        return _riscvfsim.ioReq_setIsRead(self, isRead)

    def setLatency(self, newLatency: 'int64_t') -> "void":
        return _riscvfsim.ioReq_setLatency(self, newLatency)

    def incLatency(self, incr: 'int64_t') -> "void":
        return _riscvfsim.ioReq_incLatency(self, incr)

    def setLength(self, newDuration: 'int64_t') -> "void":
        return _riscvfsim.ioReq_setLength(self, newDuration)

    def getStartCycles(self) -> "int64_t":
        return _riscvfsim.ioReq_getStartCycles(self)

    def getLatency(self) -> "int64_t":
        return _riscvfsim.ioReq_getLatency(self)

    def getLength(self) -> "int64_t":
        return _riscvfsim.ioReq_getLength(self)

    def getEndCycles(self) -> "int64_t":
        return _riscvfsim.ioReq_getEndCycles(self)

    def switchEngine(self, engine: 'gv::clockEngine *') -> "void":
        return _riscvfsim.ioReq_switchEngine(self, engine)

    def getEngine(self) -> "engine *":
        return _riscvfsim.ioReq_getEngine(self)

    def setDebug(self, value: 'bool') -> "void":
        return _riscvfsim.ioReq_setDebug(self, value)

    def getDebug(self) -> "bool":
        return _riscvfsim.ioReq_getDebug(self)

    def setSecure(self, value: 'bool') -> "void":
        return _riscvfsim.ioReq_setSecure(self, value)

    def getSecure(self) -> "bool":
        return _riscvfsim.ioReq_getSecure(self)
    __swig_setmethods__["error"] = _riscvfsim.ioReq_error_set
    __swig_getmethods__["error"] = _riscvfsim.ioReq_error_get
    if _newclass:
        error = _swig_property(_riscvfsim.ioReq_error_get, _riscvfsim.ioReq_error_set)
    __swig_setmethods__["stallCallback"] = _riscvfsim.ioReq_stallCallback_set
    __swig_getmethods__["stallCallback"] = _riscvfsim.ioReq_stallCallback_get
    if _newclass:
        stallCallback = _swig_property(_riscvfsim.ioReq_stallCallback_get, _riscvfsim.ioReq_stallCallback_set)
    __swig_setmethods__["stallRetryCallback"] = _riscvfsim.ioReq_stallRetryCallback_set
    __swig_getmethods__["stallRetryCallback"] = _riscvfsim.ioReq_stallRetryCallback_get
    if _newclass:
        stallRetryCallback = _swig_property(_riscvfsim.ioReq_stallRetryCallback_get, _riscvfsim.ioReq_stallRetryCallback_set)
    __swig_setmethods__["stallData"] = _riscvfsim.ioReq_stallData_set
    __swig_getmethods__["stallData"] = _riscvfsim.ioReq_stallData_get
    if _newclass:
        stallData = _swig_property(_riscvfsim.ioReq_stallData_get, _riscvfsim.ioReq_stallData_set)
    __swig_setmethods__["next"] = _riscvfsim.ioReq_next_set
    __swig_getmethods__["next"] = _riscvfsim.ioReq_next_get
    if _newclass:
        next = _swig_property(_riscvfsim.ioReq_next_get, _riscvfsim.ioReq_next_set)
    __swig_destroy__ = _riscvfsim.delete_ioReq
    __del__ = lambda self: None
ioReq_swigregister = _riscvfsim.ioReq_swigregister
ioReq_swigregister(ioReq)

class ioSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, ioSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, ioSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_ioSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["ioReq"] = _riscvfsim.ioSlave_ioReq_set
    __swig_getmethods__["ioReq"] = _riscvfsim.ioSlave_ioReq_get
    if _newclass:
        ioReq = _swig_property(_riscvfsim.ioSlave_ioReq_get, _riscvfsim.ioSlave_ioReq_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.ioSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.ioSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.ioSlave_resyncTarget_get, _riscvfsim.ioSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.ioSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.ioSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.ioSlave_initiatorEngine_get, _riscvfsim.ioSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.ioSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.ioSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.ioSlave_targetEngine_get, _riscvfsim.ioSlave_targetEngine_set)

    def ioReqResync(self, req: 'ioReq') -> "bool":
        return _riscvfsim.ioSlave_ioReqResync(self, req)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.ioSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_ioSlave
    __del__ = lambda self: None
ioSlave_swigregister = _riscvfsim.ioSlave_swigregister
ioSlave_swigregister(ioSlave)

class combSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, combSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, combSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_combSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["regMeth"] = _riscvfsim.combSlave_regMeth_set
    __swig_getmethods__["regMeth"] = _riscvfsim.combSlave_regMeth_get
    if _newclass:
        regMeth = _swig_property(_riscvfsim.combSlave_regMeth_get, _riscvfsim.combSlave_regMeth_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.combSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.combSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.combSlave_resyncTarget_get, _riscvfsim.combSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.combSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.combSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.combSlave_initiatorEngine_get, _riscvfsim.combSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.combSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.combSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.combSlave_targetEngine_get, _riscvfsim.combSlave_targetEngine_set)

    def regResync(self, outPort: 'outPort', data: 'uint32_t *') -> "void":
        return _riscvfsim.combSlave_regResync(self, outPort, data)

    def reg(self, outPort: 'outPort', data: 'uint32_t *') -> "void":
        return _riscvfsim.combSlave_reg(self, outPort, data)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.combSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_combSlave
    __del__ = lambda self: None
combSlave_swigregister = _riscvfsim.combSlave_swigregister
combSlave_swigregister(combSlave)

class bsReq(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, bsReq, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, bsReq, name)
    __repr__ = _swig_repr

    def __init__(self, initiator: 'component', headerSize: 'int', dataSize: 'int', dataLen: 'int'=0):
        this = _riscvfsim.new_bsReq(initiator, headerSize, dataSize, dataLen)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_bsReq
    __del__ = lambda self: None

    def getIsRead(self) -> "bool":
        return _riscvfsim.bsReq_getIsRead(self)

    def getData(self) -> "uint8_t *":
        return _riscvfsim.bsReq_getData(self)

    def getDataHead(self) -> "int":
        return _riscvfsim.bsReq_getDataHead(self)

    def setDataHead(self, head: 'int') -> "void":
        return _riscvfsim.bsReq_setDataHead(self, head)

    def getHeader(self) -> "uint8_t *":
        return _riscvfsim.bsReq_getHeader(self)

    def setNext(self, req: 'bsReq') -> "void":
        return _riscvfsim.bsReq_setNext(self, req)

    def getNext(self) -> "gv::bsReq *":
        return _riscvfsim.bsReq_getNext(self)

    def getDataSize(self) -> "int":
        return _riscvfsim.bsReq_getDataSize(self)

    def getDataLen(self) -> "int":
        return _riscvfsim.bsReq_getDataLen(self)

    def setLatency(self, latency: 'int64_t') -> "void":
        return _riscvfsim.bsReq_setLatency(self, latency)

    def getLatency(self) -> "int64_t":
        return _riscvfsim.bsReq_getLatency(self)

    def setDataSize(self, _dataSize: 'int') -> "void":
        return _riscvfsim.bsReq_setDataSize(self, _dataSize)

    def switchEngine(self, engine: 'gv::clockEngine *') -> "void":
        return _riscvfsim.bsReq_switchEngine(self, engine)
bsReq_swigregister = _riscvfsim.bsReq_swigregister
bsReq_swigregister(bsReq)

class bsSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, bsSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, bsSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_bsSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["bsReqMeth"] = _riscvfsim.bsSlave_bsReqMeth_set
    __swig_getmethods__["bsReqMeth"] = _riscvfsim.bsSlave_bsReqMeth_get
    if _newclass:
        bsReqMeth = _swig_property(_riscvfsim.bsSlave_bsReqMeth_get, _riscvfsim.bsSlave_bsReqMeth_set)
    __swig_setmethods__["bsDataMeth"] = _riscvfsim.bsSlave_bsDataMeth_set
    __swig_getmethods__["bsDataMeth"] = _riscvfsim.bsSlave_bsDataMeth_get
    if _newclass:
        bsDataMeth = _swig_property(_riscvfsim.bsSlave_bsDataMeth_get, _riscvfsim.bsSlave_bsDataMeth_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.bsSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.bsSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.bsSlave_resyncTarget_get, _riscvfsim.bsSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.bsSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.bsSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.bsSlave_initiatorEngine_get, _riscvfsim.bsSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.bsSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.bsSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.bsSlave_targetEngine_get, _riscvfsim.bsSlave_targetEngine_set)

    def bsReqResync(self, req: 'bsReq') -> "bool":
        return _riscvfsim.bsSlave_bsReqResync(self, req)

    def bsDataResync(self, data: 'uint8_t *', dataLen: 'unsigned int', latency: 'int64_t *') -> "void":
        return _riscvfsim.bsSlave_bsDataResync(self, data, dataLen, latency)

    def bsReq(self, req: 'bsReq') -> "bool":
        return _riscvfsim.bsSlave_bsReq(self, req)

    def bsData(self, data: 'uint8_t *', dataLen: 'unsigned int', latency: 'int64_t *') -> "void":
        return _riscvfsim.bsSlave_bsData(self, data, dataLen, latency)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.bsSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_bsSlave
    __del__ = lambda self: None
bsSlave_swigregister = _riscvfsim.bsSlave_swigregister
bsSlave_swigregister(bsSlave)

class spiHeader(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, spiHeader, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, spiHeader, name)
    __repr__ = _swig_repr
    __swig_setmethods__["cmd"] = _riscvfsim.spiHeader_cmd_set
    __swig_getmethods__["cmd"] = _riscvfsim.spiHeader_cmd_get
    if _newclass:
        cmd = _swig_property(_riscvfsim.spiHeader_cmd_get, _riscvfsim.spiHeader_cmd_set)
    __swig_setmethods__["addr"] = _riscvfsim.spiHeader_addr_set
    __swig_getmethods__["addr"] = _riscvfsim.spiHeader_addr_get
    if _newclass:
        addr = _swig_property(_riscvfsim.spiHeader_addr_get, _riscvfsim.spiHeader_addr_set)
    __swig_setmethods__["len"] = _riscvfsim.spiHeader_len_set
    __swig_getmethods__["len"] = _riscvfsim.spiHeader_len_get
    if _newclass:
        len = _swig_property(_riscvfsim.spiHeader_len_get, _riscvfsim.spiHeader_len_set)
    __swig_setmethods__["cs"] = _riscvfsim.spiHeader_cs_set
    __swig_getmethods__["cs"] = _riscvfsim.spiHeader_cs_get
    if _newclass:
        cs = _swig_property(_riscvfsim.spiHeader_cs_get, _riscvfsim.spiHeader_cs_set)

    def __init__(self):
        this = _riscvfsim.new_spiHeader()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_spiHeader
    __del__ = lambda self: None
spiHeader_swigregister = _riscvfsim.spiHeader_swigregister
spiHeader_swigregister(spiHeader)

class wireSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, wireSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, wireSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_wireSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["syncMeth"] = _riscvfsim.wireSlave_syncMeth_set
    __swig_getmethods__["syncMeth"] = _riscvfsim.wireSlave_syncMeth_get
    if _newclass:
        syncMeth = _swig_property(_riscvfsim.wireSlave_syncMeth_get, _riscvfsim.wireSlave_syncMeth_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.wireSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.wireSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.wireSlave_resyncTarget_get, _riscvfsim.wireSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.wireSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.wireSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.wireSlave_initiatorEngine_get, _riscvfsim.wireSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.wireSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.wireSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.wireSlave_targetEngine_get, _riscvfsim.wireSlave_targetEngine_set)

    def syncResync(self, value: 'uint32_t') -> "void":
        return _riscvfsim.wireSlave_syncResync(self, value)

    def sync(self, value: 'uint32_t') -> "void":
        return _riscvfsim.wireSlave_sync(self, value)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.wireSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_wireSlave
    __del__ = lambda self: None
wireSlave_swigregister = _riscvfsim.wireSlave_swigregister
wireSlave_swigregister(wireSlave)

class cpuCtrlSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, cpuCtrlSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, cpuCtrlSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_cpuCtrlSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["regAccess"] = _riscvfsim.cpuCtrlSlave_regAccess_set
    __swig_getmethods__["regAccess"] = _riscvfsim.cpuCtrlSlave_regAccess_get
    if _newclass:
        regAccess = _swig_property(_riscvfsim.cpuCtrlSlave_regAccess_get, _riscvfsim.cpuCtrlSlave_regAccess_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.cpuCtrlSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.cpuCtrlSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.cpuCtrlSlave_resyncTarget_get, _riscvfsim.cpuCtrlSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.cpuCtrlSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.cpuCtrlSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.cpuCtrlSlave_initiatorEngine_get, _riscvfsim.cpuCtrlSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.cpuCtrlSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.cpuCtrlSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.cpuCtrlSlave_targetEngine_get, _riscvfsim.cpuCtrlSlave_targetEngine_set)

    def regAccessResync(self, reg: 'uint32_t', isRead: 'int', value: 'uint32_t *') -> "bool":
        return _riscvfsim.cpuCtrlSlave_regAccessResync(self, reg, isRead, value)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.cpuCtrlSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_cpuCtrlSlave
    __del__ = lambda self: None
cpuCtrlSlave_swigregister = _riscvfsim.cpuCtrlSlave_swigregister
cpuCtrlSlave_swigregister(cpuCtrlSlave)

class cacheCtrlSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, cacheCtrlSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, cacheCtrlSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_cacheCtrlSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["enable"] = _riscvfsim.cacheCtrlSlave_enable_set
    __swig_getmethods__["enable"] = _riscvfsim.cacheCtrlSlave_enable_get
    if _newclass:
        enable = _swig_property(_riscvfsim.cacheCtrlSlave_enable_get, _riscvfsim.cacheCtrlSlave_enable_set)
    __swig_setmethods__["flushAll"] = _riscvfsim.cacheCtrlSlave_flushAll_set
    __swig_getmethods__["flushAll"] = _riscvfsim.cacheCtrlSlave_flushAll_get
    if _newclass:
        flushAll = _swig_property(_riscvfsim.cacheCtrlSlave_flushAll_get, _riscvfsim.cacheCtrlSlave_flushAll_set)
    __swig_setmethods__["flushLine"] = _riscvfsim.cacheCtrlSlave_flushLine_set
    __swig_getmethods__["flushLine"] = _riscvfsim.cacheCtrlSlave_flushLine_get
    if _newclass:
        flushLine = _swig_property(_riscvfsim.cacheCtrlSlave_flushLine_get, _riscvfsim.cacheCtrlSlave_flushLine_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.cacheCtrlSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.cacheCtrlSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.cacheCtrlSlave_resyncTarget_get, _riscvfsim.cacheCtrlSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.cacheCtrlSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.cacheCtrlSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.cacheCtrlSlave_initiatorEngine_get, _riscvfsim.cacheCtrlSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.cacheCtrlSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.cacheCtrlSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.cacheCtrlSlave_targetEngine_get, _riscvfsim.cacheCtrlSlave_targetEngine_set)

    def enableResync(self, enable: 'bool') -> "void":
        return _riscvfsim.cacheCtrlSlave_enableResync(self, enable)

    def flushAllResync(self) -> "void":
        return _riscvfsim.cacheCtrlSlave_flushAllResync(self)

    def flushLineResync(self, addr: 'unsigned int') -> "void":
        return _riscvfsim.cacheCtrlSlave_flushLineResync(self, addr)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.cacheCtrlSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_cacheCtrlSlave
    __del__ = lambda self: None
cacheCtrlSlave_swigregister = _riscvfsim.cacheCtrlSlave_swigregister
cacheCtrlSlave_swigregister(cacheCtrlSlave)

class regSlave(slavePort):
    __swig_setmethods__ = {}
    for _s in [slavePort]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, regSlave, name, value)
    __swig_getmethods__ = {}
    for _s in [slavePort]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, regSlave, name)
    __repr__ = _swig_repr

    def __init__(self, *args):
        this = _riscvfsim.new_regSlave(*args)
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_setmethods__["regAccessMeth"] = _riscvfsim.regSlave_regAccessMeth_set
    __swig_getmethods__["regAccessMeth"] = _riscvfsim.regSlave_regAccessMeth_get
    if _newclass:
        regAccessMeth = _swig_property(_riscvfsim.regSlave_regAccessMeth_get, _riscvfsim.regSlave_regAccessMeth_set)
    __swig_setmethods__["resyncTarget"] = _riscvfsim.regSlave_resyncTarget_set
    __swig_getmethods__["resyncTarget"] = _riscvfsim.regSlave_resyncTarget_get
    if _newclass:
        resyncTarget = _swig_property(_riscvfsim.regSlave_resyncTarget_get, _riscvfsim.regSlave_resyncTarget_set)
    __swig_setmethods__["initiatorEngine"] = _riscvfsim.regSlave_initiatorEngine_set
    __swig_getmethods__["initiatorEngine"] = _riscvfsim.regSlave_initiatorEngine_get
    if _newclass:
        initiatorEngine = _swig_property(_riscvfsim.regSlave_initiatorEngine_get, _riscvfsim.regSlave_initiatorEngine_set)
    __swig_setmethods__["targetEngine"] = _riscvfsim.regSlave_targetEngine_set
    __swig_getmethods__["targetEngine"] = _riscvfsim.regSlave_targetEngine_get
    if _newclass:
        targetEngine = _swig_property(_riscvfsim.regSlave_targetEngine_get, _riscvfsim.regSlave_targetEngine_set)

    def regAccessResync(self, slaveId: 'int *', isRead: 'int', value: 'uint64_t *') -> "int":
        return _riscvfsim.regSlave_regAccessResync(self, slaveId, isRead, value)

    def regAccess(self, slaveId: 'int *', isRead: 'int', value: 'uint64_t *') -> "int":
        return _riscvfsim.regSlave_regAccess(self, slaveId, isRead, value)

    def getSlavePortResync(self, initiatorEngine: 'gv::clockEngine *', targetEngine: 'gv::clockEngine *') -> "gv::slavePort *":
        return _riscvfsim.regSlave_getSlavePortResync(self, initiatorEngine, targetEngine)
    __swig_destroy__ = _riscvfsim.delete_regSlave
    __del__ = lambda self: None
regSlave_swigregister = _riscvfsim.regSlave_swigregister
regSlave_swigregister(regSlave)

class instrTrace_metric_t(_object):
    __swig_setmethods__ = {}
    __setattr__ = lambda self, name, value: _swig_setattr(self, instrTrace_metric_t, name, value)
    __swig_getmethods__ = {}
    __getattr__ = lambda self, name: _swig_getattr(self, instrTrace_metric_t, name)
    __repr__ = _swig_repr
    __swig_setmethods__["isAbsolute"] = _riscvfsim.instrTrace_metric_t_isAbsolute_set
    __swig_getmethods__["isAbsolute"] = _riscvfsim.instrTrace_metric_t_isAbsolute_get
    if _newclass:
        isAbsolute = _swig_property(_riscvfsim.instrTrace_metric_t_isAbsolute_get, _riscvfsim.instrTrace_metric_t_isAbsolute_set)
    __swig_setmethods__["size"] = _riscvfsim.instrTrace_metric_t_size_set
    __swig_getmethods__["size"] = _riscvfsim.instrTrace_metric_t_size_get
    if _newclass:
        size = _swig_property(_riscvfsim.instrTrace_metric_t_size_get, _riscvfsim.instrTrace_metric_t_size_set)
    __swig_setmethods__["delay"] = _riscvfsim.instrTrace_metric_t_delay_set
    __swig_getmethods__["delay"] = _riscvfsim.instrTrace_metric_t_delay_get
    if _newclass:
        delay = _swig_property(_riscvfsim.instrTrace_metric_t_delay_get, _riscvfsim.instrTrace_metric_t_delay_set)

    def __init__(self):
        this = _riscvfsim.new_instrTrace_metric_t()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_instrTrace_metric_t
    __del__ = lambda self: None
instrTrace_metric_t_swigregister = _riscvfsim.instrTrace_metric_t_swigregister
instrTrace_metric_t_swigregister(instrTrace_metric_t)

class Or1k(component):
    __swig_setmethods__ = {}
    for _s in [component]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, Or1k, name, value)
    __swig_getmethods__ = {}
    for _s in [component]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, Or1k, name)

    def __init__(self, *args, **kwargs):
        raise AttributeError("No constructor defined - class is abstract")
    __repr__ = _swig_repr
    __swig_setmethods__["or1ksimLibPath"] = _riscvfsim.Or1k_or1ksimLibPath_set
    __swig_getmethods__["or1ksimLibPath"] = _riscvfsim.Or1k_or1ksimLibPath_get
    if _newclass:
        or1ksimLibPath = _swig_property(_riscvfsim.Or1k_or1ksimLibPath_get, _riscvfsim.Or1k_or1ksimLibPath_set)
    __swig_setmethods__["coreId"] = _riscvfsim.Or1k_coreId_set
    __swig_getmethods__["coreId"] = _riscvfsim.Or1k_coreId_get
    if _newclass:
        coreId = _swig_property(_riscvfsim.Or1k_coreId_get, _riscvfsim.Or1k_coreId_set)
    __swig_setmethods__["clusterId"] = _riscvfsim.Or1k_clusterId_set
    __swig_getmethods__["clusterId"] = _riscvfsim.Or1k_clusterId_get
    if _newclass:
        clusterId = _swig_property(_riscvfsim.Or1k_clusterId_get, _riscvfsim.Or1k_clusterId_set)
    __swig_setmethods__["bootAddr"] = _riscvfsim.Or1k_bootAddr_set
    __swig_getmethods__["bootAddr"] = _riscvfsim.Or1k_bootAddr_get
    if _newclass:
        bootAddr = _swig_property(_riscvfsim.Or1k_bootAddr_get, _riscvfsim.Or1k_bootAddr_set)
    __swig_setmethods__["issTrace"] = _riscvfsim.Or1k_issTrace_set
    __swig_getmethods__["issTrace"] = _riscvfsim.Or1k_issTrace_get
    if _newclass:
        issTrace = _swig_property(_riscvfsim.Or1k_issTrace_get, _riscvfsim.Or1k_issTrace_set)
    __swig_setmethods__["dumpPc"] = _riscvfsim.Or1k_dumpPc_set
    __swig_getmethods__["dumpPc"] = _riscvfsim.Or1k_dumpPc_get
    if _newclass:
        dumpPc = _swig_property(_riscvfsim.Or1k_dumpPc_get, _riscvfsim.Or1k_dumpPc_set)
    __swig_setmethods__["dumpInstrTrace"] = _riscvfsim.Or1k_dumpInstrTrace_set
    __swig_getmethods__["dumpInstrTrace"] = _riscvfsim.Or1k_dumpInstrTrace_get
    if _newclass:
        dumpInstrTrace = _swig_property(_riscvfsim.Or1k_dumpInstrTrace_get, _riscvfsim.Or1k_dumpInstrTrace_set)
    __swig_setmethods__["pcache"] = _riscvfsim.Or1k_pcache_set
    __swig_getmethods__["pcache"] = _riscvfsim.Or1k_pcache_get
    if _newclass:
        pcache = _swig_property(_riscvfsim.Or1k_pcache_get, _riscvfsim.Or1k_pcache_set)
    __swig_setmethods__["pcacheNbWays"] = _riscvfsim.Or1k_pcacheNbWays_set
    __swig_getmethods__["pcacheNbWays"] = _riscvfsim.Or1k_pcacheNbWays_get
    if _newclass:
        pcacheNbWays = _swig_property(_riscvfsim.Or1k_pcacheNbWays_get, _riscvfsim.Or1k_pcacheNbWays_set)
    __swig_setmethods__["pcacheLineSize"] = _riscvfsim.Or1k_pcacheLineSize_set
    __swig_getmethods__["pcacheLineSize"] = _riscvfsim.Or1k_pcacheLineSize_get
    if _newclass:
        pcacheLineSize = _swig_property(_riscvfsim.Or1k_pcacheLineSize_get, _riscvfsim.Or1k_pcacheLineSize_set)
    __swig_setmethods__["pcacheNbSets"] = _riscvfsim.Or1k_pcacheNbSets_set
    __swig_getmethods__["pcacheNbSets"] = _riscvfsim.Or1k_pcacheNbSets_get
    if _newclass:
        pcacheNbSets = _swig_property(_riscvfsim.Or1k_pcacheNbSets_get, _riscvfsim.Or1k_pcacheNbSets_set)
    __swig_setmethods__["dcache"] = _riscvfsim.Or1k_dcache_set
    __swig_getmethods__["dcache"] = _riscvfsim.Or1k_dcache_get
    if _newclass:
        dcache = _swig_property(_riscvfsim.Or1k_dcache_get, _riscvfsim.Or1k_dcache_set)
    __swig_setmethods__["dcacheNbWays"] = _riscvfsim.Or1k_dcacheNbWays_set
    __swig_getmethods__["dcacheNbWays"] = _riscvfsim.Or1k_dcacheNbWays_get
    if _newclass:
        dcacheNbWays = _swig_property(_riscvfsim.Or1k_dcacheNbWays_get, _riscvfsim.Or1k_dcacheNbWays_set)
    __swig_setmethods__["dcacheLineSize"] = _riscvfsim.Or1k_dcacheLineSize_set
    __swig_getmethods__["dcacheLineSize"] = _riscvfsim.Or1k_dcacheLineSize_get
    if _newclass:
        dcacheLineSize = _swig_property(_riscvfsim.Or1k_dcacheLineSize_get, _riscvfsim.Or1k_dcacheLineSize_set)
    __swig_setmethods__["dcacheNbSets"] = _riscvfsim.Or1k_dcacheNbSets_set
    __swig_getmethods__["dcacheNbSets"] = _riscvfsim.Or1k_dcacheNbSets_get
    if _newclass:
        dcacheNbSets = _swig_property(_riscvfsim.Or1k_dcacheNbSets_get, _riscvfsim.Or1k_dcacheNbSets_set)
    __swig_setmethods__["isaSubsets"] = _riscvfsim.Or1k_isaSubsets_set
    __swig_getmethods__["isaSubsets"] = _riscvfsim.Or1k_isaSubsets_get
    if _newclass:
        isaSubsets = _swig_property(_riscvfsim.Or1k_isaSubsets_get, _riscvfsim.Or1k_isaSubsets_set)
    __swig_setmethods__["nbSharedFpu"] = _riscvfsim.Or1k_nbSharedFpu_set
    __swig_getmethods__["nbSharedFpu"] = _riscvfsim.Or1k_nbSharedFpu_get
    if _newclass:
        nbSharedFpu = _swig_property(_riscvfsim.Or1k_nbSharedFpu_get, _riscvfsim.Or1k_nbSharedFpu_set)
    __swig_setmethods__["power"] = _riscvfsim.Or1k_power_set
    __swig_getmethods__["power"] = _riscvfsim.Or1k_power_get
    if _newclass:
        power = _swig_property(_riscvfsim.Or1k_power_get, _riscvfsim.Or1k_power_set)
    __swig_setmethods__["autoboot"] = _riscvfsim.Or1k_autoboot_set
    __swig_getmethods__["autoboot"] = _riscvfsim.Or1k_autoboot_get
    if _newclass:
        autoboot = _swig_property(_riscvfsim.Or1k_autoboot_get, _riscvfsim.Or1k_autoboot_set)

    def build(self) -> "int":
        return _riscvfsim.Or1k_build(self)

    def start(self) -> "int":
        return _riscvfsim.Or1k_start(self)

    def semiHostingCallback(self, id: 'unsigned int', regs: 'unsigned int *') -> "uint64_t":
        return _riscvfsim.Or1k_semiHostingCallback(self, id, regs)

    def trapCallback(self, id: 'unsigned int', regs: 'unsigned int *') -> "uint64_t":
        return _riscvfsim.Or1k_trapCallback(self, id, regs)

    def eventCallback(self, id: 'int', value: 'unsigned int') -> "void":
        return _riscvfsim.Or1k_eventCallback(self, id, value)

    def exitCallback(self, exit: 'int') -> "void":
        return _riscvfsim.Or1k_exitCallback(self, exit)

    def counterCallback(self, id: 'int', counterVal: 'unsigned int *') -> "void":
        return _riscvfsim.Or1k_counterCallback(self, id, counterVal)

    def traceCallback(self, traceFile: 'FILE *', trace: 'char *', traceShort: 'char *') -> "void":
        return _riscvfsim.Or1k_traceCallback(self, traceFile, trace, traceShort)

    def fenceCallback(self, _latency: 'int *') -> "void":
        return _riscvfsim.Or1k_fenceCallback(self, _latency)

    def fetchCallback(self, addr: 'uint32_t', isRead: 'int', data: 'uint8_t *', size: 'int', _latency: 'int *') -> "int":
        return _riscvfsim.Or1k_fetchCallback(self, addr, isRead, data, size, _latency)

    def ioCallback(self, addr: 'uint32_t', isRead: 'int', data: 'uint8_t *', size: 'int', _latency: 'int *') -> "int":
        return _riscvfsim.Or1k_ioCallback(self, addr, isRead, data, size, _latency)

    def modeCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Or1k_modeCallback(self, mode)

    def pgtabCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Or1k_pgtabCallback(self, mode)

    def pvCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Or1k_pvCallback(self, mode)

    def regBinary(self, binary: 'char *') -> "void":
        return _riscvfsim.Or1k_regBinary(self, binary)

    def readyToShutdown(self, ready: 'bool') -> "void":
        return _riscvfsim.Or1k_readyToShutdown(self, ready)
    __swig_destroy__ = _riscvfsim.delete_Or1k
    __del__ = lambda self: None
Or1k_swigregister = _riscvfsim.Or1k_swigregister
Or1k_swigregister(Or1k)

class Riscvfsim(Or1k):
    __swig_setmethods__ = {}
    for _s in [Or1k]:
        __swig_setmethods__.update(getattr(_s, '__swig_setmethods__', {}))
    __setattr__ = lambda self, name, value: _swig_setattr(self, Riscvfsim, name, value)
    __swig_getmethods__ = {}
    for _s in [Or1k]:
        __swig_getmethods__.update(getattr(_s, '__swig_getmethods__', {}))
    __getattr__ = lambda self, name: _swig_getattr(self, Riscvfsim, name)
    __repr__ = _swig_repr

    def start(self) -> "int":
        return _riscvfsim.Riscvfsim_start(self)

    def modeCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Riscvfsim_modeCallback(self, mode)

    def pgtabCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Riscvfsim_pgtabCallback(self, mode)

    def pvCallback(self, mode: 'unsigned int') -> "void":
        return _riscvfsim.Riscvfsim_pvCallback(self, mode)

    def __init__(self):
        this = _riscvfsim.new_Riscvfsim()
        try:
            self.this.append(this)
        except Exception:
            self.this = this
    __swig_destroy__ = _riscvfsim.delete_Riscvfsim
    __del__ = lambda self: None
Riscvfsim_swigregister = _riscvfsim.Riscvfsim_swigregister
Riscvfsim_swigregister(Riscvfsim)

# This file is compatible with both classic and new-style classes.


