/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/libstm32_metapac-b08ed18514780528.rmeta: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../metadata_0153.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/libstm32_metapac-b08ed18514780528.rlib: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../metadata_0153.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/stm32_metapac-b08ed18514780528.d: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../metadata_0153.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/metadata.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/metadata.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../metadata_0153.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adc_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/adccommon_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/crc_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dbgmcu_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/dma_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/exti_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/flash_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/gpio_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/i2c_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/iwdg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/otg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/pwr_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rcc_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/rtc_v2f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/spi_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/syscfg_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/timer_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/uid_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/usart_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401cc/../../registers/wwdg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_chips.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/all_peripheral_versions.rs:

# env-dep:STM32_METAPAC_METADATA_PATH=chips/stm32f401cc/metadata.rs
