Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:47:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_46/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                 1137        0.007        0.000                      0                 1137        2.056        0.000                       0                  1118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.331}        4.662           214.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.070        0.000                      0                 1137        0.007        0.000                      0                 1137        2.056        0.000                       0                  1118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 genblk1[61].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.331ns period=4.662ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.331ns period=4.662ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.662ns  (vclock rise@4.662ns - vclock rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.215ns (50.791%)  route 2.146ns (49.209%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 6.970 - 4.662 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.794ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.723ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, routed)        1.897     2.843    genblk1[61].reg_in/clk_IBUF_BUFG
    SLICE_X109Y535       FDRE                                         r  genblk1[61].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y535       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.922 r  genblk1[61].reg_in/reg_out_reg[4]/Q
                         net (fo=3, routed)           0.255     3.177    conv/mul30/O62[4]
    SLICE_X109Y536       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.177     3.354 r  conv/mul30/reg_out_reg[8]_i_132/O[5]
                         net (fo=2, routed)           0.194     3.548    conv/add000066/out0_6[5]
    SLICE_X108Y537       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.698 r  conv/add000066/reg_out[8]_i_134/O
                         net (fo=1, routed)           0.016     3.714    conv/add000066/reg_out[8]_i_134_n_0
    SLICE_X108Y537       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.831 r  conv/add000066/reg_out_reg[8]_i_58/CO[7]
                         net (fo=1, routed)           0.026     3.857    conv/add000066/reg_out_reg[8]_i_58_n_0
    SLICE_X108Y538       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.933 r  conv/add000066/reg_out_reg[21]_i_565/O[1]
                         net (fo=1, routed)           0.286     4.219    conv/add000066/reg_out_reg[21]_i_565_n_14
    SLICE_X106Y537       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.270 r  conv/add000066/reg_out[21]_i_503/O
                         net (fo=1, routed)           0.009     4.279    conv/add000066/reg_out[21]_i_503_n_0
    SLICE_X106Y537       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.512 r  conv/add000066/reg_out_reg[21]_i_402/O[5]
                         net (fo=1, routed)           0.178     4.690    conv/add000066/reg_out_reg[21]_i_402_n_10
    SLICE_X105Y537       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.813 r  conv/add000066/reg_out[21]_i_271/O
                         net (fo=1, routed)           0.011     4.824    conv/add000066/reg_out[21]_i_271_n_0
    SLICE_X105Y537       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.979 r  conv/add000066/reg_out_reg[21]_i_158/CO[7]
                         net (fo=1, routed)           0.026     5.005    conv/add000066/reg_out_reg[21]_i_158_n_0
    SLICE_X105Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.061 r  conv/add000066/reg_out_reg[21]_i_121/O[0]
                         net (fo=1, routed)           0.236     5.297    conv/add000066/reg_out_reg[21]_i_121_n_15
    SLICE_X104Y533       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.422 r  conv/add000066/reg_out[21]_i_66/O
                         net (fo=1, routed)           0.013     5.435    conv/add000066/reg_out[21]_i_66_n_0
    SLICE_X104Y533       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.531 r  conv/add000066/reg_out_reg[21]_i_36/O[1]
                         net (fo=1, routed)           0.228     5.759    conv/add000066/reg_out_reg[21]_i_36_n_14
    SLICE_X102Y530       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.811 r  conv/add000066/reg_out[21]_i_19/O
                         net (fo=1, routed)           0.016     5.827    conv/add000066/reg_out[21]_i_19_n_0
    SLICE_X102Y530       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.944 r  conv/add000066/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, routed)           0.134     6.078    conv/add000066/reg_out_reg[21]_i_10_n_13
    SLICE_X103Y530       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.200 r  conv/add000066/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.009     6.209    conv/add000066/reg_out[21]_i_13_n_0
    SLICE_X103Y530       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     6.353 r  conv/add000066/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.135     6.488    conv/add000066/reg_out_reg[21]_i_3_n_11
    SLICE_X104Y530       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.610 r  conv/add000066/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.635    conv/add000066/reg_out[21]_i_6_n_0
    SLICE_X104Y530       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.819 r  conv/add000066/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.129     6.948    reg_out/a[20]
    SLICE_X105Y529       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.984 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.220     7.204    reg_out/reg_out[21]_i_1_n_0
    SLICE_X104Y529       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.662     4.662 r  
    AP13                                              0.000     4.662 r  clk (IN)
                         net (fo=0)                   0.000     4.662    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.007 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.007    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.007 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.294    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.318 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, routed)        1.652     6.970    reg_out/clk_IBUF_BUFG
    SLICE_X104Y529       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.415     7.384    
                         clock uncertainty           -0.035     7.349    
    SLICE_X104Y529       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.275    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.275    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[108].z_reg[108][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.331ns period=4.662ns})
  Destination:            genblk1[108].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.331ns period=4.662ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.875%)  route 0.101ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.667ns (routing 0.723ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.794ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, routed)        1.667     2.323    demux/clk_IBUF_BUFG
    SLICE_X111Y527       FDRE                                         r  demux/genblk1[108].z_reg[108][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y527       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.382 r  demux/genblk1[108].z_reg[108][2]/Q
                         net (fo=1, routed)           0.101     2.483    genblk1[108].reg_in/D[2]
    SLICE_X109Y526       FDRE                                         r  genblk1[108].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1117, routed)        1.882     2.828    genblk1[108].reg_in/clk_IBUF_BUFG
    SLICE_X109Y526       FDRE                                         r  genblk1[108].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.415     2.414    
    SLICE_X109Y526       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.476    genblk1[108].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.331 }
Period(ns):         4.662
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.662       3.372      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.331       2.056      SLICE_X106Y530  demux/genblk1[16].z_reg[16][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.331       2.056      SLICE_X108Y535  demux/genblk1[15].z_reg[15][0]/C



