
app/out/app.elf:     file format elf32-littlearm
app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0015a5

Program Header:
0x70000001 off    0x00011c3c vaddr 0x1a001c3c paddr 0x1a001c3c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x000000f8 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001c44 memsz 0x00001c44 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001c44 align 2**16
         filesz 0x000000c8 memsz 0x000000c8 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c3c  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c8  10000000  1a001c44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
  6 .bss          00000030  100000c8  100000c8  000000c8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001c3c  1a001c3c  00011c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000200c8  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
 17 .noinit       00000000  100000f8  100000f8  000200c8  2**2
                  CONTENTS
 18 .debug_info   0001cf4e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00004370  00000000  00000000  0003d016  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_aranges 000008a0  00000000  00000000  00041386  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_ranges 00000918  00000000  00000000  00041c26  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  0000b7a9  00000000  00000000  0004253e  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   000100fc  00000000  00000000  0004dce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    00024cf4  00000000  00000000  0005dde3  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      00000068  00000000  00000000  00082ad7  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000032  00000000  00000000  00082b3f  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00001520  00000000  00000000  00082b74  2**2
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00007596  00000000  00000000  00084094  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000c8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001c3c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100000f8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000000 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000330 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0004f8 l     F .text	00000002 errorOcurred
1a0004fa l     F .text	00000002 doNothing
10000008 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_tick.c
100000c8 l     O .bss	00000004 callBackFuncParams
100000d0 l     O .bss	00000008 tickCounter
100000d8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100000dc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a0007d4 l     F .text	00000010 clearInterrupt
1a0007e4 l     F .text	0000005c serveInterrupt
10000048 l     O .data	00000048 ultrasonicSensors
1a001ac0 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001ac4 l     O .text	00000004 InitClkStates
1a001ac8 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board.c
1a00092c l     F .text	00000044 Board_LED_Init
1a000970 l     F .text	00000040 Board_TEC_Init
1a0009b0 l     F .text	00000040 Board_GPIO_Init
1a0009f0 l     F .text	00000038 Board_SPI_Init
1a000a28 l     F .text	00000024 Board_I2C_Init
1a000a4c l     F .text	00000030 Board_ADC_Init
1a001b40 l     O .text	00000008 GpioButtons
1a001b48 l     O .text	0000000c GpioLeds
1a001b54 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000acc l     F .text	00000014 Chip_SSP_GetClockIndex
1a000ae0 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000090 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 eeprom_18xx_43xx.c
1a000c00 l     F .text	0000001c setClkDiv
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000c88 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000c9c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001b6c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000ebc l     F .text	000000a0 pll_calc_divs
1a000f5c l     F .text	0000010c pll_get_frac
1a001068 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0012dc l     F .text	00000022 Chip_Clock_GetDivRate
100000e0 l     O .bss	00000008 audio_usb_pll_freq
1a001bc0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001448 l     F .text	0000002c Chip_UART_GetIndex
1a001c2c l     O .text	00000008 UART_BClock
1a001c34 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a001c3c l       .bss_RAM5	00000000 __init_array_end
1a001c3c l       .bss_RAM5	00000000 __preinit_array_end
1a001c3c l       .bss_RAM5	00000000 __init_array_start
1a001c3c l       .bss_RAM5	00000000 __preinit_array_start
1a001100 g     F .text	0000001c Chip_Clock_GetDividerSource
1a00057c g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000d42 g     F .text	0000000c Chip_ADC_SetResolution
1a000698 g     F .text	0000002c SysTick_Handler
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001c44 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
53ff62ea g       *ABS*	00000000 __valid_user_code_checksum
1a001c44 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a0005c0 g     F .text	00000044 TIMER3_IRQHandler
1a00137e g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00018a  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a00162c g     F .text	00000000 .hidden __aeabi_uldivmod
100000f8 g       .noinit	00000000 _noinit
100000f4 g     O .bss	00000004 SystemCoreClock
1a001474 g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a0013fc g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
1a000898 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a00165c g     F .text	000002d0 .hidden __udivmoddi4
1a001b3c g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00084a g     F .text	0000000a GPIO1_IRQHandler
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a001c3c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001930 g     F .text	00000048 __libc_init_array
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a000aa0 g     F .text	0000002c Board_Init
1a001628 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000c1c g     F .text	00000018 Chip_EEPROM_Init
1a00018a  w    F .text	00000002 RTC_IRQHandler
100000f8 g       .bss	00000000 _ebss
1a0004fc g     F .text	00000040 TIMER0_IRQHandler
1a00061c g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a000bc4 g     F .text	00000038 Chip_I2C_SetClockRate
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a0010b4 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a00053c g     F .text	00000040 TIMER1_IRQHandler
1a000ba0 g     F .text	00000024 Chip_I2C_Init
1a00018a  w    F .text	00000002 UART2_IRQHandler
1a001270 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001988 g     O .text	00000136 gpioPinsInit
1a000af8 g     F .text	00000012 Chip_SSP_SetClockRate
1a000854 g     F .text	0000000a GPIO2_IRQHandler
1a001358 g     F .text	00000026 Chip_Clock_GetBaseClock
100000c8 g       .bss	00000000 _bss
1a000d10 g     F .text	00000032 Chip_ADC_SetSampleRate
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a000b0a g     F .text	0000003e Chip_SSP_SetBitRate
1a000bfc g     F .text	00000002 Chip_GPIO_Init
1a001b68 g     O .text	00000004 OscRateIn
100000f8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000364 g     F .text	00000194 gpioInit
1a00192c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0006c4 g     F .text	0000001c USB0_IRQHandler
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a00111c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001978 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000014 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
10000004 g     O .data	00000004 DWT_CTRL
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a00138c g     F .text	0000003c Chip_Clock_EnableOpts
1a001138 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000c34 g     F .text	00000054 fpuInit
1a0011f0 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000910 g     F .text	0000001c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000cd0 g     F .text	00000040 Chip_ADC_Init
100000f0 g     O .bss	00000004 g_pUsbApi
1a000860 g     F .text	00000038 Board_SetupMuxing
1a0014c8 g     F .text	000000dc Chip_UART_SetBaudFDR
100000e8 g     O .bss	00000008 tickRateMS
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
100000f8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000b48 g     F .text	00000038 Chip_SSP_Init
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a000a7c g     F .text	00000024 Board_Debug_Init
100000c8 g       .data	00000000 _edata
1a000b80 g     F .text	00000020 Chip_I2C_EventHandler
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
1a000d50 g     F .text	00000158 Chip_SetupCoreClock
1a000840 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a0015a4 g     F .text	00000084 ResetISR
1a000ea8 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a00192c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a0013c8 g     F .text	00000034 Chip_Clock_Enable
1a00018a  w    F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a0006e0 g     F .text	000000f4 boardInit
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a000604 g     F .text	00000018 tickPowerSet
1a001300 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000314 g     F .text	0000001c cyclesCounterInit
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
1a000904 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a5 15 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ea 62 ff 53     }............b.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	99 06 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a c5 06 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a fd 04 00 1a 3d 05 00 1a 7d 05 00 1a     ........=...}...
1a00007c:	c1 05 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ac:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 41 08 00 1a 4b 08 00 1a 55 08 00 1a     ....A...K...U...
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a001c44 	.word	0x1a001c44
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000c8 	.word	0x000000c8
1a000120:	1a001c44 	.word	0x1a001c44
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001c44 	.word	0x1a001c44
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001c44 	.word	0x1a001c44
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001c44 	.word	0x1a001c44
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000c8 	.word	0x100000c8
1a000154:	00000030 	.word	0x00000030
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
1a000192:	b410      	push	{r4}
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
#include "sapi.h"        // <= Biblioteca sAPI
#include "chip.h"

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a000300:	b508      	push	{r3, lr}
   // ---------- CONFIGURACIONES ------------------------------

   // Inicializar y configurar la plataforma
   boardConfig();
1a000302:	f000 f9ed 	bl	1a0006e0 <boardInit>
   // Crear varias variables del tipo booleano
   bool_t buttonValue = OFF;
   bool_t ledValue    = OFF;
   // Crear variable del tipo tick_t para contar tiempo
   tick_t timeCount   = 0;
   Chip_EEPROM_Init(LPC_EEPROM);
1a000306:	4802      	ldr	r0, [pc, #8]	; (1a000310 <main+0x10>)
1a000308:	f000 fc88 	bl	1a000c1c <Chip_EEPROM_Init>
   // ---------- REPETIR POR SIEMPRE --------------------------
   while( TRUE ) {
      
      
      
   }
1a00030c:	e7fe      	b.n	1a00030c <main+0xc>
1a00030e:	bf00      	nop
1a000310:	4000e000 	.word	0x4000e000

1a000314 <cyclesCounterInit>:
1a000314:	4b04      	ldr	r3, [pc, #16]	; (1a000328 <cyclesCounterInit+0x14>)
1a000316:	6018      	str	r0, [r3, #0]
1a000318:	4b04      	ldr	r3, [pc, #16]	; (1a00032c <cyclesCounterInit+0x18>)
1a00031a:	681a      	ldr	r2, [r3, #0]
1a00031c:	6813      	ldr	r3, [r2, #0]
1a00031e:	f043 0301 	orr.w	r3, r3, #1
1a000322:	6013      	str	r3, [r2, #0]
1a000324:	2001      	movs	r0, #1
1a000326:	4770      	bx	lr
1a000328:	10000000 	.word	0x10000000
1a00032c:	10000004 	.word	0x10000004

1a000330 <gpioObtainPinInit>:
1a000330:	b430      	push	{r4, r5}
1a000332:	4d0b      	ldr	r5, [pc, #44]	; (1a000360 <gpioObtainPinInit+0x30>)
1a000334:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000338:	182c      	adds	r4, r5, r0
1a00033a:	5628      	ldrsb	r0, [r5, r0]
1a00033c:	7008      	strb	r0, [r1, #0]
1a00033e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000342:	7011      	strb	r1, [r2, #0]
1a000344:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000348:	701a      	strb	r2, [r3, #0]
1a00034a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00034e:	9b02      	ldr	r3, [sp, #8]
1a000350:	701a      	strb	r2, [r3, #0]
1a000352:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a000356:	9b03      	ldr	r3, [sp, #12]
1a000358:	701a      	strb	r2, [r3, #0]
1a00035a:	bc30      	pop	{r4, r5}
1a00035c:	4770      	bx	lr
1a00035e:	bf00      	nop
1a000360:	1a001988 	.word	0x1a001988

1a000364 <gpioInit>:
1a000364:	b570      	push	{r4, r5, r6, lr}
1a000366:	b084      	sub	sp, #16
1a000368:	460c      	mov	r4, r1
1a00036a:	2300      	movs	r3, #0
1a00036c:	f88d 300f 	strb.w	r3, [sp, #15]
1a000370:	f88d 300e 	strb.w	r3, [sp, #14]
1a000374:	f88d 300d 	strb.w	r3, [sp, #13]
1a000378:	f88d 300c 	strb.w	r3, [sp, #12]
1a00037c:	f88d 300b 	strb.w	r3, [sp, #11]
1a000380:	f10d 030b 	add.w	r3, sp, #11
1a000384:	9301      	str	r3, [sp, #4]
1a000386:	ab03      	add	r3, sp, #12
1a000388:	9300      	str	r3, [sp, #0]
1a00038a:	f10d 030d 	add.w	r3, sp, #13
1a00038e:	f10d 020e 	add.w	r2, sp, #14
1a000392:	f10d 010f 	add.w	r1, sp, #15
1a000396:	f7ff ffcb 	bl	1a000330 <gpioObtainPinInit>
1a00039a:	2c05      	cmp	r4, #5
1a00039c:	f200 80a5 	bhi.w	1a0004ea <gpioInit+0x186>
1a0003a0:	e8df f004 	tbb	[pc, r4]
1a0003a4:	45278109 	.word	0x45278109
1a0003a8:	0363      	.short	0x0363
1a0003aa:	4851      	ldr	r0, [pc, #324]	; (1a0004f0 <gpioInit+0x18c>)
1a0003ac:	f000 fc26 	bl	1a000bfc <Chip_GPIO_Init>
1a0003b0:	2001      	movs	r0, #1
1a0003b2:	b004      	add	sp, #16
1a0003b4:	bd70      	pop	{r4, r5, r6, pc}
1a0003b6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0003ba:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0003be:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0003c2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0003c6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0003ca:	494a      	ldr	r1, [pc, #296]	; (1a0004f4 <gpioInit+0x190>)
1a0003cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0003d0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0003d4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0003d8:	2001      	movs	r0, #1
1a0003da:	fa00 f102 	lsl.w	r1, r0, r2
1a0003de:	4c44      	ldr	r4, [pc, #272]	; (1a0004f0 <gpioInit+0x18c>)
1a0003e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0003e4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0003e8:	ea22 0201 	bic.w	r2, r2, r1
1a0003ec:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0003f0:	e7df      	b.n	1a0003b2 <gpioInit+0x4e>
1a0003f2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0003f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0003fa:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0003fe:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000402:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000406:	493b      	ldr	r1, [pc, #236]	; (1a0004f4 <gpioInit+0x190>)
1a000408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00040c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000410:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000414:	2001      	movs	r0, #1
1a000416:	fa00 f102 	lsl.w	r1, r0, r2
1a00041a:	4c35      	ldr	r4, [pc, #212]	; (1a0004f0 <gpioInit+0x18c>)
1a00041c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000420:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000424:	ea22 0201 	bic.w	r2, r2, r1
1a000428:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00042c:	e7c1      	b.n	1a0003b2 <gpioInit+0x4e>
1a00042e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000432:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000436:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00043a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00043e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000442:	492c      	ldr	r1, [pc, #176]	; (1a0004f4 <gpioInit+0x190>)
1a000444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000448:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00044c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000450:	2001      	movs	r0, #1
1a000452:	fa00 f102 	lsl.w	r1, r0, r2
1a000456:	4c26      	ldr	r4, [pc, #152]	; (1a0004f0 <gpioInit+0x18c>)
1a000458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00045c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000460:	ea22 0201 	bic.w	r2, r2, r1
1a000464:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000468:	e7a3      	b.n	1a0003b2 <gpioInit+0x4e>
1a00046a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00046e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000472:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000476:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00047a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00047e:	491d      	ldr	r1, [pc, #116]	; (1a0004f4 <gpioInit+0x190>)
1a000480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000484:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000488:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00048c:	2001      	movs	r0, #1
1a00048e:	fa00 f102 	lsl.w	r1, r0, r2
1a000492:	4c17      	ldr	r4, [pc, #92]	; (1a0004f0 <gpioInit+0x18c>)
1a000494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000498:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00049c:	ea22 0201 	bic.w	r2, r2, r1
1a0004a0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0004a4:	e785      	b.n	1a0003b2 <gpioInit+0x4e>
1a0004a6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0004aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0004ae:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0004b2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0004b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0004ba:	490e      	ldr	r1, [pc, #56]	; (1a0004f4 <gpioInit+0x190>)
1a0004bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0004c0:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0004c4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0004c8:	2001      	movs	r0, #1
1a0004ca:	fa00 f102 	lsl.w	r1, r0, r2
1a0004ce:	4b08      	ldr	r3, [pc, #32]	; (1a0004f0 <gpioInit+0x18c>)
1a0004d0:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0004d4:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0004d8:	4331      	orrs	r1, r6
1a0004da:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
1a0004de:	b2d2      	uxtb	r2, r2
1a0004e0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0004e4:	2100      	movs	r1, #0
1a0004e6:	5499      	strb	r1, [r3, r2]
1a0004e8:	e763      	b.n	1a0003b2 <gpioInit+0x4e>
1a0004ea:	2000      	movs	r0, #0
1a0004ec:	e761      	b.n	1a0003b2 <gpioInit+0x4e>
1a0004ee:	bf00      	nop
1a0004f0:	400f4000 	.word	0x400f4000
1a0004f4:	40086000 	.word	0x40086000

1a0004f8 <errorOcurred>:
1a0004f8:	e7fe      	b.n	1a0004f8 <errorOcurred>

1a0004fa <doNothing>:
1a0004fa:	4770      	bx	lr

1a0004fc <TIMER0_IRQHandler>:
1a0004fc:	b538      	push	{r3, r4, r5, lr}
1a0004fe:	2400      	movs	r4, #0
1a000500:	e001      	b.n	1a000506 <TIMER0_IRQHandler+0xa>
1a000502:	3401      	adds	r4, #1
1a000504:	b2e4      	uxtb	r4, r4
1a000506:	2c03      	cmp	r4, #3
1a000508:	d812      	bhi.n	1a000530 <TIMER0_IRQHandler+0x34>
1a00050a:	b265      	sxtb	r5, r4
1a00050c:	4b09      	ldr	r3, [pc, #36]	; (1a000534 <TIMER0_IRQHandler+0x38>)
1a00050e:	681a      	ldr	r2, [r3, #0]
1a000510:	f004 010f 	and.w	r1, r4, #15
1a000514:	2301      	movs	r3, #1
1a000516:	408b      	lsls	r3, r1
1a000518:	421a      	tst	r2, r3
1a00051a:	d0f2      	beq.n	1a000502 <TIMER0_IRQHandler+0x6>
1a00051c:	4b06      	ldr	r3, [pc, #24]	; (1a000538 <TIMER0_IRQHandler+0x3c>)
1a00051e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000522:	2000      	movs	r0, #0
1a000524:	4798      	blx	r3
1a000526:	2301      	movs	r3, #1
1a000528:	40ab      	lsls	r3, r5
1a00052a:	4a02      	ldr	r2, [pc, #8]	; (1a000534 <TIMER0_IRQHandler+0x38>)
1a00052c:	6013      	str	r3, [r2, #0]
1a00052e:	e7e8      	b.n	1a000502 <TIMER0_IRQHandler+0x6>
1a000530:	bd38      	pop	{r3, r4, r5, pc}
1a000532:	bf00      	nop
1a000534:	40084000 	.word	0x40084000
1a000538:	10000008 	.word	0x10000008

1a00053c <TIMER1_IRQHandler>:
1a00053c:	b538      	push	{r3, r4, r5, lr}
1a00053e:	2400      	movs	r4, #0
1a000540:	e001      	b.n	1a000546 <TIMER1_IRQHandler+0xa>
1a000542:	3401      	adds	r4, #1
1a000544:	b2e4      	uxtb	r4, r4
1a000546:	2c03      	cmp	r4, #3
1a000548:	d813      	bhi.n	1a000572 <TIMER1_IRQHandler+0x36>
1a00054a:	b265      	sxtb	r5, r4
1a00054c:	4b09      	ldr	r3, [pc, #36]	; (1a000574 <TIMER1_IRQHandler+0x38>)
1a00054e:	681a      	ldr	r2, [r3, #0]
1a000550:	f004 010f 	and.w	r1, r4, #15
1a000554:	2301      	movs	r3, #1
1a000556:	408b      	lsls	r3, r1
1a000558:	421a      	tst	r2, r3
1a00055a:	d0f2      	beq.n	1a000542 <TIMER1_IRQHandler+0x6>
1a00055c:	1d23      	adds	r3, r4, #4
1a00055e:	4a06      	ldr	r2, [pc, #24]	; (1a000578 <TIMER1_IRQHandler+0x3c>)
1a000560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000564:	2000      	movs	r0, #0
1a000566:	4798      	blx	r3
1a000568:	2301      	movs	r3, #1
1a00056a:	40ab      	lsls	r3, r5
1a00056c:	4a01      	ldr	r2, [pc, #4]	; (1a000574 <TIMER1_IRQHandler+0x38>)
1a00056e:	6013      	str	r3, [r2, #0]
1a000570:	e7e7      	b.n	1a000542 <TIMER1_IRQHandler+0x6>
1a000572:	bd38      	pop	{r3, r4, r5, pc}
1a000574:	40085000 	.word	0x40085000
1a000578:	10000008 	.word	0x10000008

1a00057c <TIMER2_IRQHandler>:
1a00057c:	b538      	push	{r3, r4, r5, lr}
1a00057e:	2400      	movs	r4, #0
1a000580:	e001      	b.n	1a000586 <TIMER2_IRQHandler+0xa>
1a000582:	3401      	adds	r4, #1
1a000584:	b2e4      	uxtb	r4, r4
1a000586:	2c03      	cmp	r4, #3
1a000588:	d814      	bhi.n	1a0005b4 <TIMER2_IRQHandler+0x38>
1a00058a:	b265      	sxtb	r5, r4
1a00058c:	4b0a      	ldr	r3, [pc, #40]	; (1a0005b8 <TIMER2_IRQHandler+0x3c>)
1a00058e:	681a      	ldr	r2, [r3, #0]
1a000590:	f004 010f 	and.w	r1, r4, #15
1a000594:	2301      	movs	r3, #1
1a000596:	408b      	lsls	r3, r1
1a000598:	421a      	tst	r2, r3
1a00059a:	d0f2      	beq.n	1a000582 <TIMER2_IRQHandler+0x6>
1a00059c:	f104 0308 	add.w	r3, r4, #8
1a0005a0:	4a06      	ldr	r2, [pc, #24]	; (1a0005bc <TIMER2_IRQHandler+0x40>)
1a0005a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0005a6:	2000      	movs	r0, #0
1a0005a8:	4798      	blx	r3
1a0005aa:	2301      	movs	r3, #1
1a0005ac:	40ab      	lsls	r3, r5
1a0005ae:	4a02      	ldr	r2, [pc, #8]	; (1a0005b8 <TIMER2_IRQHandler+0x3c>)
1a0005b0:	6013      	str	r3, [r2, #0]
1a0005b2:	e7e6      	b.n	1a000582 <TIMER2_IRQHandler+0x6>
1a0005b4:	bd38      	pop	{r3, r4, r5, pc}
1a0005b6:	bf00      	nop
1a0005b8:	400c3000 	.word	0x400c3000
1a0005bc:	10000008 	.word	0x10000008

1a0005c0 <TIMER3_IRQHandler>:
1a0005c0:	b538      	push	{r3, r4, r5, lr}
1a0005c2:	2400      	movs	r4, #0
1a0005c4:	e001      	b.n	1a0005ca <TIMER3_IRQHandler+0xa>
1a0005c6:	3401      	adds	r4, #1
1a0005c8:	b2e4      	uxtb	r4, r4
1a0005ca:	2c03      	cmp	r4, #3
1a0005cc:	d814      	bhi.n	1a0005f8 <TIMER3_IRQHandler+0x38>
1a0005ce:	b265      	sxtb	r5, r4
1a0005d0:	4b0a      	ldr	r3, [pc, #40]	; (1a0005fc <TIMER3_IRQHandler+0x3c>)
1a0005d2:	681a      	ldr	r2, [r3, #0]
1a0005d4:	f004 010f 	and.w	r1, r4, #15
1a0005d8:	2301      	movs	r3, #1
1a0005da:	408b      	lsls	r3, r1
1a0005dc:	421a      	tst	r2, r3
1a0005de:	d0f2      	beq.n	1a0005c6 <TIMER3_IRQHandler+0x6>
1a0005e0:	f104 030c 	add.w	r3, r4, #12
1a0005e4:	4a06      	ldr	r2, [pc, #24]	; (1a000600 <TIMER3_IRQHandler+0x40>)
1a0005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0005ea:	2000      	movs	r0, #0
1a0005ec:	4798      	blx	r3
1a0005ee:	2301      	movs	r3, #1
1a0005f0:	40ab      	lsls	r3, r5
1a0005f2:	4a02      	ldr	r2, [pc, #8]	; (1a0005fc <TIMER3_IRQHandler+0x3c>)
1a0005f4:	6013      	str	r3, [r2, #0]
1a0005f6:	e7e6      	b.n	1a0005c6 <TIMER3_IRQHandler+0x6>
1a0005f8:	bd38      	pop	{r3, r4, r5, pc}
1a0005fa:	bf00      	nop
1a0005fc:	400c4000 	.word	0x400c4000
1a000600:	10000008 	.word	0x10000008

1a000604 <tickPowerSet>:
1a000604:	b118      	cbz	r0, 1a00060e <tickPowerSet+0xa>
1a000606:	4b04      	ldr	r3, [pc, #16]	; (1a000618 <tickPowerSet+0x14>)
1a000608:	2207      	movs	r2, #7
1a00060a:	601a      	str	r2, [r3, #0]
1a00060c:	4770      	bx	lr
1a00060e:	4b02      	ldr	r3, [pc, #8]	; (1a000618 <tickPowerSet+0x14>)
1a000610:	2200      	movs	r2, #0
1a000612:	601a      	str	r2, [r3, #0]
1a000614:	4770      	bx	lr
1a000616:	bf00      	nop
1a000618:	e000e010 	.word	0xe000e010

1a00061c <tickInit>:
1a00061c:	b538      	push	{r3, r4, r5, lr}
1a00061e:	ea50 0401 	orrs.w	r4, r0, r1
1a000622:	d02a      	beq.n	1a00067a <tickInit+0x5e>
1a000624:	f110 32ff 	adds.w	r2, r0, #4294967295
1a000628:	f141 33ff 	adc.w	r3, r1, #4294967295
1a00062c:	2b00      	cmp	r3, #0
1a00062e:	bf08      	it	eq
1a000630:	2a32      	cmpeq	r2, #50	; 0x32
1a000632:	d227      	bcs.n	1a000684 <tickInit+0x68>
1a000634:	4b14      	ldr	r3, [pc, #80]	; (1a000688 <tickInit+0x6c>)
1a000636:	e9c3 0100 	strd	r0, r1, [r3]
1a00063a:	4b14      	ldr	r3, [pc, #80]	; (1a00068c <tickInit+0x70>)
1a00063c:	681b      	ldr	r3, [r3, #0]
1a00063e:	fba3 4500 	umull	r4, r5, r3, r0
1a000642:	fb03 5501 	mla	r5, r3, r1, r5
1a000646:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00064a:	2300      	movs	r3, #0
1a00064c:	4620      	mov	r0, r4
1a00064e:	4629      	mov	r1, r5
1a000650:	f000 ffec 	bl	1a00162c <__aeabi_uldivmod>
1a000654:	3801      	subs	r0, #1
1a000656:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00065a:	d209      	bcs.n	1a000670 <tickInit+0x54>
1a00065c:	4b0c      	ldr	r3, [pc, #48]	; (1a000690 <tickInit+0x74>)
1a00065e:	6058      	str	r0, [r3, #4]
1a000660:	4a0c      	ldr	r2, [pc, #48]	; (1a000694 <tickInit+0x78>)
1a000662:	21e0      	movs	r1, #224	; 0xe0
1a000664:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a000668:	2200      	movs	r2, #0
1a00066a:	609a      	str	r2, [r3, #8]
1a00066c:	2207      	movs	r2, #7
1a00066e:	601a      	str	r2, [r3, #0]
1a000670:	2001      	movs	r0, #1
1a000672:	f7ff ffc7 	bl	1a000604 <tickPowerSet>
1a000676:	2001      	movs	r0, #1
1a000678:	bd38      	pop	{r3, r4, r5, pc}
1a00067a:	2000      	movs	r0, #0
1a00067c:	f7ff ffc2 	bl	1a000604 <tickPowerSet>
1a000680:	2000      	movs	r0, #0
1a000682:	e7f9      	b.n	1a000678 <tickInit+0x5c>
1a000684:	2000      	movs	r0, #0
1a000686:	e7f7      	b.n	1a000678 <tickInit+0x5c>
1a000688:	100000e8 	.word	0x100000e8
1a00068c:	100000f4 	.word	0x100000f4
1a000690:	e000e010 	.word	0xe000e010
1a000694:	e000ed00 	.word	0xe000ed00

1a000698 <SysTick_Handler>:
1a000698:	b508      	push	{r3, lr}
1a00069a:	4a07      	ldr	r2, [pc, #28]	; (1a0006b8 <SysTick_Handler+0x20>)
1a00069c:	6813      	ldr	r3, [r2, #0]
1a00069e:	6851      	ldr	r1, [r2, #4]
1a0006a0:	3301      	adds	r3, #1
1a0006a2:	f141 0100 	adc.w	r1, r1, #0
1a0006a6:	6013      	str	r3, [r2, #0]
1a0006a8:	6051      	str	r1, [r2, #4]
1a0006aa:	4b04      	ldr	r3, [pc, #16]	; (1a0006bc <SysTick_Handler+0x24>)
1a0006ac:	681b      	ldr	r3, [r3, #0]
1a0006ae:	b113      	cbz	r3, 1a0006b6 <SysTick_Handler+0x1e>
1a0006b0:	4a03      	ldr	r2, [pc, #12]	; (1a0006c0 <SysTick_Handler+0x28>)
1a0006b2:	6810      	ldr	r0, [r2, #0]
1a0006b4:	4798      	blx	r3
1a0006b6:	bd08      	pop	{r3, pc}
1a0006b8:	100000d0 	.word	0x100000d0
1a0006bc:	100000d8 	.word	0x100000d8
1a0006c0:	100000c8 	.word	0x100000c8

1a0006c4 <USB0_IRQHandler>:
1a0006c4:	b508      	push	{r3, lr}
1a0006c6:	4b04      	ldr	r3, [pc, #16]	; (1a0006d8 <USB0_IRQHandler+0x14>)
1a0006c8:	681b      	ldr	r3, [r3, #0]
1a0006ca:	681b      	ldr	r3, [r3, #0]
1a0006cc:	68db      	ldr	r3, [r3, #12]
1a0006ce:	4a03      	ldr	r2, [pc, #12]	; (1a0006dc <USB0_IRQHandler+0x18>)
1a0006d0:	6810      	ldr	r0, [r2, #0]
1a0006d2:	4798      	blx	r3
1a0006d4:	bd08      	pop	{r3, pc}
1a0006d6:	bf00      	nop
1a0006d8:	100000f0 	.word	0x100000f0
1a0006dc:	100000dc 	.word	0x100000dc

1a0006e0 <boardInit>:
1a0006e0:	b508      	push	{r3, lr}
1a0006e2:	f000 fbe1 	bl	1a000ea8 <SystemCoreClockUpdate>
1a0006e6:	4b3a      	ldr	r3, [pc, #232]	; (1a0007d0 <boardInit+0xf0>)
1a0006e8:	6818      	ldr	r0, [r3, #0]
1a0006ea:	f7ff fe13 	bl	1a000314 <cyclesCounterInit>
1a0006ee:	2001      	movs	r0, #1
1a0006f0:	2100      	movs	r1, #0
1a0006f2:	f7ff ff93 	bl	1a00061c <tickInit>
1a0006f6:	2105      	movs	r1, #5
1a0006f8:	2000      	movs	r0, #0
1a0006fa:	f7ff fe33 	bl	1a000364 <gpioInit>
1a0006fe:	2100      	movs	r1, #0
1a000700:	2024      	movs	r0, #36	; 0x24
1a000702:	f7ff fe2f 	bl	1a000364 <gpioInit>
1a000706:	2100      	movs	r1, #0
1a000708:	2025      	movs	r0, #37	; 0x25
1a00070a:	f7ff fe2b 	bl	1a000364 <gpioInit>
1a00070e:	2100      	movs	r1, #0
1a000710:	2026      	movs	r0, #38	; 0x26
1a000712:	f7ff fe27 	bl	1a000364 <gpioInit>
1a000716:	2100      	movs	r1, #0
1a000718:	2027      	movs	r0, #39	; 0x27
1a00071a:	f7ff fe23 	bl	1a000364 <gpioInit>
1a00071e:	2101      	movs	r1, #1
1a000720:	2028      	movs	r0, #40	; 0x28
1a000722:	f7ff fe1f 	bl	1a000364 <gpioInit>
1a000726:	2101      	movs	r1, #1
1a000728:	2029      	movs	r0, #41	; 0x29
1a00072a:	f7ff fe1b 	bl	1a000364 <gpioInit>
1a00072e:	2101      	movs	r1, #1
1a000730:	202a      	movs	r0, #42	; 0x2a
1a000732:	f7ff fe17 	bl	1a000364 <gpioInit>
1a000736:	2101      	movs	r1, #1
1a000738:	202b      	movs	r0, #43	; 0x2b
1a00073a:	f7ff fe13 	bl	1a000364 <gpioInit>
1a00073e:	2101      	movs	r1, #1
1a000740:	202c      	movs	r0, #44	; 0x2c
1a000742:	f7ff fe0f 	bl	1a000364 <gpioInit>
1a000746:	2101      	movs	r1, #1
1a000748:	202d      	movs	r0, #45	; 0x2d
1a00074a:	f7ff fe0b 	bl	1a000364 <gpioInit>
1a00074e:	2100      	movs	r1, #0
1a000750:	202e      	movs	r0, #46	; 0x2e
1a000752:	f7ff fe07 	bl	1a000364 <gpioInit>
1a000756:	2100      	movs	r1, #0
1a000758:	202f      	movs	r0, #47	; 0x2f
1a00075a:	f7ff fe03 	bl	1a000364 <gpioInit>
1a00075e:	2100      	movs	r1, #0
1a000760:	2030      	movs	r0, #48	; 0x30
1a000762:	f7ff fdff 	bl	1a000364 <gpioInit>
1a000766:	2100      	movs	r1, #0
1a000768:	2031      	movs	r0, #49	; 0x31
1a00076a:	f7ff fdfb 	bl	1a000364 <gpioInit>
1a00076e:	2100      	movs	r1, #0
1a000770:	2032      	movs	r0, #50	; 0x32
1a000772:	f7ff fdf7 	bl	1a000364 <gpioInit>
1a000776:	2100      	movs	r1, #0
1a000778:	2033      	movs	r0, #51	; 0x33
1a00077a:	f7ff fdf3 	bl	1a000364 <gpioInit>
1a00077e:	2100      	movs	r1, #0
1a000780:	2034      	movs	r0, #52	; 0x34
1a000782:	f7ff fdef 	bl	1a000364 <gpioInit>
1a000786:	2100      	movs	r1, #0
1a000788:	2035      	movs	r0, #53	; 0x35
1a00078a:	f7ff fdeb 	bl	1a000364 <gpioInit>
1a00078e:	2101      	movs	r1, #1
1a000790:	2036      	movs	r0, #54	; 0x36
1a000792:	f7ff fde7 	bl	1a000364 <gpioInit>
1a000796:	2101      	movs	r1, #1
1a000798:	2037      	movs	r0, #55	; 0x37
1a00079a:	f7ff fde3 	bl	1a000364 <gpioInit>
1a00079e:	2101      	movs	r1, #1
1a0007a0:	2038      	movs	r0, #56	; 0x38
1a0007a2:	f7ff fddf 	bl	1a000364 <gpioInit>
1a0007a6:	2101      	movs	r1, #1
1a0007a8:	2039      	movs	r0, #57	; 0x39
1a0007aa:	f7ff fddb 	bl	1a000364 <gpioInit>
1a0007ae:	2101      	movs	r1, #1
1a0007b0:	203a      	movs	r0, #58	; 0x3a
1a0007b2:	f7ff fdd7 	bl	1a000364 <gpioInit>
1a0007b6:	2101      	movs	r1, #1
1a0007b8:	203b      	movs	r0, #59	; 0x3b
1a0007ba:	f7ff fdd3 	bl	1a000364 <gpioInit>
1a0007be:	2101      	movs	r1, #1
1a0007c0:	203c      	movs	r0, #60	; 0x3c
1a0007c2:	f7ff fdcf 	bl	1a000364 <gpioInit>
1a0007c6:	2101      	movs	r1, #1
1a0007c8:	203d      	movs	r0, #61	; 0x3d
1a0007ca:	f7ff fdcb 	bl	1a000364 <gpioInit>
1a0007ce:	bd08      	pop	{r3, pc}
1a0007d0:	100000f4 	.word	0x100000f4

1a0007d4 <clearInterrupt>:
1a0007d4:	2301      	movs	r3, #1
1a0007d6:	fa03 f000 	lsl.w	r0, r3, r0
1a0007da:	4b01      	ldr	r3, [pc, #4]	; (1a0007e0 <clearInterrupt+0xc>)
1a0007dc:	6258      	str	r0, [r3, #36]	; 0x24
1a0007de:	4770      	bx	lr
1a0007e0:	40087000 	.word	0x40087000

1a0007e4 <serveInterrupt>:
1a0007e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0007e6:	4b12      	ldr	r3, [pc, #72]	; (1a000830 <serveInterrupt+0x4c>)
1a0007e8:	5c1a      	ldrb	r2, [r3, r0]
1a0007ea:	4b12      	ldr	r3, [pc, #72]	; (1a000834 <serveInterrupt+0x50>)
1a0007ec:	69d9      	ldr	r1, [r3, #28]
1a0007ee:	2301      	movs	r3, #1
1a0007f0:	4083      	lsls	r3, r0
1a0007f2:	420b      	tst	r3, r1
1a0007f4:	d00c      	beq.n	1a000810 <serveInterrupt+0x2c>
1a0007f6:	4910      	ldr	r1, [pc, #64]	; (1a000838 <serveInterrupt+0x54>)
1a0007f8:	688c      	ldr	r4, [r1, #8]
1a0007fa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a0007fe:	00d1      	lsls	r1, r2, #3
1a000800:	4a0e      	ldr	r2, [pc, #56]	; (1a00083c <serveInterrupt+0x58>)
1a000802:	440a      	add	r2, r1
1a000804:	6054      	str	r4, [r2, #4]
1a000806:	4a0b      	ldr	r2, [pc, #44]	; (1a000834 <serveInterrupt+0x50>)
1a000808:	61d3      	str	r3, [r2, #28]
1a00080a:	f7ff ffe3 	bl	1a0007d4 <clearInterrupt>
1a00080e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000810:	4909      	ldr	r1, [pc, #36]	; (1a000838 <serveInterrupt+0x54>)
1a000812:	688e      	ldr	r6, [r1, #8]
1a000814:	4d09      	ldr	r5, [pc, #36]	; (1a00083c <serveInterrupt+0x58>)
1a000816:	0051      	lsls	r1, r2, #1
1a000818:	188f      	adds	r7, r1, r2
1a00081a:	00fc      	lsls	r4, r7, #3
1a00081c:	4627      	mov	r7, r4
1a00081e:	442c      	add	r4, r5
1a000820:	60a6      	str	r6, [r4, #8]
1a000822:	6864      	ldr	r4, [r4, #4]
1a000824:	1b36      	subs	r6, r6, r4
1a000826:	443d      	add	r5, r7
1a000828:	60ee      	str	r6, [r5, #12]
1a00082a:	4a02      	ldr	r2, [pc, #8]	; (1a000834 <serveInterrupt+0x50>)
1a00082c:	6213      	str	r3, [r2, #32]
1a00082e:	e7ec      	b.n	1a00080a <serveInterrupt+0x26>
1a000830:	1a001ac0 	.word	0x1a001ac0
1a000834:	40087000 	.word	0x40087000
1a000838:	40084000 	.word	0x40084000
1a00083c:	10000048 	.word	0x10000048

1a000840 <GPIO0_IRQHandler>:
1a000840:	b508      	push	{r3, lr}
1a000842:	2000      	movs	r0, #0
1a000844:	f7ff ffce 	bl	1a0007e4 <serveInterrupt>
1a000848:	bd08      	pop	{r3, pc}

1a00084a <GPIO1_IRQHandler>:
1a00084a:	b508      	push	{r3, lr}
1a00084c:	2001      	movs	r0, #1
1a00084e:	f7ff ffc9 	bl	1a0007e4 <serveInterrupt>
1a000852:	bd08      	pop	{r3, pc}

1a000854 <GPIO2_IRQHandler>:
1a000854:	b508      	push	{r3, lr}
1a000856:	2002      	movs	r0, #2
1a000858:	f7ff ffc4 	bl	1a0007e4 <serveInterrupt>
1a00085c:	bd08      	pop	{r3, pc}
1a00085e:	Address 0x1a00085e is out of bounds.


1a000860 <Board_SetupMuxing>:
1a000860:	2300      	movs	r3, #0
1a000862:	2b1c      	cmp	r3, #28
1a000864:	d812      	bhi.n	1a00088c <Board_SetupMuxing+0x2c>
1a000866:	b410      	push	{r4}
1a000868:	4a09      	ldr	r2, [pc, #36]	; (1a000890 <Board_SetupMuxing+0x30>)
1a00086a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00086e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000872:	784a      	ldrb	r2, [r1, #1]
1a000874:	8848      	ldrh	r0, [r1, #2]
1a000876:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00087a:	4906      	ldr	r1, [pc, #24]	; (1a000894 <Board_SetupMuxing+0x34>)
1a00087c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a000880:	3301      	adds	r3, #1
1a000882:	2b1c      	cmp	r3, #28
1a000884:	d9f0      	bls.n	1a000868 <Board_SetupMuxing+0x8>
1a000886:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00088a:	4770      	bx	lr
1a00088c:	4770      	bx	lr
1a00088e:	bf00      	nop
1a000890:	1a001ac8 	.word	0x1a001ac8
1a000894:	40086000 	.word	0x40086000

1a000898 <Board_SetupClocking>:
1a000898:	b510      	push	{r4, lr}
1a00089a:	4a17      	ldr	r2, [pc, #92]	; (1a0008f8 <Board_SetupClocking+0x60>)
1a00089c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0008a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0008a4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0008a8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a0008ac:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0008b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0008b4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0008b8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a0008bc:	2201      	movs	r2, #1
1a0008be:	490f      	ldr	r1, [pc, #60]	; (1a0008fc <Board_SetupClocking+0x64>)
1a0008c0:	2006      	movs	r0, #6
1a0008c2:	f000 fa45 	bl	1a000d50 <Chip_SetupCoreClock>
1a0008c6:	2400      	movs	r4, #0
1a0008c8:	b14c      	cbz	r4, 1a0008de <Board_SetupClocking+0x46>
1a0008ca:	4b0b      	ldr	r3, [pc, #44]	; (1a0008f8 <Board_SetupClocking+0x60>)
1a0008cc:	685a      	ldr	r2, [r3, #4]
1a0008ce:	f022 020c 	bic.w	r2, r2, #12
1a0008d2:	605a      	str	r2, [r3, #4]
1a0008d4:	685a      	ldr	r2, [r3, #4]
1a0008d6:	f042 0203 	orr.w	r2, r2, #3
1a0008da:	605a      	str	r2, [r3, #4]
1a0008dc:	bd10      	pop	{r4, pc}
1a0008de:	4808      	ldr	r0, [pc, #32]	; (1a000900 <Board_SetupClocking+0x68>)
1a0008e0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0008e4:	2301      	movs	r3, #1
1a0008e6:	788a      	ldrb	r2, [r1, #2]
1a0008e8:	7849      	ldrb	r1, [r1, #1]
1a0008ea:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0008ee:	f000 fd07 	bl	1a001300 <Chip_Clock_SetBaseClock>
1a0008f2:	3401      	adds	r4, #1
1a0008f4:	e7e8      	b.n	1a0008c8 <Board_SetupClocking+0x30>
1a0008f6:	bf00      	nop
1a0008f8:	40043000 	.word	0x40043000
1a0008fc:	0c28cb00 	.word	0x0c28cb00
1a000900:	1a001ac4 	.word	0x1a001ac4

1a000904 <Board_SystemInit>:
1a000904:	b508      	push	{r3, lr}
1a000906:	f7ff ffab 	bl	1a000860 <Board_SetupMuxing>
1a00090a:	f7ff ffc5 	bl	1a000898 <Board_SetupClocking>
1a00090e:	bd08      	pop	{r3, pc}

1a000910 <SystemInit>:
1a000910:	b508      	push	{r3, lr}
1a000912:	4a04      	ldr	r2, [pc, #16]	; (1a000924 <SystemInit+0x14>)
1a000914:	4b04      	ldr	r3, [pc, #16]	; (1a000928 <SystemInit+0x18>)
1a000916:	601a      	str	r2, [r3, #0]
1a000918:	f000 f98c 	bl	1a000c34 <fpuInit>
1a00091c:	f7ff fff2 	bl	1a000904 <Board_SystemInit>
1a000920:	bd08      	pop	{r3, pc}
1a000922:	bf00      	nop
1a000924:	1a000000 	.word	0x1a000000
1a000928:	e000ed08 	.word	0xe000ed08

1a00092c <Board_LED_Init>:
1a00092c:	2200      	movs	r2, #0
1a00092e:	2a05      	cmp	r2, #5
1a000930:	d819      	bhi.n	1a000966 <Board_LED_Init+0x3a>
1a000932:	b470      	push	{r4, r5, r6}
1a000934:	490c      	ldr	r1, [pc, #48]	; (1a000968 <Board_LED_Init+0x3c>)
1a000936:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00093a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00093e:	784c      	ldrb	r4, [r1, #1]
1a000940:	4b0a      	ldr	r3, [pc, #40]	; (1a00096c <Board_LED_Init+0x40>)
1a000942:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000946:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00094a:	2001      	movs	r0, #1
1a00094c:	40a0      	lsls	r0, r4
1a00094e:	4301      	orrs	r1, r0
1a000950:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
1a000954:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000958:	2100      	movs	r1, #0
1a00095a:	5519      	strb	r1, [r3, r4]
1a00095c:	3201      	adds	r2, #1
1a00095e:	2a05      	cmp	r2, #5
1a000960:	d9e8      	bls.n	1a000934 <Board_LED_Init+0x8>
1a000962:	bc70      	pop	{r4, r5, r6}
1a000964:	4770      	bx	lr
1a000966:	4770      	bx	lr
1a000968:	1a001b48 	.word	0x1a001b48
1a00096c:	400f4000 	.word	0x400f4000

1a000970 <Board_TEC_Init>:
1a000970:	2300      	movs	r3, #0
1a000972:	2b03      	cmp	r3, #3
1a000974:	d816      	bhi.n	1a0009a4 <Board_TEC_Init+0x34>
1a000976:	b430      	push	{r4, r5}
1a000978:	490b      	ldr	r1, [pc, #44]	; (1a0009a8 <Board_TEC_Init+0x38>)
1a00097a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00097e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000982:	784d      	ldrb	r5, [r1, #1]
1a000984:	4c09      	ldr	r4, [pc, #36]	; (1a0009ac <Board_TEC_Init+0x3c>)
1a000986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00098a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00098e:	2001      	movs	r0, #1
1a000990:	40a8      	lsls	r0, r5
1a000992:	ea21 0100 	bic.w	r1, r1, r0
1a000996:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a00099a:	3301      	adds	r3, #1
1a00099c:	2b03      	cmp	r3, #3
1a00099e:	d9eb      	bls.n	1a000978 <Board_TEC_Init+0x8>
1a0009a0:	bc30      	pop	{r4, r5}
1a0009a2:	4770      	bx	lr
1a0009a4:	4770      	bx	lr
1a0009a6:	bf00      	nop
1a0009a8:	1a001b40 	.word	0x1a001b40
1a0009ac:	400f4000 	.word	0x400f4000

1a0009b0 <Board_GPIO_Init>:
1a0009b0:	2300      	movs	r3, #0
1a0009b2:	2b08      	cmp	r3, #8
1a0009b4:	d816      	bhi.n	1a0009e4 <Board_GPIO_Init+0x34>
1a0009b6:	b430      	push	{r4, r5}
1a0009b8:	490b      	ldr	r1, [pc, #44]	; (1a0009e8 <Board_GPIO_Init+0x38>)
1a0009ba:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0009be:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0009c2:	784d      	ldrb	r5, [r1, #1]
1a0009c4:	4c09      	ldr	r4, [pc, #36]	; (1a0009ec <Board_GPIO_Init+0x3c>)
1a0009c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0009ca:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0009ce:	2001      	movs	r0, #1
1a0009d0:	40a8      	lsls	r0, r5
1a0009d2:	ea21 0100 	bic.w	r1, r1, r0
1a0009d6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a0009da:	3301      	adds	r3, #1
1a0009dc:	2b08      	cmp	r3, #8
1a0009de:	d9eb      	bls.n	1a0009b8 <Board_GPIO_Init+0x8>
1a0009e0:	bc30      	pop	{r4, r5}
1a0009e2:	4770      	bx	lr
1a0009e4:	4770      	bx	lr
1a0009e6:	bf00      	nop
1a0009e8:	1a001b54 	.word	0x1a001b54
1a0009ec:	400f4000 	.word	0x400f4000

1a0009f0 <Board_SPI_Init>:
1a0009f0:	b510      	push	{r4, lr}
1a0009f2:	4c0b      	ldr	r4, [pc, #44]	; (1a000a20 <Board_SPI_Init+0x30>)
1a0009f4:	4620      	mov	r0, r4
1a0009f6:	f000 f8a7 	bl	1a000b48 <Chip_SSP_Init>
1a0009fa:	6863      	ldr	r3, [r4, #4]
1a0009fc:	f023 0304 	bic.w	r3, r3, #4
1a000a00:	6063      	str	r3, [r4, #4]
1a000a02:	6823      	ldr	r3, [r4, #0]
1a000a04:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000a08:	f043 0307 	orr.w	r3, r3, #7
1a000a0c:	6023      	str	r3, [r4, #0]
1a000a0e:	4905      	ldr	r1, [pc, #20]	; (1a000a24 <Board_SPI_Init+0x34>)
1a000a10:	4620      	mov	r0, r4
1a000a12:	f000 f87a 	bl	1a000b0a <Chip_SSP_SetBitRate>
1a000a16:	6863      	ldr	r3, [r4, #4]
1a000a18:	f043 0302 	orr.w	r3, r3, #2
1a000a1c:	6063      	str	r3, [r4, #4]
1a000a1e:	bd10      	pop	{r4, pc}
1a000a20:	400c5000 	.word	0x400c5000
1a000a24:	000186a0 	.word	0x000186a0

1a000a28 <Board_I2C_Init>:
1a000a28:	b508      	push	{r3, lr}
1a000a2a:	2000      	movs	r0, #0
1a000a2c:	f000 f8b8 	bl	1a000ba0 <Chip_I2C_Init>
1a000a30:	4b04      	ldr	r3, [pc, #16]	; (1a000a44 <Board_I2C_Init+0x1c>)
1a000a32:	f640 0208 	movw	r2, #2056	; 0x808
1a000a36:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a000a3a:	4903      	ldr	r1, [pc, #12]	; (1a000a48 <Board_I2C_Init+0x20>)
1a000a3c:	2000      	movs	r0, #0
1a000a3e:	f000 f8c1 	bl	1a000bc4 <Chip_I2C_SetClockRate>
1a000a42:	bd08      	pop	{r3, pc}
1a000a44:	40086000 	.word	0x40086000
1a000a48:	000f4240 	.word	0x000f4240

1a000a4c <Board_ADC_Init>:
1a000a4c:	b510      	push	{r4, lr}
1a000a4e:	b082      	sub	sp, #8
1a000a50:	4c08      	ldr	r4, [pc, #32]	; (1a000a74 <Board_ADC_Init+0x28>)
1a000a52:	4669      	mov	r1, sp
1a000a54:	4620      	mov	r0, r4
1a000a56:	f000 f93b 	bl	1a000cd0 <Chip_ADC_Init>
1a000a5a:	4a07      	ldr	r2, [pc, #28]	; (1a000a78 <Board_ADC_Init+0x2c>)
1a000a5c:	4669      	mov	r1, sp
1a000a5e:	4620      	mov	r0, r4
1a000a60:	f000 f956 	bl	1a000d10 <Chip_ADC_SetSampleRate>
1a000a64:	2200      	movs	r2, #0
1a000a66:	4669      	mov	r1, sp
1a000a68:	4620      	mov	r0, r4
1a000a6a:	f000 f96a 	bl	1a000d42 <Chip_ADC_SetResolution>
1a000a6e:	b002      	add	sp, #8
1a000a70:	bd10      	pop	{r4, pc}
1a000a72:	bf00      	nop
1a000a74:	400e3000 	.word	0x400e3000
1a000a78:	00061a80 	.word	0x00061a80

1a000a7c <Board_Debug_Init>:
1a000a7c:	b510      	push	{r4, lr}
1a000a7e:	4c07      	ldr	r4, [pc, #28]	; (1a000a9c <Board_Debug_Init+0x20>)
1a000a80:	4620      	mov	r0, r4
1a000a82:	f000 fcf7 	bl	1a001474 <Chip_UART_Init>
1a000a86:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000a8a:	4620      	mov	r0, r4
1a000a8c:	f000 fd1c 	bl	1a0014c8 <Chip_UART_SetBaudFDR>
1a000a90:	2303      	movs	r3, #3
1a000a92:	60e3      	str	r3, [r4, #12]
1a000a94:	2301      	movs	r3, #1
1a000a96:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000a98:	bd10      	pop	{r4, pc}
1a000a9a:	bf00      	nop
1a000a9c:	400c1000 	.word	0x400c1000

1a000aa0 <Board_Init>:
1a000aa0:	b508      	push	{r3, lr}
1a000aa2:	f7ff ffeb 	bl	1a000a7c <Board_Debug_Init>
1a000aa6:	4808      	ldr	r0, [pc, #32]	; (1a000ac8 <Board_Init+0x28>)
1a000aa8:	f000 f8a8 	bl	1a000bfc <Chip_GPIO_Init>
1a000aac:	f7ff ff3e 	bl	1a00092c <Board_LED_Init>
1a000ab0:	f7ff ff5e 	bl	1a000970 <Board_TEC_Init>
1a000ab4:	f7ff ff9c 	bl	1a0009f0 <Board_SPI_Init>
1a000ab8:	f7ff ff7a 	bl	1a0009b0 <Board_GPIO_Init>
1a000abc:	f7ff ffb4 	bl	1a000a28 <Board_I2C_Init>
1a000ac0:	f7ff ffc4 	bl	1a000a4c <Board_ADC_Init>
1a000ac4:	bd08      	pop	{r3, pc}
1a000ac6:	bf00      	nop
1a000ac8:	400f4000 	.word	0x400f4000

1a000acc <Chip_SSP_GetClockIndex>:
1a000acc:	4b03      	ldr	r3, [pc, #12]	; (1a000adc <Chip_SSP_GetClockIndex+0x10>)
1a000ace:	4298      	cmp	r0, r3
1a000ad0:	d001      	beq.n	1a000ad6 <Chip_SSP_GetClockIndex+0xa>
1a000ad2:	2083      	movs	r0, #131	; 0x83
1a000ad4:	4770      	bx	lr
1a000ad6:	20a5      	movs	r0, #165	; 0xa5
1a000ad8:	4770      	bx	lr
1a000ada:	bf00      	nop
1a000adc:	400c5000 	.word	0x400c5000

1a000ae0 <Chip_SSP_GetPeriphClockIndex>:
1a000ae0:	4b04      	ldr	r3, [pc, #16]	; (1a000af4 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000ae2:	4298      	cmp	r0, r3
1a000ae4:	d002      	beq.n	1a000aec <Chip_SSP_GetPeriphClockIndex+0xc>
1a000ae6:	f240 2002 	movw	r0, #514	; 0x202
1a000aea:	4770      	bx	lr
1a000aec:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000af0:	4770      	bx	lr
1a000af2:	bf00      	nop
1a000af4:	400c5000 	.word	0x400c5000

1a000af8 <Chip_SSP_SetClockRate>:
1a000af8:	6803      	ldr	r3, [r0, #0]
1a000afa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a000afe:	0209      	lsls	r1, r1, #8
1a000b00:	b289      	uxth	r1, r1
1a000b02:	4319      	orrs	r1, r3
1a000b04:	6001      	str	r1, [r0, #0]
1a000b06:	6102      	str	r2, [r0, #16]
1a000b08:	4770      	bx	lr

1a000b0a <Chip_SSP_SetBitRate>:
1a000b0a:	b570      	push	{r4, r5, r6, lr}
1a000b0c:	4606      	mov	r6, r0
1a000b0e:	460d      	mov	r5, r1
1a000b10:	f7ff ffe6 	bl	1a000ae0 <Chip_SSP_GetPeriphClockIndex>
1a000b14:	f000 fc72 	bl	1a0013fc <Chip_Clock_GetRate>
1a000b18:	2202      	movs	r2, #2
1a000b1a:	f04f 33ff 	mov.w	r3, #4294967295
1a000b1e:	2100      	movs	r1, #0
1a000b20:	e000      	b.n	1a000b24 <Chip_SSP_SetBitRate+0x1a>
1a000b22:	4621      	mov	r1, r4
1a000b24:	42ab      	cmp	r3, r5
1a000b26:	d90b      	bls.n	1a000b40 <Chip_SSP_SetBitRate+0x36>
1a000b28:	1c4c      	adds	r4, r1, #1
1a000b2a:	fb02 f304 	mul.w	r3, r2, r4
1a000b2e:	fbb0 f3f3 	udiv	r3, r0, r3
1a000b32:	429d      	cmp	r5, r3
1a000b34:	d2f6      	bcs.n	1a000b24 <Chip_SSP_SetBitRate+0x1a>
1a000b36:	2cff      	cmp	r4, #255	; 0xff
1a000b38:	d9f3      	bls.n	1a000b22 <Chip_SSP_SetBitRate+0x18>
1a000b3a:	3202      	adds	r2, #2
1a000b3c:	2100      	movs	r1, #0
1a000b3e:	e7f1      	b.n	1a000b24 <Chip_SSP_SetBitRate+0x1a>
1a000b40:	4630      	mov	r0, r6
1a000b42:	f7ff ffd9 	bl	1a000af8 <Chip_SSP_SetClockRate>
1a000b46:	bd70      	pop	{r4, r5, r6, pc}

1a000b48 <Chip_SSP_Init>:
1a000b48:	b510      	push	{r4, lr}
1a000b4a:	4604      	mov	r4, r0
1a000b4c:	f7ff ffbe 	bl	1a000acc <Chip_SSP_GetClockIndex>
1a000b50:	f000 fc3a 	bl	1a0013c8 <Chip_Clock_Enable>
1a000b54:	4620      	mov	r0, r4
1a000b56:	f7ff ffc3 	bl	1a000ae0 <Chip_SSP_GetPeriphClockIndex>
1a000b5a:	f000 fc35 	bl	1a0013c8 <Chip_Clock_Enable>
1a000b5e:	6863      	ldr	r3, [r4, #4]
1a000b60:	f023 0304 	bic.w	r3, r3, #4
1a000b64:	6063      	str	r3, [r4, #4]
1a000b66:	6823      	ldr	r3, [r4, #0]
1a000b68:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000b6c:	f043 0307 	orr.w	r3, r3, #7
1a000b70:	6023      	str	r3, [r4, #0]
1a000b72:	4902      	ldr	r1, [pc, #8]	; (1a000b7c <Chip_SSP_Init+0x34>)
1a000b74:	4620      	mov	r0, r4
1a000b76:	f7ff ffc8 	bl	1a000b0a <Chip_SSP_SetBitRate>
1a000b7a:	bd10      	pop	{r4, pc}
1a000b7c:	000186a0 	.word	0x000186a0

1a000b80 <Chip_I2C_EventHandler>:
1a000b80:	2901      	cmp	r1, #1
1a000b82:	d109      	bne.n	1a000b98 <Chip_I2C_EventHandler+0x18>
1a000b84:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000b88:	0082      	lsls	r2, r0, #2
1a000b8a:	4b04      	ldr	r3, [pc, #16]	; (1a000b9c <Chip_I2C_EventHandler+0x1c>)
1a000b8c:	4413      	add	r3, r2
1a000b8e:	691a      	ldr	r2, [r3, #16]
1a000b90:	7d13      	ldrb	r3, [r2, #20]
1a000b92:	b2db      	uxtb	r3, r3
1a000b94:	2b04      	cmp	r3, #4
1a000b96:	d0fb      	beq.n	1a000b90 <Chip_I2C_EventHandler+0x10>
1a000b98:	4770      	bx	lr
1a000b9a:	bf00      	nop
1a000b9c:	10000090 	.word	0x10000090

1a000ba0 <Chip_I2C_Init>:
1a000ba0:	b570      	push	{r4, r5, r6, lr}
1a000ba2:	4605      	mov	r5, r0
1a000ba4:	4e06      	ldr	r6, [pc, #24]	; (1a000bc0 <Chip_I2C_Init+0x20>)
1a000ba6:	00c4      	lsls	r4, r0, #3
1a000ba8:	1a22      	subs	r2, r4, r0
1a000baa:	0093      	lsls	r3, r2, #2
1a000bac:	4433      	add	r3, r6
1a000bae:	8898      	ldrh	r0, [r3, #4]
1a000bb0:	f000 fc0a 	bl	1a0013c8 <Chip_Clock_Enable>
1a000bb4:	1b64      	subs	r4, r4, r5
1a000bb6:	00a3      	lsls	r3, r4, #2
1a000bb8:	58f3      	ldr	r3, [r6, r3]
1a000bba:	226c      	movs	r2, #108	; 0x6c
1a000bbc:	619a      	str	r2, [r3, #24]
1a000bbe:	bd70      	pop	{r4, r5, r6, pc}
1a000bc0:	10000090 	.word	0x10000090

1a000bc4 <Chip_I2C_SetClockRate>:
1a000bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000bc8:	460c      	mov	r4, r1
1a000bca:	4e0b      	ldr	r6, [pc, #44]	; (1a000bf8 <Chip_I2C_SetClockRate+0x34>)
1a000bcc:	00c5      	lsls	r5, r0, #3
1a000bce:	1a2b      	subs	r3, r5, r0
1a000bd0:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000bd4:	eb06 0308 	add.w	r3, r6, r8
1a000bd8:	8898      	ldrh	r0, [r3, #4]
1a000bda:	f000 fc0f 	bl	1a0013fc <Chip_Clock_GetRate>
1a000bde:	fbb0 f0f4 	udiv	r0, r0, r4
1a000be2:	f856 3008 	ldr.w	r3, [r6, r8]
1a000be6:	0842      	lsrs	r2, r0, #1
1a000be8:	611a      	str	r2, [r3, #16]
1a000bea:	f856 3008 	ldr.w	r3, [r6, r8]
1a000bee:	691a      	ldr	r2, [r3, #16]
1a000bf0:	1a80      	subs	r0, r0, r2
1a000bf2:	6158      	str	r0, [r3, #20]
1a000bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000bf8:	10000090 	.word	0x10000090

1a000bfc <Chip_GPIO_Init>:
1a000bfc:	4770      	bx	lr
1a000bfe:	Address 0x1a000bfe is out of bounds.


1a000c00 <setClkDiv>:
1a000c00:	b510      	push	{r4, lr}
1a000c02:	4604      	mov	r4, r0
1a000c04:	2074      	movs	r0, #116	; 0x74
1a000c06:	f000 fbf9 	bl	1a0013fc <Chip_Clock_GetRate>
1a000c0a:	4b03      	ldr	r3, [pc, #12]	; (1a000c18 <setClkDiv+0x18>)
1a000c0c:	fba3 3000 	umull	r3, r0, r3, r0
1a000c10:	0c40      	lsrs	r0, r0, #17
1a000c12:	3801      	subs	r0, #1
1a000c14:	6160      	str	r0, [r4, #20]
1a000c16:	bd10      	pop	{r4, pc}
1a000c18:	165e9f81 	.word	0x165e9f81

1a000c1c <Chip_EEPROM_Init>:
1a000c1c:	b510      	push	{r4, lr}
1a000c1e:	4604      	mov	r4, r0
1a000c20:	2300      	movs	r3, #0
1a000c22:	6183      	str	r3, [r0, #24]
1a000c24:	f7ff ffec 	bl	1a000c00 <setClkDiv>
1a000c28:	2358      	movs	r3, #88	; 0x58
1a000c2a:	60a3      	str	r3, [r4, #8]
1a000c2c:	f240 2332 	movw	r3, #562	; 0x232
1a000c30:	6123      	str	r3, [r4, #16]
1a000c32:	bd10      	pop	{r4, pc}

1a000c34 <fpuInit>:
1a000c34:	b084      	sub	sp, #16
1a000c36:	4b0f      	ldr	r3, [pc, #60]	; (1a000c74 <fpuInit+0x40>)
1a000c38:	681b      	ldr	r3, [r3, #0]
1a000c3a:	9302      	str	r3, [sp, #8]
1a000c3c:	4b0e      	ldr	r3, [pc, #56]	; (1a000c78 <fpuInit+0x44>)
1a000c3e:	681b      	ldr	r3, [r3, #0]
1a000c40:	9301      	str	r3, [sp, #4]
1a000c42:	9a02      	ldr	r2, [sp, #8]
1a000c44:	4b0d      	ldr	r3, [pc, #52]	; (1a000c7c <fpuInit+0x48>)
1a000c46:	429a      	cmp	r2, r3
1a000c48:	d00c      	beq.n	1a000c64 <fpuInit+0x30>
1a000c4a:	2300      	movs	r3, #0
1a000c4c:	b143      	cbz	r3, 1a000c60 <fpuInit+0x2c>
1a000c4e:	4a0c      	ldr	r2, [pc, #48]	; (1a000c80 <fpuInit+0x4c>)
1a000c50:	6813      	ldr	r3, [r2, #0]
1a000c52:	9303      	str	r3, [sp, #12]
1a000c54:	9b03      	ldr	r3, [sp, #12]
1a000c56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000c5a:	9303      	str	r3, [sp, #12]
1a000c5c:	9b03      	ldr	r3, [sp, #12]
1a000c5e:	6013      	str	r3, [r2, #0]
1a000c60:	b004      	add	sp, #16
1a000c62:	4770      	bx	lr
1a000c64:	9a01      	ldr	r2, [sp, #4]
1a000c66:	4b07      	ldr	r3, [pc, #28]	; (1a000c84 <fpuInit+0x50>)
1a000c68:	429a      	cmp	r2, r3
1a000c6a:	d001      	beq.n	1a000c70 <fpuInit+0x3c>
1a000c6c:	2300      	movs	r3, #0
1a000c6e:	e7ed      	b.n	1a000c4c <fpuInit+0x18>
1a000c70:	2301      	movs	r3, #1
1a000c72:	e7eb      	b.n	1a000c4c <fpuInit+0x18>
1a000c74:	e000ef40 	.word	0xe000ef40
1a000c78:	e000ef44 	.word	0xe000ef44
1a000c7c:	10110021 	.word	0x10110021
1a000c80:	e000ed88 	.word	0xe000ed88
1a000c84:	11000011 	.word	0x11000011

1a000c88 <Chip_ADC_GetClockIndex>:
1a000c88:	4b03      	ldr	r3, [pc, #12]	; (1a000c98 <Chip_ADC_GetClockIndex+0x10>)
1a000c8a:	4298      	cmp	r0, r3
1a000c8c:	d001      	beq.n	1a000c92 <Chip_ADC_GetClockIndex+0xa>
1a000c8e:	2003      	movs	r0, #3
1a000c90:	4770      	bx	lr
1a000c92:	2004      	movs	r0, #4
1a000c94:	4770      	bx	lr
1a000c96:	bf00      	nop
1a000c98:	400e4000 	.word	0x400e4000

1a000c9c <getClkDiv>:
1a000c9c:	b570      	push	{r4, r5, r6, lr}
1a000c9e:	460d      	mov	r5, r1
1a000ca0:	4614      	mov	r4, r2
1a000ca2:	461e      	mov	r6, r3
1a000ca4:	f7ff fff0 	bl	1a000c88 <Chip_ADC_GetClockIndex>
1a000ca8:	f000 fba8 	bl	1a0013fc <Chip_Clock_GetRate>
1a000cac:	b155      	cbz	r5, 1a000cc4 <getClkDiv+0x28>
1a000cae:	fb04 f406 	mul.w	r4, r4, r6
1a000cb2:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000cb6:	0064      	lsls	r4, r4, #1
1a000cb8:	fbb0 f0f4 	udiv	r0, r0, r4
1a000cbc:	b2c0      	uxtb	r0, r0
1a000cbe:	3801      	subs	r0, #1
1a000cc0:	b2c0      	uxtb	r0, r0
1a000cc2:	bd70      	pop	{r4, r5, r6, pc}
1a000cc4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000cc8:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000ccc:	e7f1      	b.n	1a000cb2 <getClkDiv+0x16>
1a000cce:	Address 0x1a000cce is out of bounds.


1a000cd0 <Chip_ADC_Init>:
1a000cd0:	b538      	push	{r3, r4, r5, lr}
1a000cd2:	4605      	mov	r5, r0
1a000cd4:	460c      	mov	r4, r1
1a000cd6:	f7ff ffd7 	bl	1a000c88 <Chip_ADC_GetClockIndex>
1a000cda:	2301      	movs	r3, #1
1a000cdc:	461a      	mov	r2, r3
1a000cde:	4619      	mov	r1, r3
1a000ce0:	f000 fb54 	bl	1a00138c <Chip_Clock_EnableOpts>
1a000ce4:	2100      	movs	r1, #0
1a000ce6:	60e9      	str	r1, [r5, #12]
1a000ce8:	4a08      	ldr	r2, [pc, #32]	; (1a000d0c <Chip_ADC_Init+0x3c>)
1a000cea:	6022      	str	r2, [r4, #0]
1a000cec:	7121      	strb	r1, [r4, #4]
1a000cee:	7161      	strb	r1, [r4, #5]
1a000cf0:	230b      	movs	r3, #11
1a000cf2:	4628      	mov	r0, r5
1a000cf4:	f7ff ffd2 	bl	1a000c9c <getClkDiv>
1a000cf8:	0200      	lsls	r0, r0, #8
1a000cfa:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
1a000cfe:	7920      	ldrb	r0, [r4, #4]
1a000d00:	0440      	lsls	r0, r0, #17
1a000d02:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000d06:	4318      	orrs	r0, r3
1a000d08:	6028      	str	r0, [r5, #0]
1a000d0a:	bd38      	pop	{r3, r4, r5, pc}
1a000d0c:	00061a80 	.word	0x00061a80

1a000d10 <Chip_ADC_SetSampleRate>:
1a000d10:	b570      	push	{r4, r5, r6, lr}
1a000d12:	4605      	mov	r5, r0
1a000d14:	460e      	mov	r6, r1
1a000d16:	6804      	ldr	r4, [r0, #0]
1a000d18:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000d1c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
1a000d20:	600a      	str	r2, [r1, #0]
1a000d22:	790b      	ldrb	r3, [r1, #4]
1a000d24:	f1c3 030b 	rsb	r3, r3, #11
1a000d28:	b2db      	uxtb	r3, r3
1a000d2a:	7949      	ldrb	r1, [r1, #5]
1a000d2c:	f7ff ffb6 	bl	1a000c9c <getClkDiv>
1a000d30:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
1a000d34:	7933      	ldrb	r3, [r6, #4]
1a000d36:	045b      	lsls	r3, r3, #17
1a000d38:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000d3c:	4303      	orrs	r3, r0
1a000d3e:	602b      	str	r3, [r5, #0]
1a000d40:	bd70      	pop	{r4, r5, r6, pc}

1a000d42 <Chip_ADC_SetResolution>:
1a000d42:	b508      	push	{r3, lr}
1a000d44:	710a      	strb	r2, [r1, #4]
1a000d46:	680a      	ldr	r2, [r1, #0]
1a000d48:	f7ff ffe2 	bl	1a000d10 <Chip_ADC_SetSampleRate>
1a000d4c:	bd08      	pop	{r3, pc}
1a000d4e:	Address 0x1a000d4e is out of bounds.


1a000d50 <Chip_SetupCoreClock>:
1a000d50:	b570      	push	{r4, r5, r6, lr}
1a000d52:	b08a      	sub	sp, #40	; 0x28
1a000d54:	4605      	mov	r5, r0
1a000d56:	460e      	mov	r6, r1
1a000d58:	4614      	mov	r4, r2
1a000d5a:	f242 7310 	movw	r3, #10000	; 0x2710
1a000d5e:	9309      	str	r3, [sp, #36]	; 0x24
1a000d60:	2806      	cmp	r0, #6
1a000d62:	d018      	beq.n	1a000d96 <Chip_SetupCoreClock+0x46>
1a000d64:	2300      	movs	r3, #0
1a000d66:	2201      	movs	r2, #1
1a000d68:	4629      	mov	r1, r5
1a000d6a:	2004      	movs	r0, #4
1a000d6c:	f000 fac8 	bl	1a001300 <Chip_Clock_SetBaseClock>
1a000d70:	4a4a      	ldr	r2, [pc, #296]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000d72:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000d74:	f043 0301 	orr.w	r3, r3, #1
1a000d78:	6453      	str	r3, [r2, #68]	; 0x44
1a000d7a:	f88d 5008 	strb.w	r5, [sp, #8]
1a000d7e:	a901      	add	r1, sp, #4
1a000d80:	4630      	mov	r0, r6
1a000d82:	f000 fa35 	bl	1a0011f0 <Chip_Clock_CalcMainPLLValue>
1a000d86:	4b46      	ldr	r3, [pc, #280]	; (1a000ea0 <Chip_SetupCoreClock+0x150>)
1a000d88:	429e      	cmp	r6, r3
1a000d8a:	d916      	bls.n	1a000dba <Chip_SetupCoreClock+0x6a>
1a000d8c:	9b01      	ldr	r3, [sp, #4]
1a000d8e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000d92:	d003      	beq.n	1a000d9c <Chip_SetupCoreClock+0x4c>
1a000d94:	e7fe      	b.n	1a000d94 <Chip_SetupCoreClock+0x44>
1a000d96:	f000 f98d 	bl	1a0010b4 <Chip_Clock_EnableCrystal>
1a000d9a:	e7e3      	b.n	1a000d64 <Chip_SetupCoreClock+0x14>
1a000d9c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000da0:	d005      	beq.n	1a000dae <Chip_SetupCoreClock+0x5e>
1a000da2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000da6:	9301      	str	r3, [sp, #4]
1a000da8:	2500      	movs	r5, #0
1a000daa:	2601      	movs	r6, #1
1a000dac:	e007      	b.n	1a000dbe <Chip_SetupCoreClock+0x6e>
1a000dae:	9b04      	ldr	r3, [sp, #16]
1a000db0:	3301      	adds	r3, #1
1a000db2:	9304      	str	r3, [sp, #16]
1a000db4:	2501      	movs	r5, #1
1a000db6:	2600      	movs	r6, #0
1a000db8:	e001      	b.n	1a000dbe <Chip_SetupCoreClock+0x6e>
1a000dba:	2500      	movs	r5, #0
1a000dbc:	462e      	mov	r6, r5
1a000dbe:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000dc2:	9b01      	ldr	r3, [sp, #4]
1a000dc4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000dc8:	9a05      	ldr	r2, [sp, #20]
1a000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000dce:	9a03      	ldr	r2, [sp, #12]
1a000dd0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000dd4:	9a04      	ldr	r2, [sp, #16]
1a000dd6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000dda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000dde:	4a2f      	ldr	r2, [pc, #188]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000de0:	6453      	str	r3, [r2, #68]	; 0x44
1a000de2:	4b2e      	ldr	r3, [pc, #184]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000de6:	f013 0f01 	tst.w	r3, #1
1a000dea:	d0fa      	beq.n	1a000de2 <Chip_SetupCoreClock+0x92>
1a000dec:	2300      	movs	r3, #0
1a000dee:	2201      	movs	r2, #1
1a000df0:	2109      	movs	r1, #9
1a000df2:	2004      	movs	r0, #4
1a000df4:	f000 fa84 	bl	1a001300 <Chip_Clock_SetBaseClock>
1a000df8:	b306      	cbz	r6, 1a000e3c <Chip_SetupCoreClock+0xec>
1a000dfa:	f242 7310 	movw	r3, #10000	; 0x2710
1a000dfe:	9309      	str	r3, [sp, #36]	; 0x24
1a000e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000e02:	1e5a      	subs	r2, r3, #1
1a000e04:	9209      	str	r2, [sp, #36]	; 0x24
1a000e06:	2b00      	cmp	r3, #0
1a000e08:	d1fa      	bne.n	1a000e00 <Chip_SetupCoreClock+0xb0>
1a000e0a:	9b01      	ldr	r3, [sp, #4]
1a000e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000e10:	9301      	str	r3, [sp, #4]
1a000e12:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000e16:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000e1a:	9a05      	ldr	r2, [sp, #20]
1a000e1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000e20:	9a03      	ldr	r2, [sp, #12]
1a000e22:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000e26:	9a04      	ldr	r2, [sp, #16]
1a000e28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e30:	4a1a      	ldr	r2, [pc, #104]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000e32:	6453      	str	r3, [r2, #68]	; 0x44
1a000e34:	2c00      	cmp	r4, #0
1a000e36:	d12e      	bne.n	1a000e96 <Chip_SetupCoreClock+0x146>
1a000e38:	b00a      	add	sp, #40	; 0x28
1a000e3a:	bd70      	pop	{r4, r5, r6, pc}
1a000e3c:	2d00      	cmp	r5, #0
1a000e3e:	d0f9      	beq.n	1a000e34 <Chip_SetupCoreClock+0xe4>
1a000e40:	f242 7310 	movw	r3, #10000	; 0x2710
1a000e44:	9309      	str	r3, [sp, #36]	; 0x24
1a000e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000e48:	1e5a      	subs	r2, r3, #1
1a000e4a:	9209      	str	r2, [sp, #36]	; 0x24
1a000e4c:	2b00      	cmp	r3, #0
1a000e4e:	d1fa      	bne.n	1a000e46 <Chip_SetupCoreClock+0xf6>
1a000e50:	9b04      	ldr	r3, [sp, #16]
1a000e52:	1e5a      	subs	r2, r3, #1
1a000e54:	9204      	str	r2, [sp, #16]
1a000e56:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000e5a:	9b01      	ldr	r3, [sp, #4]
1a000e5c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000e60:	9905      	ldr	r1, [sp, #20]
1a000e62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000e66:	9903      	ldr	r1, [sp, #12]
1a000e68:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000e6c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e74:	4a09      	ldr	r2, [pc, #36]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000e76:	6453      	str	r3, [r2, #68]	; 0x44
1a000e78:	e7dc      	b.n	1a000e34 <Chip_SetupCoreClock+0xe4>
1a000e7a:	480a      	ldr	r0, [pc, #40]	; (1a000ea4 <Chip_SetupCoreClock+0x154>)
1a000e7c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000e80:	78cb      	ldrb	r3, [r1, #3]
1a000e82:	788a      	ldrb	r2, [r1, #2]
1a000e84:	7849      	ldrb	r1, [r1, #1]
1a000e86:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000e8a:	f000 fa39 	bl	1a001300 <Chip_Clock_SetBaseClock>
1a000e8e:	3401      	adds	r4, #1
1a000e90:	2c11      	cmp	r4, #17
1a000e92:	d9f2      	bls.n	1a000e7a <Chip_SetupCoreClock+0x12a>
1a000e94:	e7d0      	b.n	1a000e38 <Chip_SetupCoreClock+0xe8>
1a000e96:	2400      	movs	r4, #0
1a000e98:	e7fa      	b.n	1a000e90 <Chip_SetupCoreClock+0x140>
1a000e9a:	bf00      	nop
1a000e9c:	40050000 	.word	0x40050000
1a000ea0:	068e7780 	.word	0x068e7780
1a000ea4:	1a001b6c 	.word	0x1a001b6c

1a000ea8 <SystemCoreClockUpdate>:
1a000ea8:	b508      	push	{r3, lr}
1a000eaa:	2069      	movs	r0, #105	; 0x69
1a000eac:	f000 faa6 	bl	1a0013fc <Chip_Clock_GetRate>
1a000eb0:	4b01      	ldr	r3, [pc, #4]	; (1a000eb8 <SystemCoreClockUpdate+0x10>)
1a000eb2:	6018      	str	r0, [r3, #0]
1a000eb4:	bd08      	pop	{r3, pc}
1a000eb6:	bf00      	nop
1a000eb8:	100000f4 	.word	0x100000f4

1a000ebc <pll_calc_divs>:
1a000ebc:	b4f0      	push	{r4, r5, r6, r7}
1a000ebe:	680b      	ldr	r3, [r1, #0]
1a000ec0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000ec4:	d002      	beq.n	1a000ecc <pll_calc_divs+0x10>
1a000ec6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000eca:	600b      	str	r3, [r1, #0]
1a000ecc:	4607      	mov	r7, r0
1a000ece:	2501      	movs	r5, #1
1a000ed0:	e03a      	b.n	1a000f48 <pll_calc_divs+0x8c>
1a000ed2:	694b      	ldr	r3, [r1, #20]
1a000ed4:	fb03 f302 	mul.w	r3, r3, r2
1a000ed8:	fbb3 f3f5 	udiv	r3, r3, r5
1a000edc:	e01c      	b.n	1a000f18 <pll_calc_divs+0x5c>
1a000ede:	461c      	mov	r4, r3
1a000ee0:	ebb0 0c04 	subs.w	ip, r0, r4
1a000ee4:	d427      	bmi.n	1a000f36 <pll_calc_divs+0x7a>
1a000ee6:	4567      	cmp	r7, ip
1a000ee8:	d906      	bls.n	1a000ef8 <pll_calc_divs+0x3c>
1a000eea:	608d      	str	r5, [r1, #8]
1a000eec:	1c77      	adds	r7, r6, #1
1a000eee:	60cf      	str	r7, [r1, #12]
1a000ef0:	610a      	str	r2, [r1, #16]
1a000ef2:	618c      	str	r4, [r1, #24]
1a000ef4:	61cb      	str	r3, [r1, #28]
1a000ef6:	4667      	mov	r7, ip
1a000ef8:	3201      	adds	r2, #1
1a000efa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000efe:	dc1d      	bgt.n	1a000f3c <pll_calc_divs+0x80>
1a000f00:	680c      	ldr	r4, [r1, #0]
1a000f02:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000f06:	d0e4      	beq.n	1a000ed2 <pll_calc_divs+0x16>
1a000f08:	1c73      	adds	r3, r6, #1
1a000f0a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000f0e:	694b      	ldr	r3, [r1, #20]
1a000f10:	fb03 f30c 	mul.w	r3, r3, ip
1a000f14:	fbb3 f3f5 	udiv	r3, r3, r5
1a000f18:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000f54 <pll_calc_divs+0x98>
1a000f1c:	4563      	cmp	r3, ip
1a000f1e:	d9eb      	bls.n	1a000ef8 <pll_calc_divs+0x3c>
1a000f20:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000f58 <pll_calc_divs+0x9c>
1a000f24:	4563      	cmp	r3, ip
1a000f26:	d809      	bhi.n	1a000f3c <pll_calc_divs+0x80>
1a000f28:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000f2c:	d1d7      	bne.n	1a000ede <pll_calc_divs+0x22>
1a000f2e:	1c74      	adds	r4, r6, #1
1a000f30:	fa23 f404 	lsr.w	r4, r3, r4
1a000f34:	e7d4      	b.n	1a000ee0 <pll_calc_divs+0x24>
1a000f36:	f1cc 0c00 	rsb	ip, ip, #0
1a000f3a:	e7d4      	b.n	1a000ee6 <pll_calc_divs+0x2a>
1a000f3c:	3601      	adds	r6, #1
1a000f3e:	2e03      	cmp	r6, #3
1a000f40:	dc01      	bgt.n	1a000f46 <pll_calc_divs+0x8a>
1a000f42:	2201      	movs	r2, #1
1a000f44:	e7d9      	b.n	1a000efa <pll_calc_divs+0x3e>
1a000f46:	3501      	adds	r5, #1
1a000f48:	2d04      	cmp	r5, #4
1a000f4a:	dc01      	bgt.n	1a000f50 <pll_calc_divs+0x94>
1a000f4c:	2600      	movs	r6, #0
1a000f4e:	e7f6      	b.n	1a000f3e <pll_calc_divs+0x82>
1a000f50:	bcf0      	pop	{r4, r5, r6, r7}
1a000f52:	4770      	bx	lr
1a000f54:	094c5eff 	.word	0x094c5eff
1a000f58:	1312d000 	.word	0x1312d000

1a000f5c <pll_get_frac>:
1a000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f5e:	b099      	sub	sp, #100	; 0x64
1a000f60:	4605      	mov	r5, r0
1a000f62:	460c      	mov	r4, r1
1a000f64:	225c      	movs	r2, #92	; 0x5c
1a000f66:	2100      	movs	r1, #0
1a000f68:	a801      	add	r0, sp, #4
1a000f6a:	f000 fd05 	bl	1a001978 <memset>
1a000f6e:	2380      	movs	r3, #128	; 0x80
1a000f70:	9300      	str	r3, [sp, #0]
1a000f72:	6963      	ldr	r3, [r4, #20]
1a000f74:	9305      	str	r3, [sp, #20]
1a000f76:	7923      	ldrb	r3, [r4, #4]
1a000f78:	f88d 3004 	strb.w	r3, [sp, #4]
1a000f7c:	4669      	mov	r1, sp
1a000f7e:	4628      	mov	r0, r5
1a000f80:	f7ff ff9c 	bl	1a000ebc <pll_calc_divs>
1a000f84:	9b06      	ldr	r3, [sp, #24]
1a000f86:	42ab      	cmp	r3, r5
1a000f88:	d027      	beq.n	1a000fda <pll_get_frac+0x7e>
1a000f8a:	1aeb      	subs	r3, r5, r3
1a000f8c:	d42e      	bmi.n	1a000fec <pll_get_frac+0x90>
1a000f8e:	461e      	mov	r6, r3
1a000f90:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000f92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000f96:	9310      	str	r3, [sp, #64]	; 0x40
1a000f98:	6963      	ldr	r3, [r4, #20]
1a000f9a:	9315      	str	r3, [sp, #84]	; 0x54
1a000f9c:	7923      	ldrb	r3, [r4, #4]
1a000f9e:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a000fa2:	a910      	add	r1, sp, #64	; 0x40
1a000fa4:	4628      	mov	r0, r5
1a000fa6:	f7ff ff89 	bl	1a000ebc <pll_calc_divs>
1a000faa:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000fac:	42ab      	cmp	r3, r5
1a000fae:	d01f      	beq.n	1a000ff0 <pll_get_frac+0x94>
1a000fb0:	1aeb      	subs	r3, r5, r3
1a000fb2:	d425      	bmi.n	1a001000 <pll_get_frac+0xa4>
1a000fb4:	461f      	mov	r7, r3
1a000fb6:	4b2b      	ldr	r3, [pc, #172]	; (1a001064 <pll_get_frac+0x108>)
1a000fb8:	429d      	cmp	r5, r3
1a000fba:	d923      	bls.n	1a001004 <pll_get_frac+0xa8>
1a000fbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000fbe:	1aed      	subs	r5, r5, r3
1a000fc0:	d433      	bmi.n	1a00102a <pll_get_frac+0xce>
1a000fc2:	42ae      	cmp	r6, r5
1a000fc4:	dc3b      	bgt.n	1a00103e <pll_get_frac+0xe2>
1a000fc6:	42be      	cmp	r6, r7
1a000fc8:	dc31      	bgt.n	1a00102e <pll_get_frac+0xd2>
1a000fca:	466d      	mov	r5, sp
1a000fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000fd0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000fd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000fd8:	e006      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a000fda:	466d      	mov	r5, sp
1a000fdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000fe0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000fe4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000fe8:	b019      	add	sp, #100	; 0x64
1a000fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000fec:	425b      	negs	r3, r3
1a000fee:	e7ce      	b.n	1a000f8e <pll_get_frac+0x32>
1a000ff0:	ad10      	add	r5, sp, #64	; 0x40
1a000ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ff6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000ffa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000ffe:	e7f3      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a001000:	425b      	negs	r3, r3
1a001002:	e7d7      	b.n	1a000fb4 <pll_get_frac+0x58>
1a001004:	2340      	movs	r3, #64	; 0x40
1a001006:	9308      	str	r3, [sp, #32]
1a001008:	6963      	ldr	r3, [r4, #20]
1a00100a:	930d      	str	r3, [sp, #52]	; 0x34
1a00100c:	a908      	add	r1, sp, #32
1a00100e:	4628      	mov	r0, r5
1a001010:	f7ff ff54 	bl	1a000ebc <pll_calc_divs>
1a001014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001016:	42ab      	cmp	r3, r5
1a001018:	d1d0      	bne.n	1a000fbc <pll_get_frac+0x60>
1a00101a:	ad08      	add	r5, sp, #32
1a00101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001020:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001028:	e7de      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a00102a:	426d      	negs	r5, r5
1a00102c:	e7c9      	b.n	1a000fc2 <pll_get_frac+0x66>
1a00102e:	ad10      	add	r5, sp, #64	; 0x40
1a001030:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001034:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00103c:	e7d4      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a00103e:	42af      	cmp	r7, r5
1a001040:	db07      	blt.n	1a001052 <pll_get_frac+0xf6>
1a001042:	ad08      	add	r5, sp, #32
1a001044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001048:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00104c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001050:	e7ca      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a001052:	ad10      	add	r5, sp, #64	; 0x40
1a001054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001058:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00105c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001060:	e7c2      	b.n	1a000fe8 <pll_get_frac+0x8c>
1a001062:	bf00      	nop
1a001064:	068e7780 	.word	0x068e7780

1a001068 <Chip_Clock_FindBaseClock>:
1a001068:	b430      	push	{r4, r5}
1a00106a:	4605      	mov	r5, r0
1a00106c:	2300      	movs	r3, #0
1a00106e:	201c      	movs	r0, #28
1a001070:	e000      	b.n	1a001074 <Chip_Clock_FindBaseClock+0xc>
1a001072:	3301      	adds	r3, #1
1a001074:	281c      	cmp	r0, #28
1a001076:	d118      	bne.n	1a0010aa <Chip_Clock_FindBaseClock+0x42>
1a001078:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00107c:	0051      	lsls	r1, r2, #1
1a00107e:	4a0c      	ldr	r2, [pc, #48]	; (1a0010b0 <Chip_Clock_FindBaseClock+0x48>)
1a001080:	440a      	add	r2, r1
1a001082:	7914      	ldrb	r4, [r2, #4]
1a001084:	4284      	cmp	r4, r0
1a001086:	d010      	beq.n	1a0010aa <Chip_Clock_FindBaseClock+0x42>
1a001088:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a00108c:	004a      	lsls	r2, r1, #1
1a00108e:	4908      	ldr	r1, [pc, #32]	; (1a0010b0 <Chip_Clock_FindBaseClock+0x48>)
1a001090:	5a8a      	ldrh	r2, [r1, r2]
1a001092:	42aa      	cmp	r2, r5
1a001094:	d8ed      	bhi.n	1a001072 <Chip_Clock_FindBaseClock+0xa>
1a001096:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00109a:	0051      	lsls	r1, r2, #1
1a00109c:	4a04      	ldr	r2, [pc, #16]	; (1a0010b0 <Chip_Clock_FindBaseClock+0x48>)
1a00109e:	440a      	add	r2, r1
1a0010a0:	8852      	ldrh	r2, [r2, #2]
1a0010a2:	42aa      	cmp	r2, r5
1a0010a4:	d3e5      	bcc.n	1a001072 <Chip_Clock_FindBaseClock+0xa>
1a0010a6:	4620      	mov	r0, r4
1a0010a8:	e7e4      	b.n	1a001074 <Chip_Clock_FindBaseClock+0xc>
1a0010aa:	bc30      	pop	{r4, r5}
1a0010ac:	4770      	bx	lr
1a0010ae:	bf00      	nop
1a0010b0:	1a001bc0 	.word	0x1a001bc0

1a0010b4 <Chip_Clock_EnableCrystal>:
1a0010b4:	b082      	sub	sp, #8
1a0010b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0010ba:	9301      	str	r3, [sp, #4]
1a0010bc:	4a0d      	ldr	r2, [pc, #52]	; (1a0010f4 <Chip_Clock_EnableCrystal+0x40>)
1a0010be:	6993      	ldr	r3, [r2, #24]
1a0010c0:	f023 0102 	bic.w	r1, r3, #2
1a0010c4:	6992      	ldr	r2, [r2, #24]
1a0010c6:	428a      	cmp	r2, r1
1a0010c8:	d001      	beq.n	1a0010ce <Chip_Clock_EnableCrystal+0x1a>
1a0010ca:	4a0a      	ldr	r2, [pc, #40]	; (1a0010f4 <Chip_Clock_EnableCrystal+0x40>)
1a0010cc:	6191      	str	r1, [r2, #24]
1a0010ce:	f023 0303 	bic.w	r3, r3, #3
1a0010d2:	4a09      	ldr	r2, [pc, #36]	; (1a0010f8 <Chip_Clock_EnableCrystal+0x44>)
1a0010d4:	6811      	ldr	r1, [r2, #0]
1a0010d6:	4a09      	ldr	r2, [pc, #36]	; (1a0010fc <Chip_Clock_EnableCrystal+0x48>)
1a0010d8:	4291      	cmp	r1, r2
1a0010da:	d901      	bls.n	1a0010e0 <Chip_Clock_EnableCrystal+0x2c>
1a0010dc:	f043 0304 	orr.w	r3, r3, #4
1a0010e0:	4a04      	ldr	r2, [pc, #16]	; (1a0010f4 <Chip_Clock_EnableCrystal+0x40>)
1a0010e2:	6193      	str	r3, [r2, #24]
1a0010e4:	9b01      	ldr	r3, [sp, #4]
1a0010e6:	1e5a      	subs	r2, r3, #1
1a0010e8:	9201      	str	r2, [sp, #4]
1a0010ea:	2b00      	cmp	r3, #0
1a0010ec:	d1fa      	bne.n	1a0010e4 <Chip_Clock_EnableCrystal+0x30>
1a0010ee:	b002      	add	sp, #8
1a0010f0:	4770      	bx	lr
1a0010f2:	bf00      	nop
1a0010f4:	40050000 	.word	0x40050000
1a0010f8:	1a001b68 	.word	0x1a001b68
1a0010fc:	01312cff 	.word	0x01312cff

1a001100 <Chip_Clock_GetDividerSource>:
1a001100:	3012      	adds	r0, #18
1a001102:	4b05      	ldr	r3, [pc, #20]	; (1a001118 <Chip_Clock_GetDividerSource+0x18>)
1a001104:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a001108:	f010 0f01 	tst.w	r0, #1
1a00110c:	d102      	bne.n	1a001114 <Chip_Clock_GetDividerSource+0x14>
1a00110e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001112:	4770      	bx	lr
1a001114:	2011      	movs	r0, #17
1a001116:	4770      	bx	lr
1a001118:	40050000 	.word	0x40050000

1a00111c <Chip_Clock_GetDividerDivisor>:
1a00111c:	f100 0212 	add.w	r2, r0, #18
1a001120:	4b03      	ldr	r3, [pc, #12]	; (1a001130 <Chip_Clock_GetDividerDivisor+0x14>)
1a001122:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001126:	4b03      	ldr	r3, [pc, #12]	; (1a001134 <Chip_Clock_GetDividerDivisor+0x18>)
1a001128:	5c18      	ldrb	r0, [r3, r0]
1a00112a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00112e:	4770      	bx	lr
1a001130:	40050000 	.word	0x40050000
1a001134:	1a001bb8 	.word	0x1a001bb8

1a001138 <Chip_Clock_GetClockInputHz>:
1a001138:	b508      	push	{r3, lr}
1a00113a:	2810      	cmp	r0, #16
1a00113c:	d80a      	bhi.n	1a001154 <Chip_Clock_GetClockInputHz+0x1c>
1a00113e:	e8df f000 	tbb	[pc, r0]
1a001142:	0b44      	.short	0x0b44
1a001144:	0921180d 	.word	0x0921180d
1a001148:	2d2a2724 	.word	0x2d2a2724
1a00114c:	34300909 	.word	0x34300909
1a001150:	3c38      	.short	0x3c38
1a001152:	40          	.byte	0x40
1a001153:	00          	.byte	0x00
1a001154:	2000      	movs	r0, #0
1a001156:	e03a      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a001158:	481e      	ldr	r0, [pc, #120]	; (1a0011d4 <Chip_Clock_GetClockInputHz+0x9c>)
1a00115a:	e038      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a00115c:	4b1e      	ldr	r3, [pc, #120]	; (1a0011d8 <Chip_Clock_GetClockInputHz+0xa0>)
1a00115e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001162:	f003 0307 	and.w	r3, r3, #7
1a001166:	2b04      	cmp	r3, #4
1a001168:	d001      	beq.n	1a00116e <Chip_Clock_GetClockInputHz+0x36>
1a00116a:	481c      	ldr	r0, [pc, #112]	; (1a0011dc <Chip_Clock_GetClockInputHz+0xa4>)
1a00116c:	e02f      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a00116e:	2000      	movs	r0, #0
1a001170:	e02d      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a001172:	4b19      	ldr	r3, [pc, #100]	; (1a0011d8 <Chip_Clock_GetClockInputHz+0xa0>)
1a001174:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001178:	f003 0307 	and.w	r3, r3, #7
1a00117c:	2b04      	cmp	r3, #4
1a00117e:	d027      	beq.n	1a0011d0 <Chip_Clock_GetClockInputHz+0x98>
1a001180:	4816      	ldr	r0, [pc, #88]	; (1a0011dc <Chip_Clock_GetClockInputHz+0xa4>)
1a001182:	e024      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a001184:	4b16      	ldr	r3, [pc, #88]	; (1a0011e0 <Chip_Clock_GetClockInputHz+0xa8>)
1a001186:	6818      	ldr	r0, [r3, #0]
1a001188:	e021      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a00118a:	4b16      	ldr	r3, [pc, #88]	; (1a0011e4 <Chip_Clock_GetClockInputHz+0xac>)
1a00118c:	6818      	ldr	r0, [r3, #0]
1a00118e:	e01e      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a001190:	4b15      	ldr	r3, [pc, #84]	; (1a0011e8 <Chip_Clock_GetClockInputHz+0xb0>)
1a001192:	6818      	ldr	r0, [r3, #0]
1a001194:	e01b      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a001196:	4b14      	ldr	r3, [pc, #80]	; (1a0011e8 <Chip_Clock_GetClockInputHz+0xb0>)
1a001198:	6858      	ldr	r0, [r3, #4]
1a00119a:	e018      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a00119c:	f000 f868 	bl	1a001270 <Chip_Clock_GetMainPLLHz>
1a0011a0:	e015      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011a2:	2100      	movs	r1, #0
1a0011a4:	f000 f89a 	bl	1a0012dc <Chip_Clock_GetDivRate>
1a0011a8:	e011      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011aa:	2101      	movs	r1, #1
1a0011ac:	f000 f896 	bl	1a0012dc <Chip_Clock_GetDivRate>
1a0011b0:	e00d      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011b2:	2102      	movs	r1, #2
1a0011b4:	f000 f892 	bl	1a0012dc <Chip_Clock_GetDivRate>
1a0011b8:	e009      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011ba:	2103      	movs	r1, #3
1a0011bc:	f000 f88e 	bl	1a0012dc <Chip_Clock_GetDivRate>
1a0011c0:	e005      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011c2:	2104      	movs	r1, #4
1a0011c4:	f000 f88a 	bl	1a0012dc <Chip_Clock_GetDivRate>
1a0011c8:	e001      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011ca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0011ce:	bd08      	pop	{r3, pc}
1a0011d0:	4806      	ldr	r0, [pc, #24]	; (1a0011ec <Chip_Clock_GetClockInputHz+0xb4>)
1a0011d2:	e7fc      	b.n	1a0011ce <Chip_Clock_GetClockInputHz+0x96>
1a0011d4:	00b71b00 	.word	0x00b71b00
1a0011d8:	40043000 	.word	0x40043000
1a0011dc:	017d7840 	.word	0x017d7840
1a0011e0:	1a001b3c 	.word	0x1a001b3c
1a0011e4:	1a001b68 	.word	0x1a001b68
1a0011e8:	100000e0 	.word	0x100000e0
1a0011ec:	02faf080 	.word	0x02faf080

1a0011f0 <Chip_Clock_CalcMainPLLValue>:
1a0011f0:	b538      	push	{r3, r4, r5, lr}
1a0011f2:	4605      	mov	r5, r0
1a0011f4:	460c      	mov	r4, r1
1a0011f6:	7908      	ldrb	r0, [r1, #4]
1a0011f8:	f7ff ff9e 	bl	1a001138 <Chip_Clock_GetClockInputHz>
1a0011fc:	6160      	str	r0, [r4, #20]
1a0011fe:	4b19      	ldr	r3, [pc, #100]	; (1a001264 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001200:	442b      	add	r3, r5
1a001202:	4a19      	ldr	r2, [pc, #100]	; (1a001268 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001204:	4293      	cmp	r3, r2
1a001206:	d821      	bhi.n	1a00124c <Chip_Clock_CalcMainPLLValue+0x5c>
1a001208:	b318      	cbz	r0, 1a001252 <Chip_Clock_CalcMainPLLValue+0x62>
1a00120a:	2380      	movs	r3, #128	; 0x80
1a00120c:	6023      	str	r3, [r4, #0]
1a00120e:	2300      	movs	r3, #0
1a001210:	60a3      	str	r3, [r4, #8]
1a001212:	60e3      	str	r3, [r4, #12]
1a001214:	fbb5 f3f0 	udiv	r3, r5, r0
1a001218:	6123      	str	r3, [r4, #16]
1a00121a:	4a14      	ldr	r2, [pc, #80]	; (1a00126c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00121c:	4295      	cmp	r5, r2
1a00121e:	d903      	bls.n	1a001228 <Chip_Clock_CalcMainPLLValue+0x38>
1a001220:	fb03 f000 	mul.w	r0, r3, r0
1a001224:	42a8      	cmp	r0, r5
1a001226:	d007      	beq.n	1a001238 <Chip_Clock_CalcMainPLLValue+0x48>
1a001228:	4621      	mov	r1, r4
1a00122a:	4628      	mov	r0, r5
1a00122c:	f7ff fe96 	bl	1a000f5c <pll_get_frac>
1a001230:	68a3      	ldr	r3, [r4, #8]
1a001232:	b18b      	cbz	r3, 1a001258 <Chip_Clock_CalcMainPLLValue+0x68>
1a001234:	3b01      	subs	r3, #1
1a001236:	60a3      	str	r3, [r4, #8]
1a001238:	6923      	ldr	r3, [r4, #16]
1a00123a:	b183      	cbz	r3, 1a00125e <Chip_Clock_CalcMainPLLValue+0x6e>
1a00123c:	68e2      	ldr	r2, [r4, #12]
1a00123e:	b10a      	cbz	r2, 1a001244 <Chip_Clock_CalcMainPLLValue+0x54>
1a001240:	3a01      	subs	r2, #1
1a001242:	60e2      	str	r2, [r4, #12]
1a001244:	3b01      	subs	r3, #1
1a001246:	6123      	str	r3, [r4, #16]
1a001248:	2000      	movs	r0, #0
1a00124a:	bd38      	pop	{r3, r4, r5, pc}
1a00124c:	f04f 30ff 	mov.w	r0, #4294967295
1a001250:	e7fb      	b.n	1a00124a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001252:	f04f 30ff 	mov.w	r0, #4294967295
1a001256:	e7f8      	b.n	1a00124a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001258:	f04f 30ff 	mov.w	r0, #4294967295
1a00125c:	e7f5      	b.n	1a00124a <Chip_Clock_CalcMainPLLValue+0x5a>
1a00125e:	f04f 30ff 	mov.w	r0, #4294967295
1a001262:	e7f2      	b.n	1a00124a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001264:	ff6b3a10 	.word	0xff6b3a10
1a001268:	0b940510 	.word	0x0b940510
1a00126c:	094c5eff 	.word	0x094c5eff

1a001270 <Chip_Clock_GetMainPLLHz>:
1a001270:	b530      	push	{r4, r5, lr}
1a001272:	b083      	sub	sp, #12
1a001274:	4d17      	ldr	r5, [pc, #92]	; (1a0012d4 <Chip_Clock_GetMainPLLHz+0x64>)
1a001276:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a001278:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a00127c:	f7ff ff5c 	bl	1a001138 <Chip_Clock_GetClockInputHz>
1a001280:	4b15      	ldr	r3, [pc, #84]	; (1a0012d8 <Chip_Clock_GetMainPLLHz+0x68>)
1a001282:	681b      	ldr	r3, [r3, #0]
1a001284:	9301      	str	r3, [sp, #4]
1a001286:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001288:	f013 0f01 	tst.w	r3, #1
1a00128c:	d020      	beq.n	1a0012d0 <Chip_Clock_GetMainPLLHz+0x60>
1a00128e:	f3c4 4307 	ubfx	r3, r4, #16, #8
1a001292:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a001296:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a00129a:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a00129e:	3301      	adds	r3, #1
1a0012a0:	3201      	adds	r2, #1
1a0012a2:	f10d 0c08 	add.w	ip, sp, #8
1a0012a6:	4461      	add	r1, ip
1a0012a8:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a0012ac:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0012b0:	d108      	bne.n	1a0012c4 <Chip_Clock_GetMainPLLHz+0x54>
1a0012b2:	b93d      	cbnz	r5, 1a0012c4 <Chip_Clock_GetMainPLLHz+0x54>
1a0012b4:	0049      	lsls	r1, r1, #1
1a0012b6:	fbb3 f3f1 	udiv	r3, r3, r1
1a0012ba:	fbb0 f0f2 	udiv	r0, r0, r2
1a0012be:	fb00 f003 	mul.w	r0, r0, r3
1a0012c2:	e003      	b.n	1a0012cc <Chip_Clock_GetMainPLLHz+0x5c>
1a0012c4:	fbb0 f0f2 	udiv	r0, r0, r2
1a0012c8:	fb03 f000 	mul.w	r0, r3, r0
1a0012cc:	b003      	add	sp, #12
1a0012ce:	bd30      	pop	{r4, r5, pc}
1a0012d0:	2000      	movs	r0, #0
1a0012d2:	e7fb      	b.n	1a0012cc <Chip_Clock_GetMainPLLHz+0x5c>
1a0012d4:	40050000 	.word	0x40050000
1a0012d8:	1a001bb4 	.word	0x1a001bb4

1a0012dc <Chip_Clock_GetDivRate>:
1a0012dc:	b538      	push	{r3, r4, r5, lr}
1a0012de:	460c      	mov	r4, r1
1a0012e0:	4608      	mov	r0, r1
1a0012e2:	f7ff ff0d 	bl	1a001100 <Chip_Clock_GetDividerSource>
1a0012e6:	4605      	mov	r5, r0
1a0012e8:	4620      	mov	r0, r4
1a0012ea:	f7ff ff17 	bl	1a00111c <Chip_Clock_GetDividerDivisor>
1a0012ee:	4604      	mov	r4, r0
1a0012f0:	4628      	mov	r0, r5
1a0012f2:	f7ff ff21 	bl	1a001138 <Chip_Clock_GetClockInputHz>
1a0012f6:	3401      	adds	r4, #1
1a0012f8:	fbb0 f0f4 	udiv	r0, r0, r4
1a0012fc:	bd38      	pop	{r3, r4, r5, pc}
1a0012fe:	Address 0x1a0012fe is out of bounds.


1a001300 <Chip_Clock_SetBaseClock>:
1a001300:	b430      	push	{r4, r5}
1a001302:	f100 0416 	add.w	r4, r0, #22
1a001306:	00a4      	lsls	r4, r4, #2
1a001308:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00130c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001310:	6864      	ldr	r4, [r4, #4]
1a001312:	281b      	cmp	r0, #27
1a001314:	d813      	bhi.n	1a00133e <Chip_Clock_SetBaseClock+0x3e>
1a001316:	2911      	cmp	r1, #17
1a001318:	d01a      	beq.n	1a001350 <Chip_Clock_SetBaseClock+0x50>
1a00131a:	4d0e      	ldr	r5, [pc, #56]	; (1a001354 <Chip_Clock_SetBaseClock+0x54>)
1a00131c:	4025      	ands	r5, r4
1a00131e:	b10a      	cbz	r2, 1a001324 <Chip_Clock_SetBaseClock+0x24>
1a001320:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
1a001324:	b10b      	cbz	r3, 1a00132a <Chip_Clock_SetBaseClock+0x2a>
1a001326:	f045 0501 	orr.w	r5, r5, #1
1a00132a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24
1a00132e:	3016      	adds	r0, #22
1a001330:	0080      	lsls	r0, r0, #2
1a001332:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001336:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00133a:	6045      	str	r5, [r0, #4]
1a00133c:	e008      	b.n	1a001350 <Chip_Clock_SetBaseClock+0x50>
1a00133e:	f044 0401 	orr.w	r4, r4, #1
1a001342:	3016      	adds	r0, #22
1a001344:	0080      	lsls	r0, r0, #2
1a001346:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00134a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00134e:	6044      	str	r4, [r0, #4]
1a001350:	bc30      	pop	{r4, r5}
1a001352:	4770      	bx	lr
1a001354:	e0fff7fe 	.word	0xe0fff7fe

1a001358 <Chip_Clock_GetBaseClock>:
1a001358:	281b      	cmp	r0, #27
1a00135a:	d80c      	bhi.n	1a001376 <Chip_Clock_GetBaseClock+0x1e>
1a00135c:	3016      	adds	r0, #22
1a00135e:	0080      	lsls	r0, r0, #2
1a001360:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001364:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001368:	6840      	ldr	r0, [r0, #4]
1a00136a:	f010 0f01 	tst.w	r0, #1
1a00136e:	d104      	bne.n	1a00137a <Chip_Clock_GetBaseClock+0x22>
1a001370:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001374:	4770      	bx	lr
1a001376:	2011      	movs	r0, #17
1a001378:	4770      	bx	lr
1a00137a:	2011      	movs	r0, #17
1a00137c:	4770      	bx	lr

1a00137e <Chip_Clock_GetBaseClocktHz>:
1a00137e:	b508      	push	{r3, lr}
1a001380:	f7ff ffea 	bl	1a001358 <Chip_Clock_GetBaseClock>
1a001384:	f7ff fed8 	bl	1a001138 <Chip_Clock_GetClockInputHz>
1a001388:	bd08      	pop	{r3, pc}
1a00138a:	Address 0x1a00138a is out of bounds.


1a00138c <Chip_Clock_EnableOpts>:
1a00138c:	b971      	cbnz	r1, 1a0013ac <Chip_Clock_EnableOpts+0x20>
1a00138e:	2101      	movs	r1, #1
1a001390:	b10a      	cbz	r2, 1a001396 <Chip_Clock_EnableOpts+0xa>
1a001392:	f041 0104 	orr.w	r1, r1, #4
1a001396:	2b02      	cmp	r3, #2
1a001398:	d00a      	beq.n	1a0013b0 <Chip_Clock_EnableOpts+0x24>
1a00139a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00139e:	d30a      	bcc.n	1a0013b6 <Chip_Clock_EnableOpts+0x2a>
1a0013a0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013a4:	4b06      	ldr	r3, [pc, #24]	; (1a0013c0 <Chip_Clock_EnableOpts+0x34>)
1a0013a6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0013aa:	4770      	bx	lr
1a0013ac:	2103      	movs	r1, #3
1a0013ae:	e7ef      	b.n	1a001390 <Chip_Clock_EnableOpts+0x4>
1a0013b0:	f041 0120 	orr.w	r1, r1, #32
1a0013b4:	e7f1      	b.n	1a00139a <Chip_Clock_EnableOpts+0xe>
1a0013b6:	3020      	adds	r0, #32
1a0013b8:	4b02      	ldr	r3, [pc, #8]	; (1a0013c4 <Chip_Clock_EnableOpts+0x38>)
1a0013ba:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0013be:	4770      	bx	lr
1a0013c0:	40052000 	.word	0x40052000
1a0013c4:	40051000 	.word	0x40051000

1a0013c8 <Chip_Clock_Enable>:
1a0013c8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013cc:	d309      	bcc.n	1a0013e2 <Chip_Clock_Enable+0x1a>
1a0013ce:	4a09      	ldr	r2, [pc, #36]	; (1a0013f4 <Chip_Clock_Enable+0x2c>)
1a0013d0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013d4:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013d8:	f043 0301 	orr.w	r3, r3, #1
1a0013dc:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0013e0:	4770      	bx	lr
1a0013e2:	4a05      	ldr	r2, [pc, #20]	; (1a0013f8 <Chip_Clock_Enable+0x30>)
1a0013e4:	3020      	adds	r0, #32
1a0013e6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013ea:	f043 0301 	orr.w	r3, r3, #1
1a0013ee:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0013f2:	4770      	bx	lr
1a0013f4:	40052000 	.word	0x40052000
1a0013f8:	40051000 	.word	0x40051000

1a0013fc <Chip_Clock_GetRate>:
1a0013fc:	b510      	push	{r4, lr}
1a0013fe:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001402:	d309      	bcc.n	1a001418 <Chip_Clock_GetRate+0x1c>
1a001404:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001408:	4a0d      	ldr	r2, [pc, #52]	; (1a001440 <Chip_Clock_GetRate+0x44>)
1a00140a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00140e:	f014 0f01 	tst.w	r4, #1
1a001412:	d107      	bne.n	1a001424 <Chip_Clock_GetRate+0x28>
1a001414:	2000      	movs	r0, #0
1a001416:	bd10      	pop	{r4, pc}
1a001418:	f100 0320 	add.w	r3, r0, #32
1a00141c:	4a09      	ldr	r2, [pc, #36]	; (1a001444 <Chip_Clock_GetRate+0x48>)
1a00141e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001422:	e7f4      	b.n	1a00140e <Chip_Clock_GetRate+0x12>
1a001424:	f7ff fe20 	bl	1a001068 <Chip_Clock_FindBaseClock>
1a001428:	f7ff ffa9 	bl	1a00137e <Chip_Clock_GetBaseClocktHz>
1a00142c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001430:	d103      	bne.n	1a00143a <Chip_Clock_GetRate+0x3e>
1a001432:	2301      	movs	r3, #1
1a001434:	fbb0 f0f3 	udiv	r0, r0, r3
1a001438:	e7ed      	b.n	1a001416 <Chip_Clock_GetRate+0x1a>
1a00143a:	2302      	movs	r3, #2
1a00143c:	e7fa      	b.n	1a001434 <Chip_Clock_GetRate+0x38>
1a00143e:	bf00      	nop
1a001440:	40052000 	.word	0x40052000
1a001444:	40051000 	.word	0x40051000

1a001448 <Chip_UART_GetIndex>:
1a001448:	4b09      	ldr	r3, [pc, #36]	; (1a001470 <Chip_UART_GetIndex+0x28>)
1a00144a:	4298      	cmp	r0, r3
1a00144c:	d009      	beq.n	1a001462 <Chip_UART_GetIndex+0x1a>
1a00144e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001452:	4298      	cmp	r0, r3
1a001454:	d007      	beq.n	1a001466 <Chip_UART_GetIndex+0x1e>
1a001456:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00145a:	4298      	cmp	r0, r3
1a00145c:	d005      	beq.n	1a00146a <Chip_UART_GetIndex+0x22>
1a00145e:	2000      	movs	r0, #0
1a001460:	4770      	bx	lr
1a001462:	2002      	movs	r0, #2
1a001464:	4770      	bx	lr
1a001466:	2003      	movs	r0, #3
1a001468:	4770      	bx	lr
1a00146a:	2001      	movs	r0, #1
1a00146c:	4770      	bx	lr
1a00146e:	bf00      	nop
1a001470:	400c1000 	.word	0x400c1000

1a001474 <Chip_UART_Init>:
1a001474:	b530      	push	{r4, r5, lr}
1a001476:	b083      	sub	sp, #12
1a001478:	4604      	mov	r4, r0
1a00147a:	f7ff ffe5 	bl	1a001448 <Chip_UART_GetIndex>
1a00147e:	2301      	movs	r3, #1
1a001480:	461a      	mov	r2, r3
1a001482:	4619      	mov	r1, r3
1a001484:	4d0e      	ldr	r5, [pc, #56]	; (1a0014c0 <Chip_UART_Init+0x4c>)
1a001486:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00148a:	f7ff ff7f 	bl	1a00138c <Chip_Clock_EnableOpts>
1a00148e:	2307      	movs	r3, #7
1a001490:	60a3      	str	r3, [r4, #8]
1a001492:	2300      	movs	r3, #0
1a001494:	65e3      	str	r3, [r4, #92]	; 0x5c
1a001496:	6063      	str	r3, [r4, #4]
1a001498:	60e3      	str	r3, [r4, #12]
1a00149a:	6223      	str	r3, [r4, #32]
1a00149c:	64e3      	str	r3, [r4, #76]	; 0x4c
1a00149e:	6563      	str	r3, [r4, #84]	; 0x54
1a0014a0:	6523      	str	r3, [r4, #80]	; 0x50
1a0014a2:	4b08      	ldr	r3, [pc, #32]	; (1a0014c4 <Chip_UART_Init+0x50>)
1a0014a4:	429c      	cmp	r4, r3
1a0014a6:	d006      	beq.n	1a0014b6 <Chip_UART_Init+0x42>
1a0014a8:	2303      	movs	r3, #3
1a0014aa:	60e3      	str	r3, [r4, #12]
1a0014ac:	2310      	movs	r3, #16
1a0014ae:	62a3      	str	r3, [r4, #40]	; 0x28
1a0014b0:	9b01      	ldr	r3, [sp, #4]
1a0014b2:	b003      	add	sp, #12
1a0014b4:	bd30      	pop	{r4, r5, pc}
1a0014b6:	2300      	movs	r3, #0
1a0014b8:	6123      	str	r3, [r4, #16]
1a0014ba:	69a3      	ldr	r3, [r4, #24]
1a0014bc:	9301      	str	r3, [sp, #4]
1a0014be:	e7f3      	b.n	1a0014a8 <Chip_UART_Init+0x34>
1a0014c0:	1a001c34 	.word	0x1a001c34
1a0014c4:	40082000 	.word	0x40082000

1a0014c8 <Chip_UART_SetBaudFDR>:
1a0014c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0014cc:	b083      	sub	sp, #12
1a0014ce:	9001      	str	r0, [sp, #4]
1a0014d0:	4688      	mov	r8, r1
1a0014d2:	f7ff ffb9 	bl	1a001448 <Chip_UART_GetIndex>
1a0014d6:	4b32      	ldr	r3, [pc, #200]	; (1a0015a0 <Chip_UART_SetBaudFDR+0xd8>)
1a0014d8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0014dc:	f7ff ff8e 	bl	1a0013fc <Chip_Clock_GetRate>
1a0014e0:	4606      	mov	r6, r0
1a0014e2:	f04f 37ff 	mov.w	r7, #4294967295
1a0014e6:	2401      	movs	r4, #1
1a0014e8:	f04f 0b00 	mov.w	fp, #0
1a0014ec:	46a2      	mov	sl, r4
1a0014ee:	46d9      	mov	r9, fp
1a0014f0:	e02a      	b.n	1a001548 <Chip_UART_SetBaudFDR+0x80>
1a0014f2:	4242      	negs	r2, r0
1a0014f4:	1c4b      	adds	r3, r1, #1
1a0014f6:	e017      	b.n	1a001528 <Chip_UART_SetBaudFDR+0x60>
1a0014f8:	b30a      	cbz	r2, 1a00153e <Chip_UART_SetBaudFDR+0x76>
1a0014fa:	4617      	mov	r7, r2
1a0014fc:	46ab      	mov	fp, r5
1a0014fe:	46a2      	mov	sl, r4
1a001500:	4699      	mov	r9, r3
1a001502:	3501      	adds	r5, #1
1a001504:	42ac      	cmp	r4, r5
1a001506:	d91e      	bls.n	1a001546 <Chip_UART_SetBaudFDR+0x7e>
1a001508:	0933      	lsrs	r3, r6, #4
1a00150a:	0730      	lsls	r0, r6, #28
1a00150c:	fba4 0100 	umull	r0, r1, r4, r0
1a001510:	fb04 1103 	mla	r1, r4, r3, r1
1a001514:	1962      	adds	r2, r4, r5
1a001516:	fb08 f202 	mul.w	r2, r8, r2
1a00151a:	2300      	movs	r3, #0
1a00151c:	f000 f886 	bl	1a00162c <__aeabi_uldivmod>
1a001520:	4602      	mov	r2, r0
1a001522:	460b      	mov	r3, r1
1a001524:	2800      	cmp	r0, #0
1a001526:	dbe4      	blt.n	1a0014f2 <Chip_UART_SetBaudFDR+0x2a>
1a001528:	4297      	cmp	r7, r2
1a00152a:	d3ea      	bcc.n	1a001502 <Chip_UART_SetBaudFDR+0x3a>
1a00152c:	2b00      	cmp	r3, #0
1a00152e:	d0e8      	beq.n	1a001502 <Chip_UART_SetBaudFDR+0x3a>
1a001530:	0c19      	lsrs	r1, r3, #16
1a001532:	d1e6      	bne.n	1a001502 <Chip_UART_SetBaudFDR+0x3a>
1a001534:	2b02      	cmp	r3, #2
1a001536:	d8df      	bhi.n	1a0014f8 <Chip_UART_SetBaudFDR+0x30>
1a001538:	2d00      	cmp	r5, #0
1a00153a:	d0dd      	beq.n	1a0014f8 <Chip_UART_SetBaudFDR+0x30>
1a00153c:	e7e1      	b.n	1a001502 <Chip_UART_SetBaudFDR+0x3a>
1a00153e:	4617      	mov	r7, r2
1a001540:	46ab      	mov	fp, r5
1a001542:	46a2      	mov	sl, r4
1a001544:	4699      	mov	r9, r3
1a001546:	3401      	adds	r4, #1
1a001548:	b11f      	cbz	r7, 1a001552 <Chip_UART_SetBaudFDR+0x8a>
1a00154a:	2c0f      	cmp	r4, #15
1a00154c:	d801      	bhi.n	1a001552 <Chip_UART_SetBaudFDR+0x8a>
1a00154e:	2500      	movs	r5, #0
1a001550:	e7d8      	b.n	1a001504 <Chip_UART_SetBaudFDR+0x3c>
1a001552:	f1b9 0f00 	cmp.w	r9, #0
1a001556:	d01e      	beq.n	1a001596 <Chip_UART_SetBaudFDR+0xce>
1a001558:	9a01      	ldr	r2, [sp, #4]
1a00155a:	4611      	mov	r1, r2
1a00155c:	68d3      	ldr	r3, [r2, #12]
1a00155e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001562:	60d3      	str	r3, [r2, #12]
1a001564:	fa5f f389 	uxtb.w	r3, r9
1a001568:	6013      	str	r3, [r2, #0]
1a00156a:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00156e:	6053      	str	r3, [r2, #4]
1a001570:	68d3      	ldr	r3, [r2, #12]
1a001572:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001576:	60d3      	str	r3, [r2, #12]
1a001578:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00157c:	b2db      	uxtb	r3, r3
1a00157e:	f00b 020f 	and.w	r2, fp, #15
1a001582:	4313      	orrs	r3, r2
1a001584:	628b      	str	r3, [r1, #40]	; 0x28
1a001586:	0933      	lsrs	r3, r6, #4
1a001588:	fb0a f303 	mul.w	r3, sl, r3
1a00158c:	44da      	add	sl, fp
1a00158e:	fb09 f90a 	mul.w	r9, r9, sl
1a001592:	fbb3 f9f9 	udiv	r9, r3, r9
1a001596:	4648      	mov	r0, r9
1a001598:	b003      	add	sp, #12
1a00159a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00159e:	bf00      	nop
1a0015a0:	1a001c2c 	.word	0x1a001c2c

1a0015a4 <ResetISR>:
1a0015a4:	b510      	push	{r4, lr}
1a0015a6:	b672      	cpsid	i
1a0015a8:	4b18      	ldr	r3, [pc, #96]	; (1a00160c <ResetISR+0x68>)
1a0015aa:	4a19      	ldr	r2, [pc, #100]	; (1a001610 <ResetISR+0x6c>)
1a0015ac:	601a      	str	r2, [r3, #0]
1a0015ae:	3304      	adds	r3, #4
1a0015b0:	4a18      	ldr	r2, [pc, #96]	; (1a001614 <ResetISR+0x70>)
1a0015b2:	601a      	str	r2, [r3, #0]
1a0015b4:	2300      	movs	r3, #0
1a0015b6:	e005      	b.n	1a0015c4 <ResetISR+0x20>
1a0015b8:	4a17      	ldr	r2, [pc, #92]	; (1a001618 <ResetISR+0x74>)
1a0015ba:	f04f 31ff 	mov.w	r1, #4294967295
1a0015be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a0015c2:	3301      	adds	r3, #1
1a0015c4:	2b07      	cmp	r3, #7
1a0015c6:	d9f7      	bls.n	1a0015b8 <ResetISR+0x14>
1a0015c8:	b662      	cpsie	i
1a0015ca:	f7ff f9a1 	bl	1a000910 <SystemInit>
1a0015ce:	4b13      	ldr	r3, [pc, #76]	; (1a00161c <ResetISR+0x78>)
1a0015d0:	e007      	b.n	1a0015e2 <ResetISR+0x3e>
1a0015d2:	f103 040c 	add.w	r4, r3, #12
1a0015d6:	689a      	ldr	r2, [r3, #8]
1a0015d8:	6859      	ldr	r1, [r3, #4]
1a0015da:	6818      	ldr	r0, [r3, #0]
1a0015dc:	f7fe fdd6 	bl	1a00018c <data_init>
1a0015e0:	4623      	mov	r3, r4
1a0015e2:	4a0f      	ldr	r2, [pc, #60]	; (1a001620 <ResetISR+0x7c>)
1a0015e4:	4293      	cmp	r3, r2
1a0015e6:	d3f4      	bcc.n	1a0015d2 <ResetISR+0x2e>
1a0015e8:	e006      	b.n	1a0015f8 <ResetISR+0x54>
1a0015ea:	461c      	mov	r4, r3
1a0015ec:	6859      	ldr	r1, [r3, #4]
1a0015ee:	f854 0b08 	ldr.w	r0, [r4], #8
1a0015f2:	f7fe fdda 	bl	1a0001aa <bss_init>
1a0015f6:	4623      	mov	r3, r4
1a0015f8:	4a0a      	ldr	r2, [pc, #40]	; (1a001624 <ResetISR+0x80>)
1a0015fa:	4293      	cmp	r3, r2
1a0015fc:	d3f5      	bcc.n	1a0015ea <ResetISR+0x46>
1a0015fe:	f000 f997 	bl	1a001930 <__libc_init_array>
1a001602:	f7ff fa4d 	bl	1a000aa0 <Board_Init>
1a001606:	f7fe fe7b 	bl	1a000300 <main>
1a00160a:	e7fe      	b.n	1a00160a <ResetISR+0x66>
1a00160c:	40053100 	.word	0x40053100
1a001610:	10df1000 	.word	0x10df1000
1a001614:	01dff7ff 	.word	0x01dff7ff
1a001618:	e000e280 	.word	0xe000e280
1a00161c:	1a000114 	.word	0x1a000114
1a001620:	1a000150 	.word	0x1a000150
1a001624:	1a000178 	.word	0x1a000178

1a001628 <_init>:
1a001628:	4770      	bx	lr
1a00162a:	Address 0x1a00162a is out of bounds.


1a00162c <__aeabi_uldivmod>:
1a00162c:	b953      	cbnz	r3, 1a001644 <__aeabi_uldivmod+0x18>
1a00162e:	b94a      	cbnz	r2, 1a001644 <__aeabi_uldivmod+0x18>
1a001630:	2900      	cmp	r1, #0
1a001632:	bf08      	it	eq
1a001634:	2800      	cmpeq	r0, #0
1a001636:	bf1c      	itt	ne
1a001638:	f04f 31ff 	movne.w	r1, #4294967295
1a00163c:	f04f 30ff 	movne.w	r0, #4294967295
1a001640:	f000 b974 	b.w	1a00192c <__aeabi_idiv0>
1a001644:	f1ad 0c08 	sub.w	ip, sp, #8
1a001648:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00164c:	f000 f806 	bl	1a00165c <__udivmoddi4>
1a001650:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001658:	b004      	add	sp, #16
1a00165a:	4770      	bx	lr

1a00165c <__udivmoddi4>:
1a00165c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001660:	9e08      	ldr	r6, [sp, #32]
1a001662:	4604      	mov	r4, r0
1a001664:	4688      	mov	r8, r1
1a001666:	2b00      	cmp	r3, #0
1a001668:	f040 8085 	bne.w	1a001776 <__udivmoddi4+0x11a>
1a00166c:	428a      	cmp	r2, r1
1a00166e:	4615      	mov	r5, r2
1a001670:	d948      	bls.n	1a001704 <__udivmoddi4+0xa8>
1a001672:	fab2 f282 	clz	r2, r2
1a001676:	b14a      	cbz	r2, 1a00168c <__udivmoddi4+0x30>
1a001678:	f1c2 0720 	rsb	r7, r2, #32
1a00167c:	fa01 f302 	lsl.w	r3, r1, r2
1a001680:	fa20 f707 	lsr.w	r7, r0, r7
1a001684:	4095      	lsls	r5, r2
1a001686:	ea47 0803 	orr.w	r8, r7, r3
1a00168a:	4094      	lsls	r4, r2
1a00168c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001690:	0c23      	lsrs	r3, r4, #16
1a001692:	fbb8 f7fe 	udiv	r7, r8, lr
1a001696:	fa1f fc85 	uxth.w	ip, r5
1a00169a:	fb0e 8817 	mls	r8, lr, r7, r8
1a00169e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0016a2:	fb07 f10c 	mul.w	r1, r7, ip
1a0016a6:	4299      	cmp	r1, r3
1a0016a8:	d909      	bls.n	1a0016be <__udivmoddi4+0x62>
1a0016aa:	18eb      	adds	r3, r5, r3
1a0016ac:	f107 30ff 	add.w	r0, r7, #4294967295
1a0016b0:	f080 80e3 	bcs.w	1a00187a <__udivmoddi4+0x21e>
1a0016b4:	4299      	cmp	r1, r3
1a0016b6:	f240 80e0 	bls.w	1a00187a <__udivmoddi4+0x21e>
1a0016ba:	3f02      	subs	r7, #2
1a0016bc:	442b      	add	r3, r5
1a0016be:	1a5b      	subs	r3, r3, r1
1a0016c0:	b2a4      	uxth	r4, r4
1a0016c2:	fbb3 f0fe 	udiv	r0, r3, lr
1a0016c6:	fb0e 3310 	mls	r3, lr, r0, r3
1a0016ca:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0016ce:	fb00 fc0c 	mul.w	ip, r0, ip
1a0016d2:	45a4      	cmp	ip, r4
1a0016d4:	d909      	bls.n	1a0016ea <__udivmoddi4+0x8e>
1a0016d6:	192c      	adds	r4, r5, r4
1a0016d8:	f100 33ff 	add.w	r3, r0, #4294967295
1a0016dc:	f080 80cb 	bcs.w	1a001876 <__udivmoddi4+0x21a>
1a0016e0:	45a4      	cmp	ip, r4
1a0016e2:	f240 80c8 	bls.w	1a001876 <__udivmoddi4+0x21a>
1a0016e6:	3802      	subs	r0, #2
1a0016e8:	442c      	add	r4, r5
1a0016ea:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0016ee:	eba4 040c 	sub.w	r4, r4, ip
1a0016f2:	2700      	movs	r7, #0
1a0016f4:	b11e      	cbz	r6, 1a0016fe <__udivmoddi4+0xa2>
1a0016f6:	40d4      	lsrs	r4, r2
1a0016f8:	2300      	movs	r3, #0
1a0016fa:	e9c6 4300 	strd	r4, r3, [r6]
1a0016fe:	4639      	mov	r1, r7
1a001700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001704:	2a00      	cmp	r2, #0
1a001706:	d053      	beq.n	1a0017b0 <__udivmoddi4+0x154>
1a001708:	fab2 f282 	clz	r2, r2
1a00170c:	2a00      	cmp	r2, #0
1a00170e:	f040 80b6 	bne.w	1a00187e <__udivmoddi4+0x222>
1a001712:	1b49      	subs	r1, r1, r5
1a001714:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001718:	fa1f f885 	uxth.w	r8, r5
1a00171c:	2701      	movs	r7, #1
1a00171e:	fbb1 fcfe 	udiv	ip, r1, lr
1a001722:	0c23      	lsrs	r3, r4, #16
1a001724:	fb0e 111c 	mls	r1, lr, ip, r1
1a001728:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00172c:	fb08 f10c 	mul.w	r1, r8, ip
1a001730:	4299      	cmp	r1, r3
1a001732:	d907      	bls.n	1a001744 <__udivmoddi4+0xe8>
1a001734:	18eb      	adds	r3, r5, r3
1a001736:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00173a:	d202      	bcs.n	1a001742 <__udivmoddi4+0xe6>
1a00173c:	4299      	cmp	r1, r3
1a00173e:	f200 80ec 	bhi.w	1a00191a <__udivmoddi4+0x2be>
1a001742:	4684      	mov	ip, r0
1a001744:	1a59      	subs	r1, r3, r1
1a001746:	b2a3      	uxth	r3, r4
1a001748:	fbb1 f0fe 	udiv	r0, r1, lr
1a00174c:	fb0e 1410 	mls	r4, lr, r0, r1
1a001750:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001754:	fb08 f800 	mul.w	r8, r8, r0
1a001758:	45a0      	cmp	r8, r4
1a00175a:	d907      	bls.n	1a00176c <__udivmoddi4+0x110>
1a00175c:	192c      	adds	r4, r5, r4
1a00175e:	f100 33ff 	add.w	r3, r0, #4294967295
1a001762:	d202      	bcs.n	1a00176a <__udivmoddi4+0x10e>
1a001764:	45a0      	cmp	r8, r4
1a001766:	f200 80dc 	bhi.w	1a001922 <__udivmoddi4+0x2c6>
1a00176a:	4618      	mov	r0, r3
1a00176c:	eba4 0408 	sub.w	r4, r4, r8
1a001770:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001774:	e7be      	b.n	1a0016f4 <__udivmoddi4+0x98>
1a001776:	428b      	cmp	r3, r1
1a001778:	d908      	bls.n	1a00178c <__udivmoddi4+0x130>
1a00177a:	2e00      	cmp	r6, #0
1a00177c:	d078      	beq.n	1a001870 <__udivmoddi4+0x214>
1a00177e:	2700      	movs	r7, #0
1a001780:	e9c6 0100 	strd	r0, r1, [r6]
1a001784:	4638      	mov	r0, r7
1a001786:	4639      	mov	r1, r7
1a001788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00178c:	fab3 f783 	clz	r7, r3
1a001790:	b97f      	cbnz	r7, 1a0017b2 <__udivmoddi4+0x156>
1a001792:	428b      	cmp	r3, r1
1a001794:	d302      	bcc.n	1a00179c <__udivmoddi4+0x140>
1a001796:	4282      	cmp	r2, r0
1a001798:	f200 80bd 	bhi.w	1a001916 <__udivmoddi4+0x2ba>
1a00179c:	1a84      	subs	r4, r0, r2
1a00179e:	eb61 0303 	sbc.w	r3, r1, r3
1a0017a2:	2001      	movs	r0, #1
1a0017a4:	4698      	mov	r8, r3
1a0017a6:	2e00      	cmp	r6, #0
1a0017a8:	d0a9      	beq.n	1a0016fe <__udivmoddi4+0xa2>
1a0017aa:	e9c6 4800 	strd	r4, r8, [r6]
1a0017ae:	e7a6      	b.n	1a0016fe <__udivmoddi4+0xa2>
1a0017b0:	deff      	udf	#255	; 0xff
1a0017b2:	f1c7 0520 	rsb	r5, r7, #32
1a0017b6:	40bb      	lsls	r3, r7
1a0017b8:	fa22 fc05 	lsr.w	ip, r2, r5
1a0017bc:	ea4c 0c03 	orr.w	ip, ip, r3
1a0017c0:	fa01 f407 	lsl.w	r4, r1, r7
1a0017c4:	fa20 f805 	lsr.w	r8, r0, r5
1a0017c8:	fa21 f305 	lsr.w	r3, r1, r5
1a0017cc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a0017d0:	ea48 0404 	orr.w	r4, r8, r4
1a0017d4:	fbb3 f9fe 	udiv	r9, r3, lr
1a0017d8:	0c21      	lsrs	r1, r4, #16
1a0017da:	fb0e 3319 	mls	r3, lr, r9, r3
1a0017de:	fa1f f88c 	uxth.w	r8, ip
1a0017e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0017e6:	fb09 fa08 	mul.w	sl, r9, r8
1a0017ea:	459a      	cmp	sl, r3
1a0017ec:	fa02 f207 	lsl.w	r2, r2, r7
1a0017f0:	fa00 f107 	lsl.w	r1, r0, r7
1a0017f4:	d90b      	bls.n	1a00180e <__udivmoddi4+0x1b2>
1a0017f6:	eb1c 0303 	adds.w	r3, ip, r3
1a0017fa:	f109 30ff 	add.w	r0, r9, #4294967295
1a0017fe:	f080 8088 	bcs.w	1a001912 <__udivmoddi4+0x2b6>
1a001802:	459a      	cmp	sl, r3
1a001804:	f240 8085 	bls.w	1a001912 <__udivmoddi4+0x2b6>
1a001808:	f1a9 0902 	sub.w	r9, r9, #2
1a00180c:	4463      	add	r3, ip
1a00180e:	eba3 030a 	sub.w	r3, r3, sl
1a001812:	b2a4      	uxth	r4, r4
1a001814:	fbb3 f0fe 	udiv	r0, r3, lr
1a001818:	fb0e 3310 	mls	r3, lr, r0, r3
1a00181c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001820:	fb00 f808 	mul.w	r8, r0, r8
1a001824:	45a0      	cmp	r8, r4
1a001826:	d908      	bls.n	1a00183a <__udivmoddi4+0x1de>
1a001828:	eb1c 0404 	adds.w	r4, ip, r4
1a00182c:	f100 33ff 	add.w	r3, r0, #4294967295
1a001830:	d26b      	bcs.n	1a00190a <__udivmoddi4+0x2ae>
1a001832:	45a0      	cmp	r8, r4
1a001834:	d969      	bls.n	1a00190a <__udivmoddi4+0x2ae>
1a001836:	3802      	subs	r0, #2
1a001838:	4464      	add	r4, ip
1a00183a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00183e:	eba4 0408 	sub.w	r4, r4, r8
1a001842:	fba0 8902 	umull	r8, r9, r0, r2
1a001846:	454c      	cmp	r4, r9
1a001848:	46c6      	mov	lr, r8
1a00184a:	464b      	mov	r3, r9
1a00184c:	d354      	bcc.n	1a0018f8 <__udivmoddi4+0x29c>
1a00184e:	d051      	beq.n	1a0018f4 <__udivmoddi4+0x298>
1a001850:	2e00      	cmp	r6, #0
1a001852:	d069      	beq.n	1a001928 <__udivmoddi4+0x2cc>
1a001854:	ebb1 020e 	subs.w	r2, r1, lr
1a001858:	eb64 0403 	sbc.w	r4, r4, r3
1a00185c:	fa04 f505 	lsl.w	r5, r4, r5
1a001860:	fa22 f307 	lsr.w	r3, r2, r7
1a001864:	40fc      	lsrs	r4, r7
1a001866:	431d      	orrs	r5, r3
1a001868:	e9c6 5400 	strd	r5, r4, [r6]
1a00186c:	2700      	movs	r7, #0
1a00186e:	e746      	b.n	1a0016fe <__udivmoddi4+0xa2>
1a001870:	4637      	mov	r7, r6
1a001872:	4630      	mov	r0, r6
1a001874:	e743      	b.n	1a0016fe <__udivmoddi4+0xa2>
1a001876:	4618      	mov	r0, r3
1a001878:	e737      	b.n	1a0016ea <__udivmoddi4+0x8e>
1a00187a:	4607      	mov	r7, r0
1a00187c:	e71f      	b.n	1a0016be <__udivmoddi4+0x62>
1a00187e:	f1c2 0320 	rsb	r3, r2, #32
1a001882:	fa20 f703 	lsr.w	r7, r0, r3
1a001886:	4095      	lsls	r5, r2
1a001888:	fa01 f002 	lsl.w	r0, r1, r2
1a00188c:	fa21 f303 	lsr.w	r3, r1, r3
1a001890:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001894:	4338      	orrs	r0, r7
1a001896:	0c01      	lsrs	r1, r0, #16
1a001898:	fbb3 f7fe 	udiv	r7, r3, lr
1a00189c:	fa1f f885 	uxth.w	r8, r5
1a0018a0:	fb0e 3317 	mls	r3, lr, r7, r3
1a0018a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0018a8:	fb07 f308 	mul.w	r3, r7, r8
1a0018ac:	428b      	cmp	r3, r1
1a0018ae:	fa04 f402 	lsl.w	r4, r4, r2
1a0018b2:	d907      	bls.n	1a0018c4 <__udivmoddi4+0x268>
1a0018b4:	1869      	adds	r1, r5, r1
1a0018b6:	f107 3cff 	add.w	ip, r7, #4294967295
1a0018ba:	d228      	bcs.n	1a00190e <__udivmoddi4+0x2b2>
1a0018bc:	428b      	cmp	r3, r1
1a0018be:	d926      	bls.n	1a00190e <__udivmoddi4+0x2b2>
1a0018c0:	3f02      	subs	r7, #2
1a0018c2:	4429      	add	r1, r5
1a0018c4:	1acb      	subs	r3, r1, r3
1a0018c6:	b281      	uxth	r1, r0
1a0018c8:	fbb3 f0fe 	udiv	r0, r3, lr
1a0018cc:	fb0e 3310 	mls	r3, lr, r0, r3
1a0018d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0018d4:	fb00 f308 	mul.w	r3, r0, r8
1a0018d8:	428b      	cmp	r3, r1
1a0018da:	d907      	bls.n	1a0018ec <__udivmoddi4+0x290>
1a0018dc:	1869      	adds	r1, r5, r1
1a0018de:	f100 3cff 	add.w	ip, r0, #4294967295
1a0018e2:	d210      	bcs.n	1a001906 <__udivmoddi4+0x2aa>
1a0018e4:	428b      	cmp	r3, r1
1a0018e6:	d90e      	bls.n	1a001906 <__udivmoddi4+0x2aa>
1a0018e8:	3802      	subs	r0, #2
1a0018ea:	4429      	add	r1, r5
1a0018ec:	1ac9      	subs	r1, r1, r3
1a0018ee:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0018f2:	e714      	b.n	1a00171e <__udivmoddi4+0xc2>
1a0018f4:	4541      	cmp	r1, r8
1a0018f6:	d2ab      	bcs.n	1a001850 <__udivmoddi4+0x1f4>
1a0018f8:	ebb8 0e02 	subs.w	lr, r8, r2
1a0018fc:	eb69 020c 	sbc.w	r2, r9, ip
1a001900:	3801      	subs	r0, #1
1a001902:	4613      	mov	r3, r2
1a001904:	e7a4      	b.n	1a001850 <__udivmoddi4+0x1f4>
1a001906:	4660      	mov	r0, ip
1a001908:	e7f0      	b.n	1a0018ec <__udivmoddi4+0x290>
1a00190a:	4618      	mov	r0, r3
1a00190c:	e795      	b.n	1a00183a <__udivmoddi4+0x1de>
1a00190e:	4667      	mov	r7, ip
1a001910:	e7d8      	b.n	1a0018c4 <__udivmoddi4+0x268>
1a001912:	4681      	mov	r9, r0
1a001914:	e77b      	b.n	1a00180e <__udivmoddi4+0x1b2>
1a001916:	4638      	mov	r0, r7
1a001918:	e745      	b.n	1a0017a6 <__udivmoddi4+0x14a>
1a00191a:	f1ac 0c02 	sub.w	ip, ip, #2
1a00191e:	442b      	add	r3, r5
1a001920:	e710      	b.n	1a001744 <__udivmoddi4+0xe8>
1a001922:	3802      	subs	r0, #2
1a001924:	442c      	add	r4, r5
1a001926:	e721      	b.n	1a00176c <__udivmoddi4+0x110>
1a001928:	4637      	mov	r7, r6
1a00192a:	e6e8      	b.n	1a0016fe <__udivmoddi4+0xa2>

1a00192c <__aeabi_idiv0>:
1a00192c:	4770      	bx	lr
1a00192e:	bf00      	nop

1a001930 <__libc_init_array>:
1a001930:	b570      	push	{r4, r5, r6, lr}
1a001932:	4d0d      	ldr	r5, [pc, #52]	; (1a001968 <__libc_init_array+0x38>)
1a001934:	4c0d      	ldr	r4, [pc, #52]	; (1a00196c <__libc_init_array+0x3c>)
1a001936:	1b64      	subs	r4, r4, r5
1a001938:	10a4      	asrs	r4, r4, #2
1a00193a:	2600      	movs	r6, #0
1a00193c:	42a6      	cmp	r6, r4
1a00193e:	d109      	bne.n	1a001954 <__libc_init_array+0x24>
1a001940:	4d0b      	ldr	r5, [pc, #44]	; (1a001970 <__libc_init_array+0x40>)
1a001942:	4c0c      	ldr	r4, [pc, #48]	; (1a001974 <__libc_init_array+0x44>)
1a001944:	f7ff fe70 	bl	1a001628 <_init>
1a001948:	1b64      	subs	r4, r4, r5
1a00194a:	10a4      	asrs	r4, r4, #2
1a00194c:	2600      	movs	r6, #0
1a00194e:	42a6      	cmp	r6, r4
1a001950:	d105      	bne.n	1a00195e <__libc_init_array+0x2e>
1a001952:	bd70      	pop	{r4, r5, r6, pc}
1a001954:	f855 3b04 	ldr.w	r3, [r5], #4
1a001958:	4798      	blx	r3
1a00195a:	3601      	adds	r6, #1
1a00195c:	e7ee      	b.n	1a00193c <__libc_init_array+0xc>
1a00195e:	f855 3b04 	ldr.w	r3, [r5], #4
1a001962:	4798      	blx	r3
1a001964:	3601      	adds	r6, #1
1a001966:	e7f2      	b.n	1a00194e <__libc_init_array+0x1e>
1a001968:	1a001c3c 	.word	0x1a001c3c
1a00196c:	1a001c3c 	.word	0x1a001c3c
1a001970:	1a001c3c 	.word	0x1a001c3c
1a001974:	1a001c3c 	.word	0x1a001c3c

1a001978 <memset>:
1a001978:	4402      	add	r2, r0
1a00197a:	4603      	mov	r3, r0
1a00197c:	4293      	cmp	r3, r2
1a00197e:	d100      	bne.n	1a001982 <memset+0xa>
1a001980:	4770      	bx	lr
1a001982:	f803 1b01 	strb.w	r1, [r3], #1
1a001986:	e7f9      	b.n	1a00197c <memset+0x4>

1a001988 <gpioPinsInit>:
1a001988:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a001998:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a0019a8:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a0019b8:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a0019c8:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a0019d8:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a0019e8:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a0019f8:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a001a08:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a001a18:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a001a28:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a001a38:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a001a48:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a001a58:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a001a68:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a001a78:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a001a88:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a001a98:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a001aa8:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a001ab8:	010e 0005 0801 ffff                         ........

1a001ac0 <ultrasonicSensorsIrqMap>:
1a001ac0:	0100 ff02                                   ....

1a001ac4 <InitClkStates>:
1a001ac4:	0f01 0101                                   ....

1a001ac8 <pinmuxing>:
1a001ac8:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a001ad8:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a001ae8:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a001af8:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a001b08:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a001b18:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a001b28:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a001b38:	0206 0057                                   ..W.

1a001b3c <ExtRateIn>:
1a001b3c:	0000 0000                                   ....

1a001b40 <GpioButtons>:
1a001b40:	0400 0800 0900 0901                         ........

1a001b48 <GpioLeds>:
1a001b48:	0005 0105 0205 0e00 0b01 0c01               ............

1a001b54 <GpioPorts>:
1a001b54:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a001b64:	0802 ffff                                   ....

1a001b68 <OscRateIn>:
1a001b68:	1b00 00b7                                   ....

1a001b6c <InitClkStates>:
1a001b6c:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001b7c:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001b8c:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001b9c:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a001bac:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a001bbc:	00ff 0000                                   ....

1a001bc0 <periph_to_base>:
1a001bc0:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a001bd0:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a001be0:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a001bf0:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a001c00:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a001c10:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a001c20:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a001c2c <UART_BClock>:
1a001c2c:	01c2 01a2 0182 0162                         ......b.

1a001c34 <UART_PClock>:
1a001c34:	0081 0082 00a1 00a2                         ........
