
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/TopModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/debouncer.sv:3]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/debouncer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:3]
	Parameter unblocked_both bound to: 2'b00 
	Parameter blocked_A bound to: 2'b10 
	Parameter blocked_B bound to: 2'b01 
	Parameter blocked_both bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'occupancyCounter' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/occupancyCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'occupancyCounter' (3#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/occupancyCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_ctrl' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:10]
INFO: [Synth 8-226] default block is never used [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_ctrl' (4#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (5#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/TopModule.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1015.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1066.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'entry_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:28]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          unblocked_both |                               00 |                               00
               blocked_B |                               01 |                               01
            blocked_both |                               10 |                               11
               blocked_A |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'exit_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    42|
|4     |LUT2   |    46|
|5     |LUT3   |     2|
|6     |LUT4   |    11|
|7     |LUT5   |     9|
|8     |LUT6   |    22|
|9     |FDCE   |    30|
|10    |FDRE   |    44|
|11    |LD     |     4|
|12    |IBUF   |     4|
|13    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1066.219 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.219 ; gain = 51.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1066.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1070.992 ; gain = 55.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 21 03:26:45 2021...
