// Seed: 1286630317
module module_0 #(
    parameter id_3 = 32'd43,
    parameter id_4 = 32'd91
) ();
  wire  id_1;
  logic id_2;
  parameter id_3 = 1;
  wire _id_4;
  logic [id_3 : -1] id_5;
  ;
  assign id_5 = 1;
  assign id_2 = id_1;
  assign id_2 = id_3;
  wire id_6;
  ;
  wire id_7;
  parameter id_8 = 1'b0;
  logic id_9;
  logic id_10;
  wire [id_4 : 1] id_11;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  generate
    wire id_7;
  endgenerate
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
