# Circuit Preview:
![full-adder](https://github.com/SalmaKHD/uopeople-projects/blob/main/computer-systems/logic-circuit-design/Full_Adder/FullAdder.jpg?raw=true)
