0.7
2020.2
Feb  8 2024
23:58:30
/home/user/CIS4900/8-bit-RISC-Processor/8-Bit-Risc.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/user/CIS4900/8-bit-RISC-Processor/instr_and_data_mem.v,1750011093,verilog,,/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v,,instr_and_data_mem,,,,,,,,
/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v,1750009480,verilog,,/home/user/CIS4900/8-bit-RISC-Processor/processor_top.v,,processor_core,,,,,,,,
/home/user/CIS4900/8-bit-RISC-Processor/processor_top.v,1749949335,verilog,,/home/user/CIS4900/8-bit-RISC-Processor/register_file.v,,processor_top,,,,,,,,
/home/user/CIS4900/8-bit-RISC-Processor/register_file.v,1747949297,verilog,,/home/user/CIS4900/8-bit-RISC-Processor/testbench.v,,register_file,,,,,,,,
/home/user/CIS4900/8-bit-RISC-Processor/testbench.v,1749949348,verilog,,,,testbench,,,,,,,,
