{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 22:31:40 2018 " "Info: Processing started: Fri Oct 26 22:31:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK " "Info: No valid register-to-register data paths exist for clock \"CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block3:inst\|Register:inst28\|inst3 ADD2\[1\] CLOCK 7.011 ns register " "Info: tsu for register \"Block3:inst\|Register:inst28\|inst3\" (data pin = \"ADD2\[1\]\", clock pin = \"CLOCK\") is 7.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.743 ns + Longest pin register " "Info: + Longest pin to register delay is 9.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ADD2\[1\] 1 PIN PIN_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 18; PIN Node = 'ADD2\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD2[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.734 ns) + CELL(0.378 ns) 6.922 ns Block3:inst\|inst7~4 2 COMB LCCOMB_X28_Y18_N0 1 " "Info: 2: + IC(5.734 ns) + CELL(0.378 ns) = 6.922 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'Block3:inst\|inst7~4'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { ADD2[1] Block3:inst|inst7~4 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block3.bdf" { { -136 16 80 -88 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.415 ns) 8.050 ns Block3:inst\|inst32~2 3 COMB LCCOMB_X28_Y17_N30 4 " "Info: 3: + IC(0.713 ns) + CELL(0.415 ns) = 8.050 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 4; COMB Node = 'Block3:inst\|inst32~2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Block3:inst|inst7~4 Block3:inst|inst32~2 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block3.bdf" { { -88 16 80 -40 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.660 ns) 9.743 ns Block3:inst\|Register:inst28\|inst3 4 REG LCFF_X28_Y19_N25 2 " "Info: 4: + IC(1.033 ns) + CELL(0.660 ns) = 9.743 ns; Loc. = LCFF_X28_Y19_N25; Fanout = 2; REG Node = 'Block3:inst\|Register:inst28\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Block3:inst|inst32~2 Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 23.23 % ) " "Info: Total cell delay = 2.263 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.480 ns ( 76.77 % ) " "Info: Total interconnect delay = 7.480 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.743 ns" { ADD2[1] Block3:inst|inst7~4 Block3:inst|inst32~2 Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "9.743 ns" { ADD2[1] {} ADD2[1]~combout {} Block3:inst|inst7~4 {} Block3:inst|inst32~2 {} Block3:inst|Register:inst28|inst3 {} } { 0.000ns 0.000ns 5.734ns 0.713ns 1.033ns } { 0.000ns 0.810ns 0.378ns 0.415ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.696 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns Block3:inst\|Register:inst28\|inst3 3 REG LCFF_X28_Y19_N25 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y19_N25; Fanout = 2; REG Node = 'Block3:inst\|Register:inst28\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLOCK~clkctrl Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst28|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.743 ns" { ADD2[1] Block3:inst|inst7~4 Block3:inst|inst32~2 Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "9.743 ns" { ADD2[1] {} ADD2[1]~combout {} Block3:inst|inst7~4 {} Block3:inst|inst32~2 {} Block3:inst|Register:inst28|inst3 {} } { 0.000ns 0.000ns 5.734ns 0.713ns 1.033ns } { 0.000ns 0.810ns 0.378ns 0.415ns 0.660ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst28|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst28|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q2\[3\] Block3:inst\|Register:inst26\|inst3 10.763 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q2\[3\]\" through register \"Block3:inst\|Register:inst26\|inst3\" is 10.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Block3:inst\|Register:inst26\|inst3 3 REG LCFF_X28_Y17_N17 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y17_N17; Fanout = 2; REG Node = 'Block3:inst\|Register:inst26\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl Block3:inst|Register:inst26|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst26|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst26|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.819 ns + Longest register pin " "Info: + Longest register to pin delay is 7.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block3:inst\|Register:inst26\|inst3 1 REG LCFF_X28_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N17; Fanout = 2; REG Node = 'Block3:inst\|Register:inst26\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block3:inst|Register:inst26|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.438 ns) 0.769 ns Block3:inst\|mux81_4b:inst35\|Mux0~0 2 COMB LCCOMB_X28_Y17_N26 1 " "Info: 2: + IC(0.331 ns) + CELL(0.438 ns) = 0.769 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { Block3:inst|Register:inst26|inst3 Block3:inst|mux81_4b:inst35|Mux0~0 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.438 ns) 1.945 ns Block3:inst\|mux81_4b:inst35\|Mux0~1 3 COMB LCCOMB_X28_Y19_N18 1 " "Info: 3: + IC(0.738 ns) + CELL(0.438 ns) = 1.945 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~1'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { Block3:inst|mux81_4b:inst35|Mux0~0 Block3:inst|mux81_4b:inst35|Mux0~1 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.419 ns) 3.092 ns Block3:inst\|mux81_4b:inst35\|Mux0~4 4 COMB LCCOMB_X28_Y18_N24 1 " "Info: 4: + IC(0.728 ns) + CELL(0.419 ns) = 3.092 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~4'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Block3:inst|mux81_4b:inst35|Mux0~1 Block3:inst|mux81_4b:inst35|Mux0~4 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(2.788 ns) 7.819 ns Q2\[3\] 5 PIN PIN_V13 0 " "Info: 5: + IC(1.939 ns) + CELL(2.788 ns) = 7.819 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Q2\[3\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { Block3:inst|mux81_4b:inst35|Mux0~4 Q2[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 52.22 % ) " "Info: Total cell delay = 4.083 ns ( 52.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.736 ns ( 47.78 % ) " "Info: Total interconnect delay = 3.736 ns ( 47.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { Block3:inst|Register:inst26|inst3 Block3:inst|mux81_4b:inst35|Mux0~0 Block3:inst|mux81_4b:inst35|Mux0~1 Block3:inst|mux81_4b:inst35|Mux0~4 Q2[3] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.819 ns" { Block3:inst|Register:inst26|inst3 {} Block3:inst|mux81_4b:inst35|Mux0~0 {} Block3:inst|mux81_4b:inst35|Mux0~1 {} Block3:inst|mux81_4b:inst35|Mux0~4 {} Q2[3] {} } { 0.000ns 0.331ns 0.738ns 0.728ns 1.939ns } { 0.000ns 0.438ns 0.438ns 0.419ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst26|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst26|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { Block3:inst|Register:inst26|inst3 Block3:inst|mux81_4b:inst35|Mux0~0 Block3:inst|mux81_4b:inst35|Mux0~1 Block3:inst|mux81_4b:inst35|Mux0~4 Q2[3] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.819 ns" { Block3:inst|Register:inst26|inst3 {} Block3:inst|mux81_4b:inst35|Mux0~0 {} Block3:inst|mux81_4b:inst35|Mux0~1 {} Block3:inst|mux81_4b:inst35|Mux0~4 {} Q2[3] {} } { 0.000ns 0.331ns 0.738ns 0.728ns 1.939ns } { 0.000ns 0.438ns 0.438ns 0.419ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADD2\[1\] Q2\[3\] 13.948 ns Longest " "Info: Longest tpd from source pin \"ADD2\[1\]\" to destination pin \"Q2\[3\]\" is 13.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ADD2\[1\] 1 PIN PIN_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 18; PIN Node = 'ADD2\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD2[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.668 ns) + CELL(0.420 ns) 6.898 ns Block3:inst\|mux81_4b:inst35\|Mux0~0 2 COMB LCCOMB_X28_Y17_N26 1 " "Info: 2: + IC(5.668 ns) + CELL(0.420 ns) = 6.898 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { ADD2[1] Block3:inst|mux81_4b:inst35|Mux0~0 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.438 ns) 8.074 ns Block3:inst\|mux81_4b:inst35\|Mux0~1 3 COMB LCCOMB_X28_Y19_N18 1 " "Info: 3: + IC(0.738 ns) + CELL(0.438 ns) = 8.074 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~1'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { Block3:inst|mux81_4b:inst35|Mux0~0 Block3:inst|mux81_4b:inst35|Mux0~1 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.419 ns) 9.221 ns Block3:inst\|mux81_4b:inst35\|Mux0~4 4 COMB LCCOMB_X28_Y18_N24 1 " "Info: 4: + IC(0.728 ns) + CELL(0.419 ns) = 9.221 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst35\|Mux0~4'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Block3:inst|mux81_4b:inst35|Mux0~1 Block3:inst|mux81_4b:inst35|Mux0~4 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(2.788 ns) 13.948 ns Q2\[3\] 5 PIN PIN_V13 0 " "Info: 5: + IC(1.939 ns) + CELL(2.788 ns) = 13.948 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Q2\[3\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { Block3:inst|mux81_4b:inst35|Mux0~4 Q2[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.875 ns ( 34.95 % ) " "Info: Total cell delay = 4.875 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.073 ns ( 65.05 % ) " "Info: Total interconnect delay = 9.073 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.948 ns" { ADD2[1] Block3:inst|mux81_4b:inst35|Mux0~0 Block3:inst|mux81_4b:inst35|Mux0~1 Block3:inst|mux81_4b:inst35|Mux0~4 Q2[3] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "13.948 ns" { ADD2[1] {} ADD2[1]~combout {} Block3:inst|mux81_4b:inst35|Mux0~0 {} Block3:inst|mux81_4b:inst35|Mux0~1 {} Block3:inst|mux81_4b:inst35|Mux0~4 {} Q2[3] {} } { 0.000ns 0.000ns 5.668ns 0.738ns 0.728ns 1.939ns } { 0.000ns 0.810ns 0.420ns 0.438ns 0.419ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block3:inst\|Register:inst25\|inst3 ADD1\[2\] CLOCK -1.521 ns register " "Info: th for register \"Block3:inst\|Register:inst25\|inst3\" (data pin = \"ADD1\[2\]\", clock pin = \"CLOCK\") is -1.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns Block3:inst\|Register:inst25\|inst3 3 REG LCFF_X29_Y18_N25 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y18_N25; Fanout = 2; REG Node = 'Block3:inst\|Register:inst25\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK~clkctrl Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst25|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.484 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ADD1\[2\] 1 PIN PIN_D13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 17; PIN Node = 'ADD1\[2\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD1[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 112 128 296 128 "ADD1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.275 ns) 3.193 ns Block3:inst\|inst5~2 2 COMB LCCOMB_X28_Y17_N0 4 " "Info: 2: + IC(1.939 ns) + CELL(0.275 ns) = 3.193 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 4; COMB Node = 'Block3:inst\|inst5~2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { ADD1[2] Block3:inst|inst5~2 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block3.bdf" { { -232 16 80 -184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.660 ns) 4.484 ns Block3:inst\|Register:inst25\|inst3 3 REG LCFF_X29_Y18_N25 2 " "Info: 3: + IC(0.631 ns) + CELL(0.660 ns) = 4.484 ns; Loc. = LCFF_X29_Y18_N25; Fanout = 2; REG Node = 'Block3:inst\|Register:inst25\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { Block3:inst|inst5~2 Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.914 ns ( 42.69 % ) " "Info: Total cell delay = 1.914 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.570 ns ( 57.31 % ) " "Info: Total interconnect delay = 2.570 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { ADD1[2] Block3:inst|inst5~2 Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { ADD1[2] {} ADD1[2]~combout {} Block3:inst|inst5~2 {} Block3:inst|Register:inst25|inst3 {} } { 0.000ns 0.000ns 1.939ns 0.631ns } { 0.000ns 0.979ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst25|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { ADD1[2] Block3:inst|inst5~2 Block3:inst|Register:inst25|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { ADD1[2] {} ADD1[2]~combout {} Block3:inst|inst5~2 {} Block3:inst|Register:inst25|inst3 {} } { 0.000ns 0.000ns 1.939ns 0.631ns } { 0.000ns 0.979ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 22:31:40 2018 " "Info: Processing ended: Fri Oct 26 22:31:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
