# MD5: 595e6e337392f972b7ae17960efe2592
OBB_LPHY_CHIP_TYPE_PATH      :=cs
CFG_XTENSA_CORE              :=Phoenix_NX
CFG_XTENSA_SYSTEM            :=$(ROOT_XTENSA_PATH_W)/XtDevTools/install/builds/RH-2018.5-linux/$(CFG_XTENSA_CORE)/config
CFG_TENSILICA_BUILDS         :=$(ROOT_XTENSA_PATH_W)/XtDevTools/install/builds/RH-2018.5-linux
CFG_TENSILICA_TOOLS          :=$(ROOT_XTENSA_PATH_W)/XtDevTools/install/tools/RH-2018.5-linux
LD_SCRIPT_PATH              :=modem/phy/lt/Tensilica_LSP/BBE16_LSP_M533_HI3680
LD_SCRIPT_NAME              :=mainlsp
LPHY_XTENSA_RULES            :=cc_tensilica5.0.5_rules_boston.mk
CFG_XTENSA_PREDICT_BUG       := NO
CFG_XTENSA_INST_PREFETCH_BUG := NO
CFG_XTENSA_DATA_PREFETCH_BUG := NO
CFG_PHY_EXTERN_BOOT          := NO
CFG_LPHY_DTCM_BASE           :=0xE3400000
CFG_LPHY_ITCM_BASE           :=0xE3500000
CFG_LPHY_DTCM_SIZE           :=0xC0000
CFG_LPHY_ITCM_SIZE           :=0xC0000
CFG_LPHY_L2M_BASE            :=0xE3680000
CFG_LPHY_L2M_SIZE            :=0x100000
CFG_LPHY_L2C_BASE            :=0xE3780000
CFG_LPHY_L2C_SIZE            :=0x80000
CFG_LPHY_SRAM_BASE           :=0x0
CFG_LPHY_SRAM_SIZE           :=0x0
CFG_LPHY_DDR_BASE            := $(CFG_DDR_TLPHY_IMAGE_ADDR)+0x10000
CFG_LPHY_DDR_SIZE            :=0x600000
CFG_LPHY_TOTAL_IMG_SIZE      :=((LPHY_DTCM_SIZE)+(LPHY_ITCM_SIZE)+(LPHY_L2M_SIZE)+(LPHY_DDR_SIZE))
CFG_LPHY_SLT_DDR_BASE        :=$(CFG_TLPHY_IMAGE_LOAD_ADDR_ATE)
CFG_LPHY_SLT_DDR_SIZE        :=$(CFG_TLPHY_IMAGE_LOAD_SIZE_ATE)
CFG_TL_PHY_ASIC       := YES
CFG_TL_PHY_V760        := YES
CFG_TL_PHY_HI3690               := YES
CFG_TL_PHY_BBE16_CACHE          := NO
CFG_TL_PHY_SUPPORT_DUAL_MODEM   := YES
CFG_TL_PHY_SUPPORT_IMAGE_HEADER := YES
CFG_FEATURE_LTE_4RX             := FEATURE_OFF
CFG_FEATURE_LTE_8RX             := FEATURE_OFF
CFG_PHY_NX_CORE_ID              := 0
CFG_FEATURE_TLPHY_LOWER_SAR     := FEATURE_OFF
CFG_BBPCONFIG_VERIOSN          := bbp_config_hi6965
CFG_TL_PHY_FEATURE_LTE_LCS      := NO
CFG_LPHY_FEATURE_LTEV_SWITCH     := FEATURE_OFF
CFG_FEATURE_TLPHY_SINGLE_XO     := YES
CFG_MULTI_PHY_CO_PROCESSOR     := YES
CFG_MULTI_PHY_CO_PROCEDURE     := YES
CFG_FEATURE_TDS_ENABLE                        := FEATURE_OFF
CFG_FEATURE_TLPHY_ET                    := FEATURE_ON
CFG_FEATURE_TLPHY_NEWET                 := FEATURE_ON
CFG_FEATURE_TLPHY_DPD                   := FEATURE_ON
CFG_FEATURE_TLPHY_ETM_ONLY              := FEATURE_OFF
CFG_FEATURE_TLPHY_DPD_OPT               := FEATURE_ON
CFG_FEATURE_NEWMRX_CAL_APC              := FEATURE_ON
CFG_FEATURE_TLPHY_FEIC_ENABLE                   := FEATURE_ON
CFG_FEATURE_TLPHY_FEIC_MULTI_AGC_LEVEL          := FEATURE_ON
CFG_TL_PHY_FEATURE_SCELL_USE_LISTEN     := YES
CFG_TLPHY_DSDS_OPTIMIZE_ENABLE              := YES
CFG_FEATURE_TLPHY_WTC_SWTICH                := FEATURE_ON
CFG_TL_RTT_TEST_ENABLED                := YES
CFG_FEATURE_TLPHY_ANT_BLANK            := FEATURE_ON
CFG_FEATURE_TLPHY_HI6353_SUPPORT       := FEATURE_ON
CFG_FEATURE_TLPHY_HI6H03_SUPPORT       := FEATURE_ON
CFG_FEATURE_TLPHY_HI6363A_SUPPORT       := FEATURE_OFF
CFG_FEATURE_TLPHY_MULTIBAND_TUNER            := FEATURE_ON
CFG_FEATURE_LPHY_POR_EXT_SWITCH              := FEATURE_ON
CFG_FEATURE_TLPHY_SAR_GROUP                  := FEATURE_ON
CFG_FEATURE_LPHY_UL_AMPR_R14                 := FEATURE_ON
CFG_FEATURE_TLPHY_HITUNER_SWITCH             := FEATURE_ON
CFG_FEATURE_TLPHY_HALL_SWITCH             := FEATURE_OFF
CFG_FEATURE_TLPHY_HPUE_SWITCH                := FEATURE_ON
CFG_FEATURE_TLPHY_PHR_ENHANCEMENT_SWITCH     := FEATURE_ON
CFG_FEATURE_LPHY_UL_AMPR_R15                 := FEATURE_ON
CFG_FEATURE_LPHY_NEW_NVID_SWITCH             := FEATURE_OFF
CFG_FEATURE_MC_TS_CNT_FROM_GPIO              := FEATURE_OFF
CFG_FEATURE_LPHY_SLT_ALLOCATED_ON_DDR        := FEATURE_OFF
