{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 16:59:55 2011 " "Info: Processing started: Tue Mar 22 16:59:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off crossbar_switch_vector -c crossbar_switch_vector --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off crossbar_switch_vector -c crossbar_switch_vector --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[2\] OUTPUT_2\[0\] 8.460 ns Longest " "Info: Longest tpd from source pin \"S\[2\]\" to destination pin \"OUTPUT_2\[0\]\" is 8.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns S\[2\] 1 PIN PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'S\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "crossbar_switch_vector.vhd" "" { Text "C:/Documents and Settings/ra083345/Meus documentos/Carlos/MC613/Lab3/Q01D/crossbar_switch_vector.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.322 ns) 3.847 ns crossbar_switch:\\Generate_Crossbar:2:crossbar_i\|OUTPUT_1\[0\]~0 2 COMB LCCOMB_X49_Y7_N16 6 " "Info: 2: + IC(2.499 ns) + CELL(0.322 ns) = 3.847 ns; Loc. = LCCOMB_X49_Y7_N16; Fanout = 6; COMB Node = 'crossbar_switch:\\Generate_Crossbar:2:crossbar_i\|OUTPUT_1\[0\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { S[2] crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_1[0]~0 } "NODE_NAME" } } { "../../crossbar_switch.vhd" "" { Text "C:/Documents and Settings/ra083345/Meus documentos/Carlos/MC613/crossbar_switch.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.545 ns) 4.745 ns crossbar_switch:\\Generate_Crossbar:2:crossbar_i\|OUTPUT_2\[0\]~0 3 COMB LCCOMB_X49_Y7_N0 1 " "Info: 3: + IC(0.353 ns) + CELL(0.545 ns) = 4.745 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'crossbar_switch:\\Generate_Crossbar:2:crossbar_i\|OUTPUT_2\[0\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_1[0]~0 crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_2[0]~0 } "NODE_NAME" } } { "../../crossbar_switch.vhd" "" { Text "C:/Documents and Settings/ra083345/Meus documentos/Carlos/MC613/crossbar_switch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(2.840 ns) 8.460 ns OUTPUT_2\[0\] 4 PIN PIN_R20 0 " "Info: 4: + IC(0.875 ns) + CELL(2.840 ns) = 8.460 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'OUTPUT_2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.715 ns" { crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_2[0]~0 OUTPUT_2[0] } "NODE_NAME" } } { "crossbar_switch_vector.vhd" "" { Text "C:/Documents and Settings/ra083345/Meus documentos/Carlos/MC613/Lab3/Q01D/crossbar_switch_vector.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.733 ns ( 55.95 % ) " "Info: Total cell delay = 4.733 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.727 ns ( 44.05 % ) " "Info: Total interconnect delay = 3.727 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { S[2] crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_1[0]~0 crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_2[0]~0 OUTPUT_2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { S[2] {} S[2]~combout {} crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_1[0]~0 {} crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_2[0]~0 {} OUTPUT_2[0] {} } { 0.000ns 0.000ns 2.499ns 0.353ns 0.875ns } { 0.000ns 1.026ns 0.322ns 0.545ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 16:59:55 2011 " "Info: Processing ended: Tue Mar 22 16:59:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
