verilog xil_defaultlib --include "../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl" --include "../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl" --include "../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0/sim/Lab_4_processing_system7_0_0.v" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xbar_0/sim/Lab_4_xbar_0.v" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_blk_mem_gen_0_0/sim/Lab_4_blk_mem_gen_0_0.v" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xlconstant_0_0/sim/Lab_4_xlconstant_0_0.v" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xlconcat_0_0/sim/Lab_4_xlconcat_0_0.v" \
"../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_auto_pc_0/sim/Lab_4_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
