0.6
2019.2
Nov  6 2019
21:42:20
/home/incolore/corewave/src/cpu/LLbit_reg.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/cp0_reg.v,/home/incolore/corewave/src/defines.v,LLbit_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/cp0_reg.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/ctrl.v,/home/incolore/corewave/src/defines.v,cp0_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/ctrl.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/data_ram.v,/home/incolore/corewave/src/defines.v,ctrl,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/data_ram.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/div.v,/home/incolore/corewave/src/defines.v,data_ram,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/div.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/ex.v,/home/incolore/corewave/src/defines.v,div,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/ex.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/ex_mem.v,/home/incolore/corewave/src/defines.v,ex,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/ex_mem.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/hilo_reg.v,/home/incolore/corewave/src/defines.v,ex_mem,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/hilo_reg.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/id.v,/home/incolore/corewave/src/defines.v,hilo_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/id.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/id_ex.v,/home/incolore/corewave/src/defines.v,id,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/id_ex.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/if_id.v,/home/incolore/corewave/src/defines.v,id_ex,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/if_id.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/inst_rom.v,/home/incolore/corewave/src/defines.v,if_id,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/inst_rom.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/mem.v,/home/incolore/corewave/src/defines.v,inst_rom,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/mem.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/mem_wb.v,/home/incolore/corewave/src/defines.v,mem,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/mem_wb.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/openmips.v,/home/incolore/corewave/src/defines.v,mem_wb,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/openmips.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/openmips_min_sopc.v,/home/incolore/corewave/src/defines.v,openmips,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/openmips_min_sopc.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/pc_reg.v,/home/incolore/corewave/src/defines.v,openmips_min_sopc,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/pc_reg.v,1684384585,verilog,,/home/incolore/corewave/src/cpu/regfile.v,/home/incolore/corewave/src/defines.v,pc_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/regfile.v,1684384585,verilog,,/home/incolore/corewave/testbench/cpu/openmips_min_sopc_tb.v,/home/incolore/corewave/src/defines.v,regfile,,,../../../../../../src,,,,,
/home/incolore/corewave/src/defines.v,1684384585,verilog,,,,,,,,,,,,
/home/incolore/corewave/testbench/cpu/openmips_min_sopc_tb.v,1684384585,verilog,,,/home/incolore/corewave/src/defines.v,openmips_min_sopc_tb,,,../../../../../../src,,,,,
/home/incolore/corewave/vivado/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
