vhdl work "C:\Users\Benjamin\Documents\GitHub\ENEL-453-Labs\Lab 4\lab4_Hilborn_Kopp_prelab\lab3_Hilborn_Kopp\clock_divider.vhd"
