;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @42
	SLT 0, @42
	SUB @96, @-2
	SUB -7, <-420
	ADD 270, 0
	ADD -607, <-20
	SPL 0, <-2
	JMP -7, @-20
	ADD 570, 0
	SUB 0, @-42
	MOV -601, <-20
	SUB @127, 106
	ADD -607, <-20
	SUB @127, 102
	SUB 790, 600
	SUB 790, 600
	SUB 790, 600
	SUB 0, @42
	SPL 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SLT 130, 9
	SLT 0, @42
	SPL 0, <-2
	SUB @121, 103
	DJN 9, <2
	SLT 0, @42
	SUB @127, 100
	SUB 130, 9
	SPL 0, #2
	SUB @7, 26
	SUB @7, 26
	SPL @-7, #-420
	SUB @127, 102
	SUB @127, 100
	MOV -1, <-20
	ADD 270, 60
	SLT 270, 1
	SUB 270, 1
	JMN 790, 600
	JMN 0, <-2
	DJN -1, @-20
	SPL 0, <-2
	ADD 3, @21
	MOV -1, <-20
