{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a50tfgg484-2",
      "gen_directory": "../../../../M.2 FPGA Hardware Accelerator.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2"
    },
    "design_tree": {
      "mig_7series_0": ""
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "2",
        "xci_name": "design_1_mig_7series_0_0",
        "xci_path": "ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "has_run_ip_tcl": "true"
      }
    }
  }
}