
RAF_Recv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  0800a530  0800a530  0001a530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab14  0800ab14  00021184  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab14  0800ab14  0001ab14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab1c  0800ab1c  00021184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab1c  0800ab1c  0001ab1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab20  0800ab20  0001ab20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001184  20000000  0800ab24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00021184  2**0
                  CONTENTS
 10 .bss          00001684  20001184  20001184  00021184  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20002808  20002808  00021184  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00021184  2**0
                  CONTENTS, READONLY
 13 .debug_info   000197c4  00000000  00000000  000211b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038b1  00000000  00000000  0003a978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  0003e230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa8  00000000  00000000  0003f360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a46  00000000  00000000  00040308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001746f  00000000  00000000  00065d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db94c  00000000  00000000  0007d1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00158b09  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b90  00000000  00000000  00158b5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001184 	.word	0x20001184
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a518 	.word	0x0800a518

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20001188 	.word	0x20001188
 80001cc:	0800a518 	.word	0x0800a518

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <ad_daStartGet>:

/**
 * @brief ADC_DAC
 * @retval None
 */
void ad_daStartGet(){
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af02      	add	r7, sp, #8

	uint16_t adMAX = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	83fb      	strh	r3, [r7, #30]
	int Flag = 0;			//
 8001016:	2300      	movs	r3, #0
 8001018:	61bb      	str	r3, [r7, #24]

	HAL_TIM_Base_Start(&htim2);
 800101a:	4857      	ldr	r0, [pc, #348]	; (8001178 <ad_daStartGet+0x16c>)
 800101c:	f003 fcba 	bl	8004994 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim4);
 8001020:	4856      	ldr	r0, [pc, #344]	; (800117c <ad_daStartGet+0x170>)
 8001022:	f003 fcb7 	bl	8004994 <HAL_TIM_Base_Start>

	while(1){
		getKey = KEY_Scan(0);
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f990 	bl	800134c <KEY_Scan>
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	4b53      	ldr	r3, [pc, #332]	; (8001180 <ad_daStartGet+0x174>)
 8001032:	701a      	strb	r2, [r3, #0]
		if(getKey==1){
 8001034:	4b52      	ldr	r3, [pc, #328]	; (8001180 <ad_daStartGet+0x174>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d1f4      	bne.n	8001026 <ad_daStartGet+0x1a>
			LED0 = !LED0;
 800103c:	4b51      	ldr	r3, [pc, #324]	; (8001184 <ad_daStartGet+0x178>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf0c      	ite	eq
 8001044:	2301      	moveq	r3, #1
 8001046:	2300      	movne	r3, #0
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b4e      	ldr	r3, [pc, #312]	; (8001184 <ad_daStartGet+0x178>)
 800104c:	601a      	str	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1,(uint32_t *)adData,ad_daLength);
 800104e:	2250      	movs	r2, #80	; 0x50
 8001050:	494d      	ldr	r1, [pc, #308]	; (8001188 <ad_daStartGet+0x17c>)
 8001052:	484e      	ldr	r0, [pc, #312]	; (800118c <ad_daStartGet+0x180>)
 8001054:	f001 fcec 	bl	8002a30 <HAL_ADC_Start_DMA>
			HAL_Delay(1000);
 8001058:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800105c:	f001 fb40 	bl	80026e0 <HAL_Delay>
			break;
 8001060:	bf00      	nop
		}
	}

	/*ADC*/
	for(int i = 0;i < 40;i++){
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
 8001066:	e010      	b.n	800108a <ad_daStartGet+0x7e>
		if(adData[i] > adMAX){
 8001068:	4a47      	ldr	r2, [pc, #284]	; (8001188 <ad_daStartGet+0x17c>)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001070:	8bfa      	ldrh	r2, [r7, #30]
 8001072:	429a      	cmp	r2, r3
 8001074:	d206      	bcs.n	8001084 <ad_daStartGet+0x78>
			adMAX = adData[i];
 8001076:	4a44      	ldr	r2, [pc, #272]	; (8001188 <ad_daStartGet+0x17c>)
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107e:	83fb      	strh	r3, [r7, #30]
			Flag = i;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	61bb      	str	r3, [r7, #24]
	for(int i = 0;i < 40;i++){
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2b27      	cmp	r3, #39	; 0x27
 800108e:	ddeb      	ble.n	8001068 <ad_daStartGet+0x5c>
		}
	}
	for(int j = 0;j < 40;j++){
 8001090:	2300      	movs	r3, #0
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	e017      	b.n	80010c6 <ad_daStartGet+0xba>
		daData[j] = (uint16_t)adData[(j+Flag)%80];
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	18d1      	adds	r1, r2, r3
 800109c:	4b3c      	ldr	r3, [pc, #240]	; (8001190 <ad_daStartGet+0x184>)
 800109e:	fb83 2301 	smull	r2, r3, r3, r1
 80010a2:	115a      	asrs	r2, r3, #5
 80010a4:	17cb      	asrs	r3, r1, #31
 80010a6:	1ad2      	subs	r2, r2, r3
 80010a8:	4613      	mov	r3, r2
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	011b      	lsls	r3, r3, #4
 80010b0:	1aca      	subs	r2, r1, r3
 80010b2:	4b35      	ldr	r3, [pc, #212]	; (8001188 <ad_daStartGet+0x17c>)
 80010b4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80010b8:	4a36      	ldr	r2, [pc, #216]	; (8001194 <ad_daStartGet+0x188>)
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j = 0;j < 40;j++){
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	3301      	adds	r3, #1
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	2b27      	cmp	r3, #39	; 0x27
 80010ca:	dde4      	ble.n	8001096 <ad_daStartGet+0x8a>
	}
//	daData[0]=daData[2];
//	daData[1]=daData[2];
	for(int k = 0;k < 80;k++){
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	e010      	b.n	80010f4 <ad_daStartGet+0xe8>
		tempData[k] = (float)daData[k];
 80010d2:	4a30      	ldr	r2, [pc, #192]	; (8001194 <ad_daStartGet+0x188>)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010e2:	4a2d      	ldr	r2, [pc, #180]	; (8001198 <ad_daStartGet+0x18c>)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	4413      	add	r3, r2
 80010ea:	edc3 7a00 	vstr	s15, [r3]
	for(int k = 0;k < 80;k++){
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	3301      	adds	r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2b4f      	cmp	r3, #79	; 0x4f
 80010f8:	ddeb      	ble.n	80010d2 <ad_daStartGet+0xc6>
	}
	for(int m = 0;m < 80;m++){
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	e01e      	b.n	800113e <ad_daStartGet+0x132>
		uartData[m] = (uint8)(tempData[m]/adMAX*200);
 8001100:	4a25      	ldr	r2, [pc, #148]	; (8001198 <ad_daStartGet+0x18c>)
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4413      	add	r3, r2
 8001108:	edd3 6a00 	vldr	s13, [r3]
 800110c:	8bfb      	ldrh	r3, [r7, #30]
 800110e:	ee07 3a90 	vmov	s15, r3
 8001112:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800111a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800119c <ad_daStartGet+0x190>
 800111e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001126:	edc7 7a01 	vstr	s15, [r7, #4]
 800112a:	793b      	ldrb	r3, [r7, #4]
 800112c:	b2d9      	uxtb	r1, r3
 800112e:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <ad_daStartGet+0x194>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	4413      	add	r3, r2
 8001134:	460a      	mov	r2, r1
 8001136:	701a      	strb	r2, [r3, #0]
	for(int m = 0;m < 80;m++){
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	3301      	adds	r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	2b4f      	cmp	r3, #79	; 0x4f
 8001142:	dddd      	ble.n	8001100 <ad_daStartGet+0xf4>
	}
	HAL_DAC_Start_DMA(&hdac,DAC1_CHANNEL_2,(uint32_t *)Jag,1000,DAC_ALIGN_12B_R);
 8001144:	2300      	movs	r3, #0
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114c:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <ad_daStartGet+0x198>)
 800114e:	2110      	movs	r1, #16
 8001150:	4815      	ldr	r0, [pc, #84]	; (80011a8 <ad_daStartGet+0x19c>)
 8001152:	f002 f983 	bl	800345c <HAL_DAC_Start_DMA>
	HAL_Delay(784);
 8001156:	f44f 7044 	mov.w	r0, #784	; 0x310
 800115a:	f001 fac1 	bl	80026e0 <HAL_Delay>
	HAL_DAC_Start_DMA(&hdac,DAC1_CHANNEL_1,(uint32_t *)daData,ad_daLength/2,DAC_ALIGN_12B_R);
 800115e:	2300      	movs	r3, #0
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2328      	movs	r3, #40	; 0x28
 8001164:	4a0b      	ldr	r2, [pc, #44]	; (8001194 <ad_daStartGet+0x188>)
 8001166:	2100      	movs	r1, #0
 8001168:	480f      	ldr	r0, [pc, #60]	; (80011a8 <ad_daStartGet+0x19c>)
 800116a:	f002 f977 	bl	800345c <HAL_DAC_Start_DMA>
}
 800116e:	bf00      	nop
 8001170:	3720      	adds	r7, #32
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	2000168c 	.word	0x2000168c
 800117c:	200015fc 	.word	0x200015fc
 8001180:	2000129c 	.word	0x2000129c
 8001184:	424302b4 	.word	0x424302b4
 8001188:	200012a0 	.word	0x200012a0
 800118c:	20001480 	.word	0x20001480
 8001190:	66666667 	.word	0x66666667
 8001194:	200011ac 	.word	0x200011ac
 8001198:	20001340 	.word	0x20001340
 800119c:	43480000 	.word	0x43480000
 80011a0:	2000124c 	.word	0x2000124c
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20001588 	.word	0x20001588

080011ac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011b2:	463b      	mov	r3, r7
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011c0:	4a22      	ldr	r2, [pc, #136]	; (800124c <MX_ADC1_Init+0xa0>)
 80011c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011c4:	4b20      	ldr	r3, [pc, #128]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011cc:	4b1e      	ldr	r3, [pc, #120]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011d2:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011e6:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011f0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80011f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_ADC1_Init+0x9c>)
 80011fe:	2201      	movs	r2, #1
 8001200:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_ADC1_Init+0x9c>)
 8001204:	2201      	movs	r2, #1
 8001206:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_ADC1_Init+0x9c>)
 800120c:	2201      	movs	r2, #1
 800120e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001210:	480d      	ldr	r0, [pc, #52]	; (8001248 <MX_ADC1_Init+0x9c>)
 8001212:	f001 fa89 	bl	8002728 <HAL_ADC_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800121c:	f000 fb72 	bl	8001904 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001220:	2300      	movs	r3, #0
 8001222:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122c:	463b      	mov	r3, r7
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_ADC1_Init+0x9c>)
 8001232:	f001 fd35 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800123c:	f000 fb62 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20001480 	.word	0x20001480
 800124c:	40012000 	.word	0x40012000

08001250 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	; 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a32      	ldr	r2, [pc, #200]	; (8001338 <HAL_ADC_MspInit+0xe8>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d15e      	bne.n	8001330 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <HAL_ADC_MspInit+0xec>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	4a30      	ldr	r2, [pc, #192]	; (800133c <HAL_ADC_MspInit+0xec>)
 800127c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001280:	6453      	str	r3, [r2, #68]	; 0x44
 8001282:	4b2e      	ldr	r3, [pc, #184]	; (800133c <HAL_ADC_MspInit+0xec>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b2a      	ldr	r3, [pc, #168]	; (800133c <HAL_ADC_MspInit+0xec>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a29      	ldr	r2, [pc, #164]	; (800133c <HAL_ADC_MspInit+0xec>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b27      	ldr	r3, [pc, #156]	; (800133c <HAL_ADC_MspInit+0xec>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012aa:	2301      	movs	r3, #1
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ae:	2303      	movs	r3, #3
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	4820      	ldr	r0, [pc, #128]	; (8001340 <HAL_ADC_MspInit+0xf0>)
 80012be:	f002 fce9 	bl	8003c94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80012c2:	4b20      	ldr	r3, [pc, #128]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012c4:	4a20      	ldr	r2, [pc, #128]	; (8001348 <HAL_ADC_MspInit+0xf8>)
 80012c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012c8:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ce:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012e2:	4b18      	ldr	r3, [pc, #96]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 8001300:	2200      	movs	r2, #0
 8001302:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001304:	480f      	ldr	r0, [pc, #60]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 8001306:	f002 fa6f 	bl	80037e8 <HAL_DMA_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001310:	f000 faf8 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a0b      	ldr	r2, [pc, #44]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 8001318:	639a      	str	r2, [r3, #56]	; 0x38
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <HAL_ADC_MspInit+0xf4>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001320:	2200      	movs	r2, #0
 8001322:	2100      	movs	r1, #0
 8001324:	2012      	movs	r0, #18
 8001326:	f002 f840 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800132a:	2012      	movs	r0, #18
 800132c:	f002 f859 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	; 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40012000 	.word	0x40012000
 800133c:	40023800 	.word	0x40023800
 8001340:	40020000 	.word	0x40020000
 8001344:	200014c8 	.word	0x200014c8
 8001348:	40026410 	.word	0x40026410

0800134c <KEY_Scan>:
}



uint8_t KEY_Scan(uint8_t mode)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	71fb      	strb	r3, [r7, #7]
	static uint8_t key_up=1;//
	if(mode)key_up=1;  //
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <KEY_Scan+0x16>
 800135c:	4b22      	ldr	r3, [pc, #136]	; (80013e8 <KEY_Scan+0x9c>)
 800135e:	2201      	movs	r2, #1
 8001360:	701a      	strb	r2, [r3, #0]
	if(key_up&&(KEY0==0||KEY1==0))
 8001362:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <KEY_Scan+0x9c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d025      	beq.n	80013b6 <KEY_Scan+0x6a>
 800136a:	2140      	movs	r1, #64	; 0x40
 800136c:	481f      	ldr	r0, [pc, #124]	; (80013ec <KEY_Scan+0xa0>)
 800136e:	f002 fe2d 	bl	8003fcc <HAL_GPIO_ReadPin>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d006      	beq.n	8001386 <KEY_Scan+0x3a>
 8001378:	2180      	movs	r1, #128	; 0x80
 800137a:	481c      	ldr	r0, [pc, #112]	; (80013ec <KEY_Scan+0xa0>)
 800137c:	f002 fe26 	bl	8003fcc <HAL_GPIO_ReadPin>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d117      	bne.n	80013b6 <KEY_Scan+0x6a>
	{
		HAL_Delay(10);//
 8001386:	200a      	movs	r0, #10
 8001388:	f001 f9aa 	bl	80026e0 <HAL_Delay>
		key_up=0;
 800138c:	4b16      	ldr	r3, [pc, #88]	; (80013e8 <KEY_Scan+0x9c>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
		if(KEY0==0)return KEY0_PRES;
 8001392:	2140      	movs	r1, #64	; 0x40
 8001394:	4815      	ldr	r0, [pc, #84]	; (80013ec <KEY_Scan+0xa0>)
 8001396:	f002 fe19 	bl	8003fcc <HAL_GPIO_ReadPin>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d101      	bne.n	80013a4 <KEY_Scan+0x58>
 80013a0:	2301      	movs	r3, #1
 80013a2:	e01c      	b.n	80013de <KEY_Scan+0x92>
        else if(KEY1==0)return KEY1_PRES;
 80013a4:	2180      	movs	r1, #128	; 0x80
 80013a6:	4811      	ldr	r0, [pc, #68]	; (80013ec <KEY_Scan+0xa0>)
 80013a8:	f002 fe10 	bl	8003fcc <HAL_GPIO_ReadPin>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d113      	bne.n	80013da <KEY_Scan+0x8e>
 80013b2:	2302      	movs	r3, #2
 80013b4:	e013      	b.n	80013de <KEY_Scan+0x92>
	}else if(KEY0==1&&KEY1==1)key_up=1;
 80013b6:	2140      	movs	r1, #64	; 0x40
 80013b8:	480c      	ldr	r0, [pc, #48]	; (80013ec <KEY_Scan+0xa0>)
 80013ba:	f002 fe07 	bl	8003fcc <HAL_GPIO_ReadPin>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d10b      	bne.n	80013dc <KEY_Scan+0x90>
 80013c4:	2180      	movs	r1, #128	; 0x80
 80013c6:	4809      	ldr	r0, [pc, #36]	; (80013ec <KEY_Scan+0xa0>)
 80013c8:	f002 fe00 	bl	8003fcc <HAL_GPIO_ReadPin>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d104      	bne.n	80013dc <KEY_Scan+0x90>
 80013d2:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <KEY_Scan+0x9c>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
 80013d8:	e000      	b.n	80013dc <KEY_Scan+0x90>
		if(KEY0==0)return KEY0_PRES;
 80013da:	bf00      	nop
 	return 0;// 
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000fa0 	.word	0x20000fa0
 80013ec:	40021400 	.word	0x40021400

080013f0 <MX_DAC_Init>:
DMA_HandleTypeDef hdma_dac1;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013f6:	463b      	mov	r3, r7
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80013fe:	4b15      	ldr	r3, [pc, #84]	; (8001454 <MX_DAC_Init+0x64>)
 8001400:	4a15      	ldr	r2, [pc, #84]	; (8001458 <MX_DAC_Init+0x68>)
 8001402:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001404:	4813      	ldr	r0, [pc, #76]	; (8001454 <MX_DAC_Init+0x64>)
 8001406:	f002 f806 	bl	8003416 <HAL_DAC_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001410:	f000 fa78 	bl	8001904 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001414:	2324      	movs	r3, #36	; 0x24
 8001416:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001418:	2302      	movs	r3, #2
 800141a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800141c:	463b      	mov	r3, r7
 800141e:	2200      	movs	r2, #0
 8001420:	4619      	mov	r1, r3
 8001422:	480c      	ldr	r0, [pc, #48]	; (8001454 <MX_DAC_Init+0x64>)
 8001424:	f002 f906 	bl	8003634 <HAL_DAC_ConfigChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800142e:	f000 fa69 	bl	8001904 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8001432:	232c      	movs	r3, #44	; 0x2c
 8001434:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001436:	463b      	mov	r3, r7
 8001438:	2210      	movs	r2, #16
 800143a:	4619      	mov	r1, r3
 800143c:	4805      	ldr	r0, [pc, #20]	; (8001454 <MX_DAC_Init+0x64>)
 800143e:	f002 f8f9 	bl	8003634 <HAL_DAC_ConfigChannel>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 8001448:	f000 fa5c 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20001588 	.word	0x20001588
 8001458:	40007400 	.word	0x40007400

0800145c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	; 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a48      	ldr	r2, [pc, #288]	; (800159c <HAL_DAC_MspInit+0x140>)
 800147a:	4293      	cmp	r3, r2
 800147c:	f040 808a 	bne.w	8001594 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	4b46      	ldr	r3, [pc, #280]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	4a45      	ldr	r2, [pc, #276]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 800148a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800148e:	6413      	str	r3, [r2, #64]	; 0x40
 8001490:	4b43      	ldr	r3, [pc, #268]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 8001492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	4b3f      	ldr	r3, [pc, #252]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	4a3e      	ldr	r2, [pc, #248]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6313      	str	r3, [r2, #48]	; 0x30
 80014ac:	4b3c      	ldr	r3, [pc, #240]	; (80015a0 <HAL_DAC_MspInit+0x144>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014b8:	2330      	movs	r3, #48	; 0x30
 80014ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014bc:	2303      	movs	r3, #3
 80014be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	4619      	mov	r1, r3
 80014ca:	4836      	ldr	r0, [pc, #216]	; (80015a4 <HAL_DAC_MspInit+0x148>)
 80014cc:	f002 fbe2 	bl	8003c94 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80014d0:	4b35      	ldr	r3, [pc, #212]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014d2:	4a36      	ldr	r2, [pc, #216]	; (80015ac <HAL_DAC_MspInit+0x150>)
 80014d4:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80014d6:	4b34      	ldr	r3, [pc, #208]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014d8:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80014dc:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014de:	4b32      	ldr	r3, [pc, #200]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014e0:	2240      	movs	r2, #64	; 0x40
 80014e2:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e4:	4b30      	ldr	r3, [pc, #192]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80014ea:	4b2f      	ldr	r3, [pc, #188]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014f0:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014f2:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014f8:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014fa:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 80014fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001500:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001502:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 8001504:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001508:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 800150a:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001510:	4b25      	ldr	r3, [pc, #148]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001516:	4824      	ldr	r0, [pc, #144]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 8001518:	f002 f966 	bl	80037e8 <HAL_DMA_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001522:	f000 f9ef 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a1f      	ldr	r2, [pc, #124]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <HAL_DAC_MspInit+0x14c>)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001534:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <HAL_DAC_MspInit+0x158>)
 8001536:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800153a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800153e:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001542:	2240      	movs	r2, #64	; 0x40
 8001544:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 800154c:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800154e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001552:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001556:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800155a:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800155e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001562:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001566:	f44f 7280 	mov.w	r2, #256	; 0x100
 800156a:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800156e:	2200      	movs	r2, #0
 8001570:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001574:	2200      	movs	r2, #0
 8001576:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001578:	480d      	ldr	r0, [pc, #52]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800157a:	f002 f935 	bl	80037e8 <HAL_DMA_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8001584:	f000 f9be 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <HAL_DAC_MspInit+0x154>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001594:	bf00      	nop
 8001596:	3728      	adds	r7, #40	; 0x28
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40007400 	.word	0x40007400
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40020000 	.word	0x40020000
 80015a8:	20001528 	.word	0x20001528
 80015ac:	40026088 	.word	0x40026088
 80015b0:	2000159c 	.word	0x2000159c
 80015b4:	400260a0 	.word	0x400260a0

080015b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <MX_DMA_Init+0x4c>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <MX_DMA_Init+0x4c>)
 80015c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <MX_DMA_Init+0x4c>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	4b09      	ldr	r3, [pc, #36]	; (8001604 <MX_DMA_Init+0x4c>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a08      	ldr	r2, [pc, #32]	; (8001604 <MX_DMA_Init+0x4c>)
 80015e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <MX_DMA_Init+0x4c>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	683b      	ldr	r3, [r7, #0]

}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800

08001608 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08c      	sub	sp, #48	; 0x30
 800160c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160e:	f107 031c 	add.w	r3, r7, #28
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
 800161c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
 8001622:	4b3b      	ldr	r3, [pc, #236]	; (8001710 <MX_GPIO_Init+0x108>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a3a      	ldr	r2, [pc, #232]	; (8001710 <MX_GPIO_Init+0x108>)
 8001628:	f043 0304 	orr.w	r3, r3, #4
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b38      	ldr	r3, [pc, #224]	; (8001710 <MX_GPIO_Init+0x108>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	61bb      	str	r3, [r7, #24]
 8001638:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	4b34      	ldr	r3, [pc, #208]	; (8001710 <MX_GPIO_Init+0x108>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a33      	ldr	r2, [pc, #204]	; (8001710 <MX_GPIO_Init+0x108>)
 8001644:	f043 0320 	orr.w	r3, r3, #32
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b31      	ldr	r3, [pc, #196]	; (8001710 <MX_GPIO_Init+0x108>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0320 	and.w	r3, r3, #32
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	4b2d      	ldr	r3, [pc, #180]	; (8001710 <MX_GPIO_Init+0x108>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a2c      	ldr	r2, [pc, #176]	; (8001710 <MX_GPIO_Init+0x108>)
 8001660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b2a      	ldr	r3, [pc, #168]	; (8001710 <MX_GPIO_Init+0x108>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b26      	ldr	r3, [pc, #152]	; (8001710 <MX_GPIO_Init+0x108>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a25      	ldr	r2, [pc, #148]	; (8001710 <MX_GPIO_Init+0x108>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b23      	ldr	r3, [pc, #140]	; (8001710 <MX_GPIO_Init+0x108>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	4b1f      	ldr	r3, [pc, #124]	; (8001710 <MX_GPIO_Init+0x108>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a1e      	ldr	r2, [pc, #120]	; (8001710 <MX_GPIO_Init+0x108>)
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b1c      	ldr	r3, [pc, #112]	; (8001710 <MX_GPIO_Init+0x108>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <MX_GPIO_Init+0x108>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <MX_GPIO_Init+0x108>)
 80016b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <MX_GPIO_Init+0x108>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80016c6:	2201      	movs	r2, #1
 80016c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016cc:	4811      	ldr	r0, [pc, #68]	; (8001714 <MX_GPIO_Init+0x10c>)
 80016ce:	f002 fc95 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 80016d2:	23c0      	movs	r3, #192	; 0xc0
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016da:	2301      	movs	r3, #1
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	4619      	mov	r1, r3
 80016e4:	480c      	ldr	r0, [pc, #48]	; (8001718 <MX_GPIO_Init+0x110>)
 80016e6:	f002 fad5 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80016ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4619      	mov	r1, r3
 8001702:	4804      	ldr	r0, [pc, #16]	; (8001714 <MX_GPIO_Init+0x10c>)
 8001704:	f002 fac6 	bl	8003c94 <HAL_GPIO_Init>

}
 8001708:	bf00      	nop
 800170a:	3730      	adds	r7, #48	; 0x30
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40023800 	.word	0x40023800
 8001714:	40021800 	.word	0x40021800
 8001718:	40021400 	.word	0x40021400

0800171c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b0a2      	sub	sp, #136	; 0x88
 8001720:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001722:	f000 ff6b 	bl	80025fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001726:	f000 f883 	bl	8001830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172a:	f7ff ff6d 	bl	8001608 <MX_GPIO_Init>
  MX_DMA_Init();
 800172e:	f7ff ff43 	bl	80015b8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001732:	f000 fb4d 	bl	8001dd0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001736:	f000 fb75 	bl	8001e24 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800173a:	f000 fabf 	bl	8001cbc <MX_TIM6_Init>
  MX_ADC1_Init();
 800173e:	f7ff fd35 	bl	80011ac <MX_ADC1_Init>
  MX_DAC_Init();
 8001742:	f7ff fe55 	bl	80013f0 <MX_DAC_Init>
  MX_TIM2_Init();
 8001746:	f000 fa1d 	bl	8001b84 <MX_TIM2_Init>
  MX_TIM4_Init();
 800174a:	f000 fa69 	bl	8001c20 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  	ad_daStartGet();
 800174e:	f7ff fc5d 	bl	800100c <ad_daStartGet>
	char buf[128];

	init();
 8001752:	f000 ff17 	bl	8002584 <init>

	while(sendCmd("AT", "OK", 100) == Timeout){
 8001756:	e001      	b.n	800175c <main+0x40>
		quitTrans(); //
 8001758:	f000 fea0 	bl	800249c <quitTrans>
	while(sendCmd("AT", "OK", 100) == Timeout){
 800175c:	2264      	movs	r2, #100	; 0x64
 800175e:	4923      	ldr	r1, [pc, #140]	; (80017ec <main+0xd0>)
 8001760:	4823      	ldr	r0, [pc, #140]	; (80017f0 <main+0xd4>)
 8001762:	f000 fe61 	bl	8002428 <sendCmd>
 8001766:	4603      	mov	r3, r0
 8001768:	2b02      	cmp	r3, #2
 800176a:	d0f5      	beq.n	8001758 <main+0x3c>
	}

	sendCmd("ATE0"    , "OK" , 100);  //
 800176c:	2264      	movs	r2, #100	; 0x64
 800176e:	491f      	ldr	r1, [pc, #124]	; (80017ec <main+0xd0>)
 8001770:	4820      	ldr	r0, [pc, #128]	; (80017f4 <main+0xd8>)
 8001772:	f000 fe59 	bl	8002428 <sendCmd>
	//	sendCmd("AT+CWLAP", "OK" , 5000); //AP

	/* wifi */
//	sprintf(buf,"AT+CWJAP=\"%s\",\"%s\"","dxxy16-403-1","1234567890");
//	sprintf(buf,"AT+CWJAP=\"%s\",\"%s\"","Yogurt","qwertyuiop");
	sprintf(buf,"AT+CWJAP=\"%s\",\"%s\"","dxxy16-402-1","dxxy16402");
 8001776:	4638      	mov	r0, r7
 8001778:	4b1f      	ldr	r3, [pc, #124]	; (80017f8 <main+0xdc>)
 800177a:	4a20      	ldr	r2, [pc, #128]	; (80017fc <main+0xe0>)
 800177c:	4920      	ldr	r1, [pc, #128]	; (8001800 <main+0xe4>)
 800177e:	f005 f907 	bl	8006990 <siprintf>
	sendCmd(buf, "WIFI GOT IP", 15000); //AP
 8001782:	463b      	mov	r3, r7
 8001784:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001788:	491e      	ldr	r1, [pc, #120]	; (8001804 <main+0xe8>)
 800178a:	4618      	mov	r0, r3
 800178c:	f000 fe4c 	bl	8002428 <sendCmd>
	send((char*)"", "OK"         , 2000); //AP
 8001790:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001794:	4915      	ldr	r1, [pc, #84]	; (80017ec <main+0xd0>)
 8001796:	481c      	ldr	r0, [pc, #112]	; (8001808 <main+0xec>)
 8001798:	f000 fe12 	bl	80023c0 <send>

	/* IP */
	sprintf(buf,"AT+CIPSTA=\"%s\"", "192.168.0.233");
 800179c:	463b      	mov	r3, r7
 800179e:	4a1b      	ldr	r2, [pc, #108]	; (800180c <main+0xf0>)
 80017a0:	491b      	ldr	r1, [pc, #108]	; (8001810 <main+0xf4>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f005 f8f4 	bl	8006990 <siprintf>
	sendCmd(buf, "OK", 15000);
 80017a8:	463b      	mov	r3, r7
 80017aa:	f643 2298 	movw	r2, #15000	; 0x3a98
 80017ae:	490f      	ldr	r1, [pc, #60]	; (80017ec <main+0xd0>)
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 fe39 	bl	8002428 <sendCmd>

	/* PC */
	sprintf(buf,"AT+CIPSTART=\"%s\",\"%s\",%s", "TCP", "192.168.0.171", "8087");
 80017b6:	4638      	mov	r0, r7
 80017b8:	4b16      	ldr	r3, [pc, #88]	; (8001814 <main+0xf8>)
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	4b16      	ldr	r3, [pc, #88]	; (8001818 <main+0xfc>)
 80017be:	4a17      	ldr	r2, [pc, #92]	; (800181c <main+0x100>)
 80017c0:	4917      	ldr	r1, [pc, #92]	; (8001820 <main+0x104>)
 80017c2:	f005 f8e5 	bl	8006990 <siprintf>
//	sprintf(buf,"AT+CIPSTART=\"%s\",\"%s\",%s", "TCP", "192.168.43.66", "8087");
	sendCmd(buf, "OK", 15000);
 80017c6:	463b      	mov	r3, r7
 80017c8:	f643 2298 	movw	r2, #15000	; 0x3a98
 80017cc:	4907      	ldr	r1, [pc, #28]	; (80017ec <main+0xd0>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fe2a 	bl	8002428 <sendCmd>

	/*  */
	sendCmd("AT+CIPMODE=1", "OK", 200); //
 80017d4:	22c8      	movs	r2, #200	; 0xc8
 80017d6:	4905      	ldr	r1, [pc, #20]	; (80017ec <main+0xd0>)
 80017d8:	4812      	ldr	r0, [pc, #72]	; (8001824 <main+0x108>)
 80017da:	f000 fe25 	bl	8002428 <sendCmd>
	sendCmd("AT+CIPSEND"  , ">", 100); //
 80017de:	2264      	movs	r2, #100	; 0x64
 80017e0:	4911      	ldr	r1, [pc, #68]	; (8001828 <main+0x10c>)
 80017e2:	4812      	ldr	r0, [pc, #72]	; (800182c <main+0x110>)
 80017e4:	f000 fe20 	bl	8002428 <sendCmd>
//	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <main+0xcc>
 80017ea:	bf00      	nop
 80017ec:	0800a530 	.word	0x0800a530
 80017f0:	0800a534 	.word	0x0800a534
 80017f4:	0800a538 	.word	0x0800a538
 80017f8:	0800a540 	.word	0x0800a540
 80017fc:	0800a54c 	.word	0x0800a54c
 8001800:	0800a55c 	.word	0x0800a55c
 8001804:	0800a570 	.word	0x0800a570
 8001808:	0800a57c 	.word	0x0800a57c
 800180c:	0800a580 	.word	0x0800a580
 8001810:	0800a590 	.word	0x0800a590
 8001814:	0800a5d0 	.word	0x0800a5d0
 8001818:	0800a5a0 	.word	0x0800a5a0
 800181c:	0800a5b0 	.word	0x0800a5b0
 8001820:	0800a5b4 	.word	0x0800a5b4
 8001824:	0800a5d8 	.word	0x0800a5d8
 8001828:	0800a5e8 	.word	0x0800a5e8
 800182c:	0800a5ec 	.word	0x0800a5ec

08001830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b094      	sub	sp, #80	; 0x50
 8001834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001836:	f107 0320 	add.w	r3, r7, #32
 800183a:	2230      	movs	r2, #48	; 0x30
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f004 fa1e 	bl	8005c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	4b28      	ldr	r3, [pc, #160]	; (80018fc <SystemClock_Config+0xcc>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185c:	4a27      	ldr	r2, [pc, #156]	; (80018fc <SystemClock_Config+0xcc>)
 800185e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001862:	6413      	str	r3, [r2, #64]	; 0x40
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <SystemClock_Config+0xcc>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001870:	2300      	movs	r3, #0
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	4b22      	ldr	r3, [pc, #136]	; (8001900 <SystemClock_Config+0xd0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a21      	ldr	r2, [pc, #132]	; (8001900 <SystemClock_Config+0xd0>)
 800187a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b1f      	ldr	r3, [pc, #124]	; (8001900 <SystemClock_Config+0xd0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800188c:	2302      	movs	r3, #2
 800188e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001890:	2301      	movs	r3, #1
 8001892:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001894:	2310      	movs	r3, #16
 8001896:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001898:	2302      	movs	r3, #2
 800189a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800189c:	2300      	movs	r3, #0
 800189e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018a0:	2308      	movs	r3, #8
 80018a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80018a4:	23a8      	movs	r3, #168	; 0xa8
 80018a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018a8:	2302      	movs	r3, #2
 80018aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018ac:	2304      	movs	r3, #4
 80018ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b0:	f107 0320 	add.w	r3, r7, #32
 80018b4:	4618      	mov	r0, r3
 80018b6:	f002 fbd5 	bl	8004064 <HAL_RCC_OscConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018c0:	f000 f820 	bl	8001904 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c4:	230f      	movs	r3, #15
 80018c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c8:	2302      	movs	r3, #2
 80018ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	2105      	movs	r1, #5
 80018e2:	4618      	mov	r0, r3
 80018e4:	f002 fe36 	bl	8004554 <HAL_RCC_ClockConfig>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018ee:	f000 f809 	bl	8001904 <Error_Handler>
  }
}
 80018f2:	bf00      	nop
 80018f4:	3750      	adds	r7, #80	; 0x50
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40007000 	.word	0x40007000

08001904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800190c:	e7fe      	b.n	800190c <Error_Handler+0x8>
	...

08001910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <HAL_MspInit+0x4c>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191e:	4a0f      	ldr	r2, [pc, #60]	; (800195c <HAL_MspInit+0x4c>)
 8001920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001924:	6453      	str	r3, [r2, #68]	; 0x44
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_MspInit+0x4c>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_MspInit+0x4c>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a08      	ldr	r2, [pc, #32]	; (800195c <HAL_MspInit+0x4c>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_MspInit+0x4c>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800

08001960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <NMI_Handler+0x4>

08001966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196a:	e7fe      	b.n	800196a <HardFault_Handler+0x4>

0800196c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <MemManage_Handler+0x4>

08001972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001976:	e7fe      	b.n	8001976 <BusFault_Handler+0x4>

08001978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800197c:	e7fe      	b.n	800197c <UsageFault_Handler+0x4>

0800197e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ac:	f000 fe78 	bl	80026a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <ADC_IRQHandler+0x10>)
 80019ba:	f000 fef8 	bl	80027ae <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20001480 	.word	0x20001480

080019c8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  RxCallback();
 80019cc:	f000 fbd8 	bl	8002180 <RxCallback>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
	return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <_kill>:

int _kill(int pid, int sig)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019ee:	f004 f91d 	bl	8005c2c <__errno>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2216      	movs	r2, #22
 80019f6:	601a      	str	r2, [r3, #0]
	return -1;
 80019f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <_exit>:

void _exit (int status)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ffe7 	bl	80019e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a16:	e7fe      	b.n	8001a16 <_exit+0x12>

08001a18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	e00a      	b.n	8001a40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a2a:	f3af 8000 	nop.w
 8001a2e:	4601      	mov	r1, r0
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	60ba      	str	r2, [r7, #8]
 8001a36:	b2ca      	uxtb	r2, r1
 8001a38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	dbf0      	blt.n	8001a2a <_read+0x12>
	}

return len;
 8001a48:	687b      	ldr	r3, [r7, #4]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	60f8      	str	r0, [r7, #12]
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	e009      	b.n	8001a78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	60ba      	str	r2, [r7, #8]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	3301      	adds	r3, #1
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	dbf1      	blt.n	8001a64 <_write+0x12>
	}
	return len;
 8001a80:	687b      	ldr	r3, [r7, #4]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <_close>:

int _close(int file)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
	return -1;
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b083      	sub	sp, #12
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
 8001aaa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ab2:	605a      	str	r2, [r3, #4]
	return 0;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <_isatty>:

int _isatty(int file)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
	return 1;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	; (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	; (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f004 f882 	bl	8005c2c <__errno>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <_sbrk+0x64>)
 8001b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20020000 	.word	0x20020000
 8001b54:	00000800 	.word	0x00000800
 8001b58:	200011a0 	.word	0x200011a0
 8001b5c:	20002808 	.word	0x20002808

08001b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <SystemInit+0x20>)
 8001b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b6a:	4a05      	ldr	r2, [pc, #20]	; (8001b80 <SystemInit+0x20>)
 8001b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b98:	463b      	mov	r3, r7
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ba0:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001ba2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ba6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001baa:	f240 3247 	movw	r2, #839	; 0x347
 8001bae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001bb6:	4b19      	ldr	r3, [pc, #100]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001bb8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bbe:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bc4:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001bc6:	2280      	movs	r2, #128	; 0x80
 8001bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bca:	4814      	ldr	r0, [pc, #80]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001bcc:	f002 fe92 	bl	80048f4 <HAL_TIM_Base_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001bd6:	f7ff fe95 	bl	8001904 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001be0:	f107 0308 	add.w	r3, r7, #8
 8001be4:	4619      	mov	r1, r3
 8001be6:	480d      	ldr	r0, [pc, #52]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001be8:	f002 ff96 	bl	8004b18 <HAL_TIM_ConfigClockSource>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001bf2:	f7ff fe87 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bf6:	2320      	movs	r3, #32
 8001bf8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bfe:	463b      	mov	r3, r7
 8001c00:	4619      	mov	r1, r3
 8001c02:	4806      	ldr	r0, [pc, #24]	; (8001c1c <MX_TIM2_Init+0x98>)
 8001c04:	f003 f98a 	bl	8004f1c <HAL_TIMEx_MasterConfigSynchronization>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c0e:	f7ff fe79 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c12:	bf00      	nop
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000168c 	.word	0x2000168c

08001c20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	463b      	mov	r3, r7
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c3e:	4a1e      	ldr	r2, [pc, #120]	; (8001cb8 <MX_TIM4_Init+0x98>)
 8001c40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 336-1;
 8001c42:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c44:	f240 124f 	movw	r2, #335	; 0x14f
 8001c48:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001c50:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c52:	2263      	movs	r2, #99	; 0x63
 8001c54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c56:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c5c:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c5e:	2280      	movs	r2, #128	; 0x80
 8001c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c62:	4814      	ldr	r0, [pc, #80]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c64:	f002 fe46 	bl	80048f4 <HAL_TIM_Base_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001c6e:	f7ff fe49 	bl	8001904 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c78:	f107 0308 	add.w	r3, r7, #8
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c80:	f002 ff4a 	bl	8004b18 <HAL_TIM_ConfigClockSource>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001c8a:	f7ff fe3b 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c8e:	2320      	movs	r3, #32
 8001c90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c96:	463b      	mov	r3, r7
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <MX_TIM4_Init+0x94>)
 8001c9c:	f003 f93e 	bl	8004f1c <HAL_TIMEx_MasterConfigSynchronization>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001ca6:	f7ff fe2d 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200015fc 	.word	0x200015fc
 8001cb8:	40000800 	.word	0x40000800

08001cbc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001cca:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001ccc:	4a19      	ldr	r2, [pc, #100]	; (8001d34 <MX_TIM6_Init+0x78>)
 8001cce:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001cd0:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd6:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001cdc:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001cde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ce2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cea:	4811      	ldr	r0, [pc, #68]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001cec:	f002 fe02 	bl	80048f4 <HAL_TIM_Base_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001cf6:	f7ff fe05 	bl	8001904 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8001cfa:	2108      	movs	r1, #8
 8001cfc:	480c      	ldr	r0, [pc, #48]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001cfe:	f002 feb1 	bl	8004a64 <HAL_TIM_OnePulse_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 8001d08:	f7ff fdfc 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d14:	463b      	mov	r3, r7
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	; (8001d30 <MX_TIM6_Init+0x74>)
 8001d1a:	f003 f8ff 	bl	8004f1c <HAL_TIMEx_MasterConfigSynchronization>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 8001d24:	f7ff fdee 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20001644 	.word	0x20001644
 8001d34:	40001000 	.word	0x40001000

08001d38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b087      	sub	sp, #28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d48:	d10e      	bne.n	8001d68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	4a1c      	ldr	r2, [pc, #112]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001d66:	e026      	b.n	8001db6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM4)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a16      	ldr	r2, [pc, #88]	; (8001dc8 <HAL_TIM_Base_MspInit+0x90>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d10e      	bne.n	8001d90 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d7c:	f043 0304 	orr.w	r3, r3, #4
 8001d80:	6413      	str	r3, [r2, #64]	; 0x40
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 0304 	and.w	r3, r3, #4
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]
}
 8001d8e:	e012      	b.n	8001db6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM6)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0d      	ldr	r2, [pc, #52]	; (8001dcc <HAL_TIM_Base_MspInit+0x94>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d10d      	bne.n	8001db6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001da4:	f043 0310 	orr.w	r3, r3, #16
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_TIM_Base_MspInit+0x8c>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
}
 8001db6:	bf00      	nop
 8001db8:	371c      	adds	r7, #28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40000800 	.word	0x40000800
 8001dcc:	40001000 	.word	0x40001000

08001dd0 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001dd6:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <MX_USART3_UART_Init+0x50>)
 8001dd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001ddc:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001de0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001de2:	4b0e      	ldr	r3, [pc, #56]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001de8:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dee:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001df4:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001df6:	220c      	movs	r2, #12
 8001df8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e06:	4805      	ldr	r0, [pc, #20]	; (8001e1c <MX_USART3_UART_Init+0x4c>)
 8001e08:	f003 f904 	bl	8005014 <HAL_UART_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e12:	f7ff fd77 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20001734 	.word	0x20001734
 8001e20:	40004800 	.word	0x40004800

08001e24 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e28:	4b11      	ldr	r3, [pc, #68]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e2a:	4a12      	ldr	r2, [pc, #72]	; (8001e74 <MX_USART6_UART_Init+0x50>)
 8001e2c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001e2e:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e34:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e42:	4b0b      	ldr	r3, [pc, #44]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e4a:	220c      	movs	r2, #12
 8001e4c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e4e:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e54:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e5a:	4805      	ldr	r0, [pc, #20]	; (8001e70 <MX_USART6_UART_Init+0x4c>)
 8001e5c:	f003 f8da 	bl	8005014 <HAL_UART_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e66:	f7ff fd4d 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20001778 	.word	0x20001778
 8001e74:	40011400 	.word	0x40011400

08001e78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08c      	sub	sp, #48	; 0x30
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 031c 	add.w	r3, r7, #28
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a4e      	ldr	r2, [pc, #312]	; (8001fd0 <HAL_UART_MspInit+0x158>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d12d      	bne.n	8001ef6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61bb      	str	r3, [r7, #24]
 8001e9e:	4b4d      	ldr	r3, [pc, #308]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	4a4c      	ldr	r2, [pc, #304]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eb2:	61bb      	str	r3, [r7, #24]
 8001eb4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	4b46      	ldr	r3, [pc, #280]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a45      	ldr	r2, [pc, #276]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b43      	ldr	r3, [pc, #268]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ed2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee4:	2307      	movs	r3, #7
 8001ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	4619      	mov	r1, r3
 8001eee:	483a      	ldr	r0, [pc, #232]	; (8001fd8 <HAL_UART_MspInit+0x160>)
 8001ef0:	f001 fed0 	bl	8003c94 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001ef4:	e067      	b.n	8001fc6 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART6)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a38      	ldr	r2, [pc, #224]	; (8001fdc <HAL_UART_MspInit+0x164>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d162      	bne.n	8001fc6 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f08:	4a32      	ldr	r2, [pc, #200]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f0a:	f043 0320 	orr.w	r3, r3, #32
 8001f0e:	6453      	str	r3, [r2, #68]	; 0x44
 8001f10:	4b30      	ldr	r3, [pc, #192]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f14:	f003 0320 	and.w	r3, r3, #32
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	4b2c      	ldr	r3, [pc, #176]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	4a2b      	ldr	r2, [pc, #172]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f26:	f043 0304 	orr.w	r3, r3, #4
 8001f2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2c:	4b29      	ldr	r3, [pc, #164]	; (8001fd4 <HAL_UART_MspInit+0x15c>)
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f38:	23c0      	movs	r3, #192	; 0xc0
 8001f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f44:	2303      	movs	r3, #3
 8001f46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f48:	2308      	movs	r3, #8
 8001f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f4c:	f107 031c 	add.w	r3, r7, #28
 8001f50:	4619      	mov	r1, r3
 8001f52:	4823      	ldr	r0, [pc, #140]	; (8001fe0 <HAL_UART_MspInit+0x168>)
 8001f54:	f001 fe9e 	bl	8003c94 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001f58:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f5a:	4a23      	ldr	r2, [pc, #140]	; (8001fe8 <HAL_UART_MspInit+0x170>)
 8001f5c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001f5e:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f60:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001f64:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f66:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f78:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001f86:	4b17      	ldr	r3, [pc, #92]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f8c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f94:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001f9a:	4812      	ldr	r0, [pc, #72]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001f9c:	f001 fc24 	bl	80037e8 <HAL_DMA_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001fa6:	f7ff fcad 	bl	8001904 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001fae:	639a      	str	r2, [r3, #56]	; 0x38
 8001fb0:	4a0c      	ldr	r2, [pc, #48]	; (8001fe4 <HAL_UART_MspInit+0x16c>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2047      	movs	r0, #71	; 0x47
 8001fbc:	f001 f9f5 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001fc0:	2047      	movs	r0, #71	; 0x47
 8001fc2:	f001 fa0e 	bl	80033e2 <HAL_NVIC_EnableIRQ>
}
 8001fc6:	bf00      	nop
 8001fc8:	3730      	adds	r7, #48	; 0x30
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40004800 	.word	0x40004800
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020400 	.word	0x40020400
 8001fdc:	40011400 	.word	0x40011400
 8001fe0:	40020800 	.word	0x40020800
 8001fe4:	200016d4 	.word	0x200016d4
 8001fe8:	40026428 	.word	0x40026428

08001fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002024 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff0:	480d      	ldr	r0, [pc, #52]	; (8002028 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ff2:	490e      	ldr	r1, [pc, #56]	; (800202c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff8:	e002      	b.n	8002000 <LoopCopyDataInit>

08001ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffe:	3304      	adds	r3, #4

08002000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002004:	d3f9      	bcc.n	8001ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002006:	4a0b      	ldr	r2, [pc, #44]	; (8002034 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002008:	4c0b      	ldr	r4, [pc, #44]	; (8002038 <LoopFillZerobss+0x26>)
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800200c:	e001      	b.n	8002012 <LoopFillZerobss>

0800200e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002010:	3204      	adds	r2, #4

08002012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002014:	d3fb      	bcc.n	800200e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002016:	f7ff fda3 	bl	8001b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f003 fe0d 	bl	8005c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800201e:	f7ff fb7d 	bl	800171c <main>
  bx  lr    
 8002022:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002024:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800202c:	20001184 	.word	0x20001184
  ldr r2, =_sidata
 8002030:	0800ab24 	.word	0x0800ab24
  ldr r2, =_sbss
 8002034:	20001184 	.word	0x20001184
  ldr r4, =_ebss
 8002038:	20002808 	.word	0x20002808

0800203c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800203c:	e7fe      	b.n	800203c <CAN1_RX0_IRQHandler>
	...

08002040 <wifiInit>:
 *@brief ESP8266
 *@retval None
 **/
ESP8266 wifi;
void wifiInit(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
	wifi.huart=&huart6;
 8002044:	4b24      	ldr	r3, [pc, #144]	; (80020d8 <wifiInit+0x98>)
 8002046:	4a25      	ldr	r2, [pc, #148]	; (80020dc <wifiInit+0x9c>)
 8002048:	601a      	str	r2, [r3, #0]
	wifi.dma_rx=&hdma_usart6_rx;
 800204a:	4b23      	ldr	r3, [pc, #140]	; (80020d8 <wifiInit+0x98>)
 800204c:	4a24      	ldr	r2, [pc, #144]	; (80020e0 <wifiInit+0xa0>)
 800204e:	605a      	str	r2, [r3, #4]
	wifi.tim=&htim6;
 8002050:	4b21      	ldr	r3, [pc, #132]	; (80020d8 <wifiInit+0x98>)
 8002052:	4a24      	ldr	r2, [pc, #144]	; (80020e4 <wifiInit+0xa4>)
 8002054:	609a      	str	r2, [r3, #8]
	wifi.send=send;
 8002056:	4b20      	ldr	r3, [pc, #128]	; (80020d8 <wifiInit+0x98>)
 8002058:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800205c:	3310      	adds	r3, #16
 800205e:	4a22      	ldr	r2, [pc, #136]	; (80020e8 <wifiInit+0xa8>)
 8002060:	601a      	str	r2, [r3, #0]
	wifi.sendNoAck=sendNoAck;
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <wifiInit+0x98>)
 8002064:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002068:	3314      	adds	r3, #20
 800206a:	4a20      	ldr	r2, [pc, #128]	; (80020ec <wifiInit+0xac>)
 800206c:	601a      	str	r2, [r3, #0]
	wifi.sendCmd=sendCmd;
 800206e:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <wifiInit+0x98>)
 8002070:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002074:	3318      	adds	r3, #24
 8002076:	4a1e      	ldr	r2, [pc, #120]	; (80020f0 <wifiInit+0xb0>)
 8002078:	601a      	str	r2, [r3, #0]
	wifi.quitTrans=quitTrans;
 800207a:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <wifiInit+0x98>)
 800207c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002080:	331c      	adds	r3, #28
 8002082:	4a1c      	ldr	r2, [pc, #112]	; (80020f4 <wifiInit+0xb4>)
 8002084:	601a      	str	r2, [r3, #0]
	wifi.RxCallback=RxCallback;
 8002086:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <wifiInit+0x98>)
 8002088:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800208c:	4a1a      	ldr	r2, [pc, #104]	; (80020f8 <wifiInit+0xb8>)
 800208e:	601a      	str	r2, [r3, #0]
	wifi.setTimeout=setTimeout;
 8002090:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <wifiInit+0x98>)
 8002092:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8002096:	3304      	adds	r3, #4
 8002098:	4a18      	ldr	r2, [pc, #96]	; (80020fc <wifiInit+0xbc>)
 800209a:	601a      	str	r2, [r3, #0]
	wifi.isTimeout=isTimeout;
 800209c:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <wifiInit+0x98>)
 800209e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80020a2:	3308      	adds	r3, #8
 80020a4:	4a16      	ldr	r2, [pc, #88]	; (8002100 <wifiInit+0xc0>)
 80020a6:	601a      	str	r2, [r3, #0]
	wifi.delay=delay;
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <wifiInit+0x98>)
 80020aa:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80020ae:	330c      	adds	r3, #12
 80020b0:	4a14      	ldr	r2, [pc, #80]	; (8002104 <wifiInit+0xc4>)
 80020b2:	601a      	str	r2, [r3, #0]
	wifi.isResponded=isResponded;
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <wifiInit+0x98>)
 80020b6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80020ba:	3310      	adds	r3, #16
 80020bc:	4a12      	ldr	r2, [pc, #72]	; (8002108 <wifiInit+0xc8>)
 80020be:	601a      	str	r2, [r3, #0]
	wifi.init=init;
 80020c0:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <wifiInit+0x98>)
 80020c2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80020c6:	3314      	adds	r3, #20
 80020c8:	4a10      	ldr	r2, [pc, #64]	; (800210c <wifiInit+0xcc>)
 80020ca:	601a      	str	r2, [r3, #0]
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	200017bc 	.word	0x200017bc
 80020dc:	20001778 	.word	0x20001778
 80020e0:	200016d4 	.word	0x200016d4
 80020e4:	20001644 	.word	0x20001644
 80020e8:	080023c1 	.word	0x080023c1
 80020ec:	08002371 	.word	0x08002371
 80020f0:	08002429 	.word	0x08002429
 80020f4:	0800249d 	.word	0x0800249d
 80020f8:	08002181 	.word	0x08002181
 80020fc:	080022e5 	.word	0x080022e5
 8002100:	0800234d 	.word	0x0800234d
 8002104:	080024e1 	.word	0x080024e1
 8002108:	08002511 	.word	0x08002511
 800210c:	08002585 	.word	0x08002585

08002110 <print>:
/**
 * @brief  
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 8002110:	b40e      	push	{r1, r2, r3}
 8002112:	b580      	push	{r7, lr}
 8002114:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8002118:	af00      	add	r7, sp, #0
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 800211e:	f107 0310 	add.w	r3, r7, #16
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	3304      	adds	r3, #4
 8002128:	f240 72fc 	movw	r2, #2044	; 0x7fc
 800212c:	2100      	movs	r1, #0
 800212e:	4618      	mov	r0, r3
 8002130:	f003 fda6 	bl	8005c80 <memset>
  va_list v;
  va_start(v, buf);
 8002134:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 8002138:	f107 030c 	add.w	r3, r7, #12
 800213c:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//sprintf
 800213e:	f107 030c 	add.w	r3, r7, #12
 8002142:	f107 0010 	add.w	r0, r7, #16
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 800214c:	f005 fb08 	bl	8007760 <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 8002150:	f107 0310 	add.w	r3, r7, #16
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe f845 	bl	80001e4 <strlen>
 800215a:	4603      	mov	r3, r0
 800215c:	b29a      	uxth	r2, r3
 800215e:	f107 0110 	add.w	r1, r7, #16
 8002162:	1d38      	adds	r0, r7, #4
 8002164:	f04f 33ff 	mov.w	r3, #4294967295
 8002168:	6800      	ldr	r0, [r0, #0]
 800216a:	f002 ffa0 	bl	80050ae <HAL_UART_Transmit>
  va_end(v);
}
 800216e:	bf00      	nop
 8002170:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8002174:	46bd      	mov	sp, r7
 8002176:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800217a:	b003      	add	sp, #12
 800217c:	4770      	bx	lr
	...

08002180 <RxCallback>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void RxCallback(){
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 8002186:	4b4e      	ldr	r3, [pc, #312]	; (80022c0 <RxCallback+0x140>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	60bb      	str	r3, [r7, #8]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0310 	and.w	r3, r3, #16
 8002196:	2b10      	cmp	r3, #16
 8002198:	f040 808e 	bne.w	80022b8 <RxCallback+0x138>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 800219c:	2300      	movs	r3, #0
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	603b      	str	r3, [r7, #0]
 80021b0:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // DMA
 80021b2:	68b8      	ldr	r0, [r7, #8]
 80021b4:	f003 f83d 	bl	8005232 <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 
 80021b8:	4b41      	ldr	r3, [pc, #260]	; (80022c0 <RxCallback+0x140>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80021c4:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	425a      	negs	r2, r3
 80021ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021ce:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80021d2:	bf58      	it	pl
 80021d4:	4253      	negpl	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80021d8:	e009      	b.n	80021ee <RxCallback+0x6e>
			recv_start = (recv_start + 1) % RxBufferSize;
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	3301      	adds	r3, #1
 80021de:	425a      	negs	r2, r3
 80021e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021e4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80021e8:	bf58      	it	pl
 80021ea:	4253      	negpl	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80021ee:	4a34      	ldr	r2, [pc, #208]	; (80022c0 <RxCallback+0x140>)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	4413      	add	r3, r2
 80021f4:	330e      	adds	r3, #14
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0ee      	beq.n	80021da <RxCallback+0x5a>
		}
		int index = recv_start;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	e01e      	b.n	8002244 <RxCallback+0xc4>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 8002206:	4a2e      	ldr	r2, [pc, #184]	; (80022c0 <RxCallback+0x140>)
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4413      	add	r3, r2
 800220c:	330e      	adds	r3, #14
 800220e:	7819      	ldrb	r1, [r3, #0]
 8002210:	4a2b      	ldr	r2, [pc, #172]	; (80022c0 <RxCallback+0x140>)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4413      	add	r3, r2
 8002216:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 800221a:	460a      	mov	r2, r1
 800221c:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 800221e:	4a28      	ldr	r2, [pc, #160]	; (80022c0 <RxCallback+0x140>)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	4413      	add	r3, r2
 8002224:	330e      	adds	r3, #14
 8002226:	2200      	movs	r2, #0
 8002228:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	3301      	adds	r3, #1
 800222e:	425a      	negs	r2, r3
 8002230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002234:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8002238:	bf58      	it	pl
 800223a:	4253      	negpl	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	3301      	adds	r3, #1
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	d1dc      	bne.n	8002206 <RxCallback+0x86>
		}
		wifi.AckBuffer[i] = 0; //
 800224c:	4a1c      	ldr	r2, [pc, #112]	; (80022c0 <RxCallback+0x140>)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4413      	add	r3, r2
 8002252:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8002256:	2200      	movs	r2, #0
 8002258:	701a      	strb	r2, [r3, #0]

		//
		print(&huart3,"\r\n:\r\n");
 800225a:	491a      	ldr	r1, [pc, #104]	; (80022c4 <RxCallback+0x144>)
 800225c:	481a      	ldr	r0, [pc, #104]	; (80022c8 <RxCallback+0x148>)
 800225e:	f7ff ff57 	bl	8002110 <print>
		print(&huart3,"%s",wifi.AckBuffer);
 8002262:	4a1a      	ldr	r2, [pc, #104]	; (80022cc <RxCallback+0x14c>)
 8002264:	491a      	ldr	r1, [pc, #104]	; (80022d0 <RxCallback+0x150>)
 8002266:	4818      	ldr	r0, [pc, #96]	; (80022c8 <RxCallback+0x148>)
 8002268:	f7ff ff52 	bl	8002110 <print>
		//
		if(wifi.uart_state == Sent) {	//
 800226c:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <RxCallback+0x140>)
 800226e:	7b5b      	ldrb	r3, [r3, #13]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d102      	bne.n	800227a <RxCallback+0xfa>
			wifi.uart_state = Idle; 	//
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <RxCallback+0x140>)
 8002276:	2200      	movs	r2, #0
 8002278:	735a      	strb	r2, [r3, #13]
		}
		if(wifi.uart_state == Idle) { //
 800227a:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <RxCallback+0x140>)
 800227c:	7b5b      	ldrb	r3, [r3, #13]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10f      	bne.n	80022a2 <RxCallback+0x122>
		//for(;;); //TODO:
			if(!strcmp(wifi.AckBuffer, "LED")) {
 8002282:	4914      	ldr	r1, [pc, #80]	; (80022d4 <RxCallback+0x154>)
 8002284:	4811      	ldr	r0, [pc, #68]	; (80022cc <RxCallback+0x14c>)
 8002286:	f7fd ffa3 	bl	80001d0 <strcmp>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d108      	bne.n	80022a2 <RxCallback+0x122>
				print(&huart3,"\r\n\r\n");
 8002290:	4911      	ldr	r1, [pc, #68]	; (80022d8 <RxCallback+0x158>)
 8002292:	480d      	ldr	r0, [pc, #52]	; (80022c8 <RxCallback+0x148>)
 8002294:	f7ff ff3c 	bl	8002110 <print>
				HAL_GPIO_TogglePin(LED0_GPIO_Port,LED0_Pin);
 8002298:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800229c:	480f      	ldr	r0, [pc, #60]	; (80022dc <RxCallback+0x15c>)
 800229e:	f001 fec6 	bl	800402e <HAL_GPIO_TogglePin>
			};
		}

		/* DMA */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 80022a2:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <RxCallback+0x140>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2200      	movs	r2, #0
 80022aa:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 80022ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022b0:	490b      	ldr	r1, [pc, #44]	; (80022e0 <RxCallback+0x160>)
 80022b2:	68b8      	ldr	r0, [r7, #8]
 80022b4:	f002 ff8d 	bl	80051d2 <HAL_UART_Receive_DMA>
	}
}
 80022b8:	bf00      	nop
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200017bc 	.word	0x200017bc
 80022c4:	0800a5f8 	.word	0x0800a5f8
 80022c8:	20001734 	.word	0x20001734
 80022cc:	20001fca 	.word	0x20001fca
 80022d0:	0800a604 	.word	0x0800a604
 80022d4:	0800a608 	.word	0x0800a608
 80022d8:	0800a60c 	.word	0x0800a60c
 80022dc:	40021800 	.word	0x40021800
 80022e0:	200017ca 	.word	0x200017ca

080022e4 <setTimeout>:
/**
 * @brief  ESP8266 
 * @note ms43,690
 * @retval None
 **/
void setTimeout(uint16_t ms){
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_AUTORELOAD(wifi.tim, ms*3/2);  //10ms ARR  10*3/2;
 80022ee:	88fa      	ldrh	r2, [r7, #6]
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	0fda      	lsrs	r2, r3, #31
 80022f8:	4413      	add	r3, r2
 80022fa:	105b      	asrs	r3, r3, #1
 80022fc:	461a      	mov	r2, r3
 80022fe:	4b12      	ldr	r3, [pc, #72]	; (8002348 <setTimeout+0x64>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	62da      	str	r2, [r3, #44]	; 0x2c
 8002306:	88fa      	ldrh	r2, [r7, #6]
 8002308:	4613      	mov	r3, r2
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	4413      	add	r3, r2
 800230e:	0fda      	lsrs	r2, r3, #31
 8002310:	4413      	add	r3, r2
 8002312:	105b      	asrs	r3, r3, #1
 8002314:	461a      	mov	r2, r3
 8002316:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <setTimeout+0x64>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(wifi.tim, 1);          //CNT01
 800231c:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <setTimeout+0x64>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2201      	movs	r2, #1
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(wifi.tim);                  //0
 8002326:	4b08      	ldr	r3, [pc, #32]	; (8002348 <setTimeout+0x64>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <setTimeout+0x64>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 0201 	orr.w	r2, r2, #1
 8002338:	601a      	str	r2, [r3, #0]
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	200017bc 	.word	0x200017bc

0800234c <isTimeout>:
/**
 * @brief  ESP8266 
 * @note   setTimeout
 * @retval None
 **/
bool isTimeout(void){
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_COUNTER(wifi.tim) == 0){
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <isTimeout+0x20>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <isTimeout+0x14>
		return true;
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <isTimeout+0x16>
	}
	else {
		return false;
 8002360:	2300      	movs	r3, #0
	}
}
 8002362:	4618      	mov	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	200017bc 	.word	0x200017bc

08002370 <sendNoAck>:


/*
 *
 * */
void sendNoAck(uint8_t *str) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	print(&huart6,"%s",(char*)str);
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	490d      	ldr	r1, [pc, #52]	; (80023b0 <sendNoAck+0x40>)
 800237c:	480d      	ldr	r0, [pc, #52]	; (80023b4 <sendNoAck+0x44>)
 800237e:	f7ff fec7 	bl	8002110 <print>
//TODO: 
	if(!(str[0] == '\r' && str[1] == '\n')) {
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b0d      	cmp	r3, #13
 8002388:	d104      	bne.n	8002394 <sendNoAck+0x24>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3301      	adds	r3, #1
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b0a      	cmp	r3, #10
 8002392:	d008      	beq.n	80023a6 <sendNoAck+0x36>
		print(&huart3,"\r\n:\r\n");
 8002394:	4908      	ldr	r1, [pc, #32]	; (80023b8 <sendNoAck+0x48>)
 8002396:	4809      	ldr	r0, [pc, #36]	; (80023bc <sendNoAck+0x4c>)
 8002398:	f7ff feba 	bl	8002110 <print>
		print(&huart3,"%s",(char*)str);
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	4904      	ldr	r1, [pc, #16]	; (80023b0 <sendNoAck+0x40>)
 80023a0:	4806      	ldr	r0, [pc, #24]	; (80023bc <sendNoAck+0x4c>)
 80023a2:	f7ff feb5 	bl	8002110 <print>
	}
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800a604 	.word	0x0800a604
 80023b4:	20001778 	.word	0x20001778
 80023b8:	0800a618 	.word	0x0800a618
 80023bc:	20001734 	.word	0x20001734

080023c0 <send>:


result send(char *str,const char* response,uint16_t timeout){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	4613      	mov	r3, r2
 80023cc:	80fb      	strh	r3, [r7, #6]
	/*  */
	sendNoAck((uint8_t*)str);
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f7ff ffce 	bl	8002370 <sendNoAck>

	/*  */
	wifi.uart_state = Sent;
 80023d4:	4b13      	ldr	r3, [pc, #76]	; (8002424 <send+0x64>)
 80023d6:	2202      	movs	r2, #2
 80023d8:	735a      	strb	r2, [r3, #13]
	setTimeout(timeout); //
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff81 	bl	80022e4 <setTimeout>
	while(!isTimeout() && !isResponded(response));
 80023e2:	bf00      	nop
 80023e4:	f7ff ffb2 	bl	800234c <isTimeout>
 80023e8:	4603      	mov	r3, r0
 80023ea:	f083 0301 	eor.w	r3, r3, #1
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <send+0x46>
 80023f4:	68b8      	ldr	r0, [r7, #8]
 80023f6:	f000 f88b 	bl	8002510 <isResponded>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f083 0301 	eor.w	r3, r3, #1
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1ee      	bne.n	80023e4 <send+0x24>
	wifi.uart_state = Idle;
 8002406:	4b07      	ldr	r3, [pc, #28]	; (8002424 <send+0x64>)
 8002408:	2200      	movs	r2, #0
 800240a:	735a      	strb	r2, [r3, #13]

	/*  */
	if(isTimeout()) {
 800240c:	f7ff ff9e 	bl	800234c <isTimeout>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <send+0x5a>
		return Timeout; //
 8002416:	2302      	movs	r3, #2
 8002418:	e000      	b.n	800241c <send+0x5c>
	}
	else {
		return Success; //
 800241a:	2301      	movs	r3, #1
	}
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	200017bc 	.word	0x200017bc

08002428 <sendCmd>:

result sendCmd(const char *str,const char* response,uint16_t timeout){
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	4613      	mov	r3, r2
 8002434:	80fb      	strh	r3, [r7, #6]
	/*  */
	sendNoAck((uint8_t*)str);
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f7ff ff9a 	bl	8002370 <sendNoAck>
	sendNoAck((uint8_t*)"\r\n");
 800243c:	4815      	ldr	r0, [pc, #84]	; (8002494 <sendCmd+0x6c>)
 800243e:	f7ff ff97 	bl	8002370 <sendNoAck>

	/*  */
	wifi.uart_state = Sent;
 8002442:	4b15      	ldr	r3, [pc, #84]	; (8002498 <sendCmd+0x70>)
 8002444:	2202      	movs	r2, #2
 8002446:	735a      	strb	r2, [r3, #13]
	setTimeout(timeout); //
 8002448:	88fb      	ldrh	r3, [r7, #6]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff4a 	bl	80022e4 <setTimeout>
	while(!isTimeout() && !isResponded(response));
 8002450:	bf00      	nop
 8002452:	f7ff ff7b 	bl	800234c <isTimeout>
 8002456:	4603      	mov	r3, r0
 8002458:	f083 0301 	eor.w	r3, r3, #1
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d008      	beq.n	8002474 <sendCmd+0x4c>
 8002462:	68b8      	ldr	r0, [r7, #8]
 8002464:	f000 f854 	bl	8002510 <isResponded>
 8002468:	4603      	mov	r3, r0
 800246a:	f083 0301 	eor.w	r3, r3, #1
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1ee      	bne.n	8002452 <sendCmd+0x2a>
	wifi.uart_state = Idle;
 8002474:	4b08      	ldr	r3, [pc, #32]	; (8002498 <sendCmd+0x70>)
 8002476:	2200      	movs	r2, #0
 8002478:	735a      	strb	r2, [r3, #13]

	/*  */
	if(isResponded(response)) {
 800247a:	68b8      	ldr	r0, [r7, #8]
 800247c:	f000 f848 	bl	8002510 <isResponded>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <sendCmd+0x62>
		return Success;
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <sendCmd+0x64>
	}
	else {
		return Timeout; //
 800248a:	2302      	movs	r3, #2
	}
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	0800a624 	.word	0x0800a624
 8002498:	200017bc 	.word	0x200017bc

0800249c <quitTrans>:

/**
 * @brief  
 * @retval None
 **/
void quitTrans(void) {
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	/*  "+++"  */
	sendNoAck((uint8_t*)"+"); delay(15);//(10ms)
 80024a0:	480c      	ldr	r0, [pc, #48]	; (80024d4 <quitTrans+0x38>)
 80024a2:	f7ff ff65 	bl	8002370 <sendNoAck>
 80024a6:	200f      	movs	r0, #15
 80024a8:	f000 f81a 	bl	80024e0 <delay>
	sendNoAck((uint8_t*)"+"); delay(15);
 80024ac:	4809      	ldr	r0, [pc, #36]	; (80024d4 <quitTrans+0x38>)
 80024ae:	f7ff ff5f 	bl	8002370 <sendNoAck>
 80024b2:	200f      	movs	r0, #15
 80024b4:	f000 f814 	bl	80024e0 <delay>
	sendNoAck((uint8_t*)"+"); delay(500);
 80024b8:	4806      	ldr	r0, [pc, #24]	; (80024d4 <quitTrans+0x38>)
 80024ba:	f7ff ff59 	bl	8002370 <sendNoAck>
 80024be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024c2:	f000 f80d 	bl	80024e0 <delay>
	/*  */
	sendCmd("AT+CIPMODE=0", "OK", 200);
 80024c6:	22c8      	movs	r2, #200	; 0xc8
 80024c8:	4903      	ldr	r1, [pc, #12]	; (80024d8 <quitTrans+0x3c>)
 80024ca:	4804      	ldr	r0, [pc, #16]	; (80024dc <quitTrans+0x40>)
 80024cc:	f7ff ffac 	bl	8002428 <sendCmd>
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	0800a628 	.word	0x0800a628
 80024d8:	0800a62c 	.word	0x0800a62c
 80024dc:	0800a630 	.word	0x0800a630

080024e0 <delay>:
/**
 * @brief  
 * @note   quitTrans
 * @retval None
 **/
void delay(uint16_t ms) {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	80fb      	strh	r3, [r7, #6]
	setTimeout(ms);
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fef9 	bl	80022e4 <setTimeout>
	while(!isTimeout());
 80024f2:	bf00      	nop
 80024f4:	f7ff ff2a 	bl	800234c <isTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	f083 0301 	eor.w	r3, r3, #1
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f7      	bne.n	80024f4 <delay+0x14>
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <isResponded>:

/**
 * @brief  ESP8266
 * @retval 
 **/
bool isResponded(const char* response){
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	int responseLen = strlen(response);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7fd fe63 	bl	80001e4 <strlen>
 800251e:	4603      	mov	r3, r0
 8002520:	60fb      	str	r3, [r7, #12]
	int rxBufferLen = strlen(wifi.RxBuffer);
 8002522:	4816      	ldr	r0, [pc, #88]	; (800257c <isResponded+0x6c>)
 8002524:	f7fd fe5e 	bl	80001e4 <strlen>
 8002528:	4603      	mov	r3, r0
 800252a:	60bb      	str	r3, [r7, #8]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	e018      	b.n	8002568 <isResponded+0x58>
		if(wifi.RxBuffer[i] == response[j])	{
 8002536:	4a12      	ldr	r2, [pc, #72]	; (8002580 <isResponded+0x70>)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	4413      	add	r3, r2
 800253c:	330e      	adds	r3, #14
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	440b      	add	r3, r1
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d108      	bne.n	800255e <isResponded+0x4e>
			if(++j == responseLen) { // 
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	3301      	adds	r3, #1
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	429a      	cmp	r2, r3
 8002558:	d103      	bne.n	8002562 <isResponded+0x52>
				return true;
 800255a:	2301      	movs	r3, #1
 800255c:	e009      	b.n	8002572 <isResponded+0x62>
			}
		}
		else{
			j = 0;
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3301      	adds	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	429a      	cmp	r2, r3
 800256e:	dbe2      	blt.n	8002536 <isResponded+0x26>
		}
	}
	return false; //
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200017ca 	.word	0x200017ca
 8002580:	200017bc 	.word	0x200017bc

08002584 <init>:

/**
 * @brief  ESP8266 
 * @retval 
 **/
result init(){
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
	wifiInit();
 800258a:	f7ff fd59 	bl	8002040 <wifiInit>
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <init+0x6c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	607b      	str	r3, [r7, #4]
	/* DMA */
	HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 8002594:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002598:	4916      	ldr	r1, [pc, #88]	; (80025f4 <init+0x70>)
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f002 fe19 	bl	80051d2 <HAL_UART_Receive_DMA>
	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE); //
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0210 	orr.w	r2, r2, #16
 80025ae:	60da      	str	r2, [r3, #12]

	/*  */
	HAL_TIM_Base_Start(wifi.tim);
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <init+0x6c>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f002 f9ed 	bl	8004994 <HAL_TIM_Base_Start>
	HAL_TIM_OnePulse_Init(wifi.tim, TIM_OPMODE_SINGLE);                 // OnePulse 
 80025ba:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <init+0x6c>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2108      	movs	r1, #8
 80025c0:	4618      	mov	r0, r3
 80025c2:	f002 fa4f 	bl	8004a64 <HAL_TIM_OnePulse_Init>
	__HAL_TIM_SET_PRESCALER(wifi.tim, HAL_RCC_GetHCLKFreq()/3/1000-1);  // 56,000
 80025c6:	f002 f961 	bl	800488c <HAL_RCC_GetHCLKFreq>
 80025ca:	4603      	mov	r3, r0
 80025cc:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <init+0x74>)
 80025ce:	fba2 2303 	umull	r2, r3, r2, r3
 80025d2:	099a      	lsrs	r2, r3, #6
 80025d4:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <init+0x6c>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	3a01      	subs	r2, #1
 80025dc:	629a      	str	r2, [r3, #40]	; 0x28

	delay(100);
 80025de:	2064      	movs	r0, #100	; 0x64
 80025e0:	f7ff ff7e 	bl	80024e0 <delay>
	return Success;
 80025e4:	2301      	movs	r3, #1
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200017bc 	.word	0x200017bc
 80025f4:	200017ca 	.word	0x200017ca
 80025f8:	057619f1 	.word	0x057619f1

080025fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_Init+0x40>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a0d      	ldr	r2, [pc, #52]	; (800263c <HAL_Init+0x40>)
 8002606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800260a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <HAL_Init+0x40>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0a      	ldr	r2, [pc, #40]	; (800263c <HAL_Init+0x40>)
 8002612:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002616:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <HAL_Init+0x40>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a07      	ldr	r2, [pc, #28]	; (800263c <HAL_Init+0x40>)
 800261e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002622:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002624:	2003      	movs	r0, #3
 8002626:	f000 feb5 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800262a:	200f      	movs	r0, #15
 800262c:	f000 f808 	bl	8002640 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002630:	f7ff f96e 	bl	8001910 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023c00 	.word	0x40023c00

08002640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002648:	4b12      	ldr	r3, [pc, #72]	; (8002694 <HAL_InitTick+0x54>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4b12      	ldr	r3, [pc, #72]	; (8002698 <HAL_InitTick+0x58>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	4619      	mov	r1, r3
 8002652:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002656:	fbb3 f3f1 	udiv	r3, r3, r1
 800265a:	fbb2 f3f3 	udiv	r3, r2, r3
 800265e:	4618      	mov	r0, r3
 8002660:	f000 fecd 	bl	80033fe <HAL_SYSTICK_Config>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e00e      	b.n	800268c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b0f      	cmp	r3, #15
 8002672:	d80a      	bhi.n	800268a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002674:	2200      	movs	r2, #0
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	f04f 30ff 	mov.w	r0, #4294967295
 800267c:	f000 fe95 	bl	80033aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002680:	4a06      	ldr	r2, [pc, #24]	; (800269c <HAL_InitTick+0x5c>)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	e000      	b.n	800268c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20000fa4 	.word	0x20000fa4
 8002698:	20000fac 	.word	0x20000fac
 800269c:	20000fa8 	.word	0x20000fa8

080026a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <HAL_IncTick+0x20>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_IncTick+0x24>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4413      	add	r3, r2
 80026b0:	4a04      	ldr	r2, [pc, #16]	; (80026c4 <HAL_IncTick+0x24>)
 80026b2:	6013      	str	r3, [r2, #0]
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	20000fac 	.word	0x20000fac
 80026c4:	200027f4 	.word	0x200027f4

080026c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return uwTick;
 80026cc:	4b03      	ldr	r3, [pc, #12]	; (80026dc <HAL_GetTick+0x14>)
 80026ce:	681b      	ldr	r3, [r3, #0]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	200027f4 	.word	0x200027f4

080026e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026e8:	f7ff ffee 	bl	80026c8 <HAL_GetTick>
 80026ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d005      	beq.n	8002706 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026fa:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <HAL_Delay+0x44>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002706:	bf00      	nop
 8002708:	f7ff ffde 	bl	80026c8 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	429a      	cmp	r2, r3
 8002716:	d8f7      	bhi.n	8002708 <HAL_Delay+0x28>
  {
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000fac 	.word	0x20000fac

08002728 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e033      	b.n	80027a6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	2b00      	cmp	r3, #0
 8002744:	d109      	bne.n	800275a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fd82 	bl	8001250 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	2b00      	cmp	r3, #0
 8002764:	d118      	bne.n	8002798 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800276e:	f023 0302 	bic.w	r3, r3, #2
 8002772:	f043 0202 	orr.w	r2, r3, #2
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fbb2 	bl	8002ee4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f023 0303 	bic.w	r3, r3, #3
 800278e:	f043 0201 	orr.w	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
 8002796:	e001      	b.n	800279c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	bf0c      	ite	eq
 80027cc:	2301      	moveq	r3, #1
 80027ce:	2300      	movne	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b20      	cmp	r3, #32
 80027e0:	bf0c      	ite	eq
 80027e2:	2301      	moveq	r3, #1
 80027e4:	2300      	movne	r3, #0
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d049      	beq.n	8002884 <HAL_ADC_IRQHandler+0xd6>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d046      	beq.n	8002884 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f003 0310 	and.w	r3, r3, #16
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d12b      	bne.n	8002874 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	d127      	bne.n	8002874 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800283c:	2b00      	cmp	r3, #0
 800283e:	d119      	bne.n	8002874 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0220 	bic.w	r2, r2, #32
 800284e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002860:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d105      	bne.n	8002874 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 f9eb 	bl	8002c50 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f06f 0212 	mvn.w	r2, #18
 8002882:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	2b04      	cmp	r3, #4
 8002890:	bf0c      	ite	eq
 8002892:	2301      	moveq	r3, #1
 8002894:	2300      	movne	r3, #0
 8002896:	b2db      	uxtb	r3, r3
 8002898:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a4:	2b80      	cmp	r3, #128	; 0x80
 80028a6:	bf0c      	ite	eq
 80028a8:	2301      	moveq	r3, #1
 80028aa:	2300      	movne	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d057      	beq.n	8002966 <HAL_ADC_IRQHandler+0x1b8>
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d054      	beq.n	8002966 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d105      	bne.n	80028d4 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d139      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d006      	beq.n	80028fe <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d12b      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002908:	2b00      	cmp	r3, #0
 800290a:	d124      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002916:	2b00      	cmp	r3, #0
 8002918:	d11d      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800291e:	2b00      	cmp	r3, #0
 8002920:	d119      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002930:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d105      	bne.n	8002956 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	f043 0201 	orr.w	r2, r3, #1
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 fc42 	bl	80031e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 020c 	mvn.w	r2, #12
 8002964:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	bf0c      	ite	eq
 8002974:	2301      	moveq	r3, #1
 8002976:	2300      	movne	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b40      	cmp	r3, #64	; 0x40
 8002988:	bf0c      	ite	eq
 800298a:	2301      	moveq	r3, #1
 800298c:	2300      	movne	r3, #0
 800298e:	b2db      	uxtb	r3, r3
 8002990:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d017      	beq.n	80029c8 <HAL_ADC_IRQHandler+0x21a>
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d014      	beq.n	80029c8 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d10d      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f95d 	bl	8002c78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f06f 0201 	mvn.w	r2, #1
 80029c6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0320 	and.w	r3, r3, #32
 80029d2:	2b20      	cmp	r3, #32
 80029d4:	bf0c      	ite	eq
 80029d6:	2301      	moveq	r3, #1
 80029d8:	2300      	movne	r3, #0
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029ec:	bf0c      	ite	eq
 80029ee:	2301      	moveq	r3, #1
 80029f0:	2300      	movne	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d015      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x27a>
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d012      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a06:	f043 0202 	orr.w	r2, r3, #2
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f06f 0220 	mvn.w	r2, #32
 8002a16:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f937 	bl	8002c8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f06f 0220 	mvn.w	r2, #32
 8002a26:	601a      	str	r2, [r3, #0]
  }
}
 8002a28:	bf00      	nop
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Start_DMA+0x1e>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e0e9      	b.n	8002c22 <HAL_ADC_Start_DMA+0x1f2>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d018      	beq.n	8002a96 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689a      	ldr	r2, [r3, #8]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a74:	4b6d      	ldr	r3, [pc, #436]	; (8002c2c <HAL_ADC_Start_DMA+0x1fc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a6d      	ldr	r2, [pc, #436]	; (8002c30 <HAL_ADC_Start_DMA+0x200>)
 8002a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7e:	0c9a      	lsrs	r2, r3, #18
 8002a80:	4613      	mov	r3, r2
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	4413      	add	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a88:	e002      	b.n	8002a90 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f9      	bne.n	8002a8a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aa4:	d107      	bne.n	8002ab6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ab4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	f040 80a1 	bne.w	8002c08 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ace:	f023 0301 	bic.w	r3, r3, #1
 8002ad2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d007      	beq.n	8002af8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002af0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b04:	d106      	bne.n	8002b14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	f023 0206 	bic.w	r2, r3, #6
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44
 8002b12:	e002      	b.n	8002b1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b22:	4b44      	ldr	r3, [pc, #272]	; (8002c34 <HAL_ADC_Start_DMA+0x204>)
 8002b24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b2a:	4a43      	ldr	r2, [pc, #268]	; (8002c38 <HAL_ADC_Start_DMA+0x208>)
 8002b2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b32:	4a42      	ldr	r2, [pc, #264]	; (8002c3c <HAL_ADC_Start_DMA+0x20c>)
 8002b34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b3a:	4a41      	ldr	r2, [pc, #260]	; (8002c40 <HAL_ADC_Start_DMA+0x210>)
 8002b3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002b56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	334c      	adds	r3, #76	; 0x4c
 8002b72:	4619      	mov	r1, r3
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f000 fee4 	bl	8003944 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d12a      	bne.n	8002bde <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a2d      	ldr	r2, [pc, #180]	; (8002c44 <HAL_ADC_Start_DMA+0x214>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d015      	beq.n	8002bbe <HAL_ADC_Start_DMA+0x18e>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a2c      	ldr	r2, [pc, #176]	; (8002c48 <HAL_ADC_Start_DMA+0x218>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d105      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x178>
 8002b9c:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <HAL_ADC_Start_DMA+0x204>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 031f 	and.w	r3, r3, #31
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00a      	beq.n	8002bbe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a27      	ldr	r2, [pc, #156]	; (8002c4c <HAL_ADC_Start_DMA+0x21c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d136      	bne.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
 8002bb2:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <HAL_ADC_Start_DMA+0x204>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d130      	bne.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d129      	bne.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e020      	b.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <HAL_ADC_Start_DMA+0x214>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d11b      	bne.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d114      	bne.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c04:	609a      	str	r2, [r3, #8]
 8002c06:	e00b      	b.n	8002c20 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	f043 0210 	orr.w	r2, r3, #16
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000fa4 	.word	0x20000fa4
 8002c30:	431bde83 	.word	0x431bde83
 8002c34:	40012300 	.word	0x40012300
 8002c38:	080030dd 	.word	0x080030dd
 8002c3c:	08003197 	.word	0x08003197
 8002c40:	080031b3 	.word	0x080031b3
 8002c44:	40012000 	.word	0x40012000
 8002c48:	40012100 	.word	0x40012100
 8002c4c:	40012200 	.word	0x40012200

08002c50 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d101      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x1c>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e105      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x228>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b09      	cmp	r3, #9
 8002cca:	d925      	bls.n	8002d18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68d9      	ldr	r1, [r3, #12]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4613      	mov	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	4413      	add	r3, r2
 8002ce0:	3b1e      	subs	r3, #30
 8002ce2:	2207      	movs	r2, #7
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43da      	mvns	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	400a      	ands	r2, r1
 8002cf0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68d9      	ldr	r1, [r3, #12]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	4618      	mov	r0, r3
 8002d04:	4603      	mov	r3, r0
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4403      	add	r3, r0
 8002d0a:	3b1e      	subs	r3, #30
 8002d0c:	409a      	lsls	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	e022      	b.n	8002d5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6919      	ldr	r1, [r3, #16]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	461a      	mov	r2, r3
 8002d26:	4613      	mov	r3, r2
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4413      	add	r3, r2
 8002d2c:	2207      	movs	r2, #7
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43da      	mvns	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	400a      	ands	r2, r1
 8002d3a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6919      	ldr	r1, [r3, #16]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	689a      	ldr	r2, [r3, #8]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	4603      	mov	r3, r0
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4403      	add	r3, r0
 8002d54:	409a      	lsls	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d824      	bhi.n	8002db0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	3b05      	subs	r3, #5
 8002d78:	221f      	movs	r2, #31
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	43da      	mvns	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	400a      	ands	r2, r1
 8002d86:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4618      	mov	r0, r3
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	3b05      	subs	r3, #5
 8002da2:	fa00 f203 	lsl.w	r2, r0, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34
 8002dae:	e04c      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	2b0c      	cmp	r3, #12
 8002db6:	d824      	bhi.n	8002e02 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3b23      	subs	r3, #35	; 0x23
 8002dca:	221f      	movs	r2, #31
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43da      	mvns	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	400a      	ands	r2, r1
 8002dd8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	4618      	mov	r0, r3
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	3b23      	subs	r3, #35	; 0x23
 8002df4:	fa00 f203 	lsl.w	r2, r0, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	631a      	str	r2, [r3, #48]	; 0x30
 8002e00:	e023      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	3b41      	subs	r3, #65	; 0x41
 8002e14:	221f      	movs	r2, #31
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	400a      	ands	r2, r1
 8002e22:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	4618      	mov	r0, r3
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b41      	subs	r3, #65	; 0x41
 8002e3e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e4a:	4b22      	ldr	r3, [pc, #136]	; (8002ed4 <HAL_ADC_ConfigChannel+0x234>)
 8002e4c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a21      	ldr	r2, [pc, #132]	; (8002ed8 <HAL_ADC_ConfigChannel+0x238>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d109      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x1cc>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2b12      	cmp	r3, #18
 8002e5e:	d105      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a19      	ldr	r2, [pc, #100]	; (8002ed8 <HAL_ADC_ConfigChannel+0x238>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d123      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x21e>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b10      	cmp	r3, #16
 8002e7c:	d003      	beq.n	8002e86 <HAL_ADC_ConfigChannel+0x1e6>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b11      	cmp	r3, #17
 8002e84:	d11b      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b10      	cmp	r3, #16
 8002e98:	d111      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <HAL_ADC_ConfigChannel+0x23c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a10      	ldr	r2, [pc, #64]	; (8002ee0 <HAL_ADC_ConfigChannel+0x240>)
 8002ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea4:	0c9a      	lsrs	r2, r3, #18
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002eb0:	e002      	b.n	8002eb8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f9      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	40012300 	.word	0x40012300
 8002ed8:	40012000 	.word	0x40012000
 8002edc:	20000fa4 	.word	0x20000fa4
 8002ee0:	431bde83 	.word	0x431bde83

08002ee4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eec:	4b79      	ldr	r3, [pc, #484]	; (80030d4 <ADC_Init+0x1f0>)
 8002eee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	021a      	lsls	r2, r3, #8
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6899      	ldr	r1, [r3, #8]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f76:	4a58      	ldr	r2, [pc, #352]	; (80030d8 <ADC_Init+0x1f4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d022      	beq.n	8002fc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6899      	ldr	r1, [r3, #8]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6899      	ldr	r1, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	e00f      	b.n	8002fe2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fe0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0202 	bic.w	r2, r2, #2
 8002ff0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	6899      	ldr	r1, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7e1b      	ldrb	r3, [r3, #24]
 8002ffc:	005a      	lsls	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d01b      	beq.n	8003048 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800301e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800302e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6859      	ldr	r1, [r3, #4]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303a:	3b01      	subs	r3, #1
 800303c:	035a      	lsls	r2, r3, #13
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	605a      	str	r2, [r3, #4]
 8003046:	e007      	b.n	8003058 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003056:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003066:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	3b01      	subs	r3, #1
 8003074:	051a      	lsls	r2, r3, #20
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800308c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6899      	ldr	r1, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800309a:	025a      	lsls	r2, r3, #9
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6899      	ldr	r1, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	029a      	lsls	r2, r3, #10
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	609a      	str	r2, [r3, #8]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40012300 	.word	0x40012300
 80030d8:	0f000001 	.word	0x0f000001

080030dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d13c      	bne.n	8003170 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d12b      	bne.n	8003168 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003114:	2b00      	cmp	r3, #0
 8003116:	d127      	bne.n	8003168 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003122:	2b00      	cmp	r3, #0
 8003124:	d006      	beq.n	8003134 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003130:	2b00      	cmp	r3, #0
 8003132:	d119      	bne.n	8003168 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0220 	bic.w	r2, r2, #32
 8003142:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d105      	bne.n	8003168 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f043 0201 	orr.w	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f7ff fd71 	bl	8002c50 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800316e:	e00e      	b.n	800318e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	f003 0310 	and.w	r3, r3, #16
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f7ff fd85 	bl	8002c8c <HAL_ADC_ErrorCallback>
}
 8003182:	e004      	b.n	800318e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	4798      	blx	r3
}
 800318e:	bf00      	nop
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b084      	sub	sp, #16
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f7ff fd5d 	bl	8002c64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031be:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2240      	movs	r2, #64	; 0x40
 80031c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ca:	f043 0204 	orr.w	r2, r3, #4
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f7ff fd5a 	bl	8002c8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003204:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003210:	4013      	ands	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800321c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003226:	4a04      	ldr	r2, [pc, #16]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	60d3      	str	r3, [r2, #12]
}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <__NVIC_GetPriorityGrouping+0x18>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	0a1b      	lsrs	r3, r3, #8
 8003246:	f003 0307 	and.w	r3, r3, #7
}
 800324a:	4618      	mov	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	2b00      	cmp	r3, #0
 8003268:	db0b      	blt.n	8003282 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	f003 021f 	and.w	r2, r3, #31
 8003270:	4907      	ldr	r1, [pc, #28]	; (8003290 <__NVIC_EnableIRQ+0x38>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	095b      	lsrs	r3, r3, #5
 8003278:	2001      	movs	r0, #1
 800327a:	fa00 f202 	lsl.w	r2, r0, r2
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	e000e100 	.word	0xe000e100

08003294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	6039      	str	r1, [r7, #0]
 800329e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	db0a      	blt.n	80032be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	490c      	ldr	r1, [pc, #48]	; (80032e0 <__NVIC_SetPriority+0x4c>)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	0112      	lsls	r2, r2, #4
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	440b      	add	r3, r1
 80032b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032bc:	e00a      	b.n	80032d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4908      	ldr	r1, [pc, #32]	; (80032e4 <__NVIC_SetPriority+0x50>)
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	3b04      	subs	r3, #4
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	440b      	add	r3, r1
 80032d2:	761a      	strb	r2, [r3, #24]
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000e100 	.word	0xe000e100
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f1c3 0307 	rsb	r3, r3, #7
 8003302:	2b04      	cmp	r3, #4
 8003304:	bf28      	it	cs
 8003306:	2304      	movcs	r3, #4
 8003308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	3304      	adds	r3, #4
 800330e:	2b06      	cmp	r3, #6
 8003310:	d902      	bls.n	8003318 <NVIC_EncodePriority+0x30>
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3b03      	subs	r3, #3
 8003316:	e000      	b.n	800331a <NVIC_EncodePriority+0x32>
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800331c:	f04f 32ff 	mov.w	r2, #4294967295
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43da      	mvns	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	401a      	ands	r2, r3
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003330:	f04f 31ff 	mov.w	r1, #4294967295
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	fa01 f303 	lsl.w	r3, r1, r3
 800333a:	43d9      	mvns	r1, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	4313      	orrs	r3, r2
         );
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	; 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003360:	d301      	bcc.n	8003366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003362:	2301      	movs	r3, #1
 8003364:	e00f      	b.n	8003386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <SysTick_Config+0x40>)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800336e:	210f      	movs	r1, #15
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f7ff ff8e 	bl	8003294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <SysTick_Config+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <SysTick_Config+0x40>)
 8003380:	2207      	movs	r2, #7
 8003382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	e000e010 	.word	0xe000e010

08003394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff29 	bl	80031f4 <__NVIC_SetPriorityGrouping>
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b086      	sub	sp, #24
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033bc:	f7ff ff3e 	bl	800323c <__NVIC_GetPriorityGrouping>
 80033c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	6978      	ldr	r0, [r7, #20]
 80033c8:	f7ff ff8e 	bl	80032e8 <NVIC_EncodePriority>
 80033cc:	4602      	mov	r2, r0
 80033ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff5d 	bl	8003294 <__NVIC_SetPriority>
}
 80033da:	bf00      	nop
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	4603      	mov	r3, r0
 80033ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff31 	bl	8003258 <__NVIC_EnableIRQ>
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff ffa2 	bl	8003350 <SysTick_Config>
 800340c:	4603      	mov	r3, r0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e014      	b.n	8003452 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	791b      	ldrb	r3, [r3, #4]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d105      	bne.n	800343e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7fe f80f 	bl	800145c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2202      	movs	r2, #2
 8003442:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
 8003468:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	795b      	ldrb	r3, [r3, #5]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_DAC_Start_DMA+0x22>
 800347a:	2302      	movs	r3, #2
 800347c:	e0ab      	b.n	80035d6 <HAL_DAC_Start_DMA+0x17a>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2201      	movs	r2, #1
 8003482:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2202      	movs	r2, #2
 8003488:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d12f      	bne.n	80034f0 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	4a52      	ldr	r2, [pc, #328]	; (80035e0 <HAL_DAC_Start_DMA+0x184>)
 8003496:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	4a51      	ldr	r2, [pc, #324]	; (80035e4 <HAL_DAC_Start_DMA+0x188>)
 800349e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	4a50      	ldr	r2, [pc, #320]	; (80035e8 <HAL_DAC_Start_DMA+0x18c>)
 80034a6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034b6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d013      	beq.n	80034e6 <HAL_DAC_Start_DMA+0x8a>
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d845      	bhi.n	8003550 <HAL_DAC_Start_DMA+0xf4>
 80034c4:	6a3b      	ldr	r3, [r7, #32]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_DAC_Start_DMA+0x76>
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d005      	beq.n	80034dc <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80034d0:	e03e      	b.n	8003550 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	3308      	adds	r3, #8
 80034d8:	613b      	str	r3, [r7, #16]
        break;
 80034da:	e03c      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	613b      	str	r3, [r7, #16]
        break;
 80034e4:	e037      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	3310      	adds	r3, #16
 80034ec:	613b      	str	r3, [r7, #16]
        break;
 80034ee:	e032      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	4a3d      	ldr	r2, [pc, #244]	; (80035ec <HAL_DAC_Start_DMA+0x190>)
 80034f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	4a3c      	ldr	r2, [pc, #240]	; (80035f0 <HAL_DAC_Start_DMA+0x194>)
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4a3b      	ldr	r2, [pc, #236]	; (80035f4 <HAL_DAC_Start_DMA+0x198>)
 8003506:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003516:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	2b08      	cmp	r3, #8
 800351c:	d013      	beq.n	8003546 <HAL_DAC_Start_DMA+0xea>
 800351e:	6a3b      	ldr	r3, [r7, #32]
 8003520:	2b08      	cmp	r3, #8
 8003522:	d817      	bhi.n	8003554 <HAL_DAC_Start_DMA+0xf8>
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_DAC_Start_DMA+0xd6>
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	2b04      	cmp	r3, #4
 800352e:	d005      	beq.n	800353c <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003530:	e010      	b.n	8003554 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	3314      	adds	r3, #20
 8003538:	613b      	str	r3, [r7, #16]
        break;
 800353a:	e00c      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	3318      	adds	r3, #24
 8003542:	613b      	str	r3, [r7, #16]
        break;
 8003544:	e007      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	331c      	adds	r3, #28
 800354c:	613b      	str	r3, [r7, #16]
        break;
 800354e:	e002      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        break;
 8003550:	bf00      	nop
 8003552:	e000      	b.n	8003556 <HAL_DAC_Start_DMA+0xfa>
        break;
 8003554:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d111      	bne.n	8003580 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800356a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6898      	ldr	r0, [r3, #8]
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	f000 f9e5 	bl	8003944 <HAL_DMA_Start_IT>
 800357a:	4603      	mov	r3, r0
 800357c:	75fb      	strb	r3, [r7, #23]
 800357e:	e010      	b.n	80035a2 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800358e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	68d8      	ldr	r0, [r3, #12]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	f000 f9d3 	bl	8003944 <HAL_DMA_Start_IT>
 800359e:	4603      	mov	r3, r0
 80035a0:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80035a8:	7dfb      	ldrb	r3, [r7, #23]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10c      	bne.n	80035c8 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6819      	ldr	r1, [r3, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	f003 0310 	and.w	r3, r3, #16
 80035ba:	2201      	movs	r2, #1
 80035bc:	409a      	lsls	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e005      	b.n	80035d4 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f043 0204 	orr.w	r2, r3, #4
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80035d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	080036d3 	.word	0x080036d3
 80035e4:	080036f5 	.word	0x080036f5
 80035e8:	08003711 	.word	0x08003711
 80035ec:	0800377b 	.word	0x0800377b
 80035f0:	0800379d 	.word	0x0800379d
 80035f4:	080037b9 	.word	0x080037b9

080035f8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003634:	b480      	push	{r7}
 8003636:	b087      	sub	sp, #28
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	795b      	ldrb	r3, [r3, #5]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <HAL_DAC_ConfigChannel+0x18>
 8003648:	2302      	movs	r3, #2
 800364a:	e03c      	b.n	80036c6 <HAL_DAC_ConfigChannel+0x92>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2201      	movs	r2, #1
 8003650:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2202      	movs	r2, #2
 8003656:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	f640 72fe 	movw	r2, #4094	; 0xffe
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	4013      	ands	r3, r2
 8003674:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6819      	ldr	r1, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f003 0310 	and.w	r3, r3, #16
 80036a8:	22c0      	movs	r2, #192	; 0xc0
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	43da      	mvns	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	400a      	ands	r2, r1
 80036b6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2201      	movs	r2, #1
 80036bc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	371c      	adds	r7, #28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036de:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f7ff ff89 	bl	80035f8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2201      	movs	r2, #1
 80036ea:	711a      	strb	r2, [r3, #4]
}
 80036ec:	bf00      	nop
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003700:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7ff ff82 	bl	800360c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003708:	bf00      	nop
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f043 0204 	orr.w	r2, r3, #4
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f7ff ff78 	bl	8003620 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2201      	movs	r2, #1
 8003734:	711a      	strb	r2, [r3, #4]
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003786:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f7ff ffd8 	bl	800373e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2201      	movs	r2, #1
 8003792:	711a      	strb	r2, [r3, #4]
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f7ff ffd1 	bl	8003752 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80037b0:	bf00      	nop
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f043 0204 	orr.w	r2, r3, #4
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f7ff ffc7 	bl	8003766 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2201      	movs	r2, #1
 80037dc:	711a      	strb	r2, [r3, #4]
}
 80037de:	bf00      	nop
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037f4:	f7fe ff68 	bl	80026c8 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e099      	b.n	8003938 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0201 	bic.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003824:	e00f      	b.n	8003846 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003826:	f7fe ff4f 	bl	80026c8 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	2b05      	cmp	r3, #5
 8003832:	d908      	bls.n	8003846 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2220      	movs	r2, #32
 8003838:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2203      	movs	r2, #3
 800383e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e078      	b.n	8003938 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1e8      	bne.n	8003826 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	4b38      	ldr	r3, [pc, #224]	; (8003940 <HAL_DMA_Init+0x158>)
 8003860:	4013      	ands	r3, r2
 8003862:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003872:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800387e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800388a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	4313      	orrs	r3, r2
 8003896:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	2b04      	cmp	r3, #4
 800389e:	d107      	bne.n	80038b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	4313      	orrs	r3, r2
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f023 0307 	bic.w	r3, r3, #7
 80038c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d117      	bne.n	800390a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00e      	beq.n	800390a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f955 	bl	8003b9c <DMA_CheckFifoParam>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d008      	beq.n	800390a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2240      	movs	r2, #64	; 0x40
 80038fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003906:	2301      	movs	r3, #1
 8003908:	e016      	b.n	8003938 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f90c 	bl	8003b30 <DMA_CalcBaseAndBitshift>
 8003918:	4603      	mov	r3, r0
 800391a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003920:	223f      	movs	r2, #63	; 0x3f
 8003922:	409a      	lsls	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	f010803f 	.word	0xf010803f

08003944 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800395a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <HAL_DMA_Start_IT+0x26>
 8003966:	2302      	movs	r3, #2
 8003968:	e040      	b.n	80039ec <HAL_DMA_Start_IT+0xa8>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b01      	cmp	r3, #1
 800397c:	d12f      	bne.n	80039de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2202      	movs	r2, #2
 8003982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68b9      	ldr	r1, [r7, #8]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f89e 	bl	8003ad4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399c:	223f      	movs	r2, #63	; 0x3f
 800399e:	409a      	lsls	r2, r3
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0216 	orr.w	r2, r2, #22
 80039b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d007      	beq.n	80039cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0208 	orr.w	r2, r2, #8
 80039ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0201 	orr.w	r2, r2, #1
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	e005      	b.n	80039ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039e6:	2302      	movs	r3, #2
 80039e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a02:	f7fe fe61 	bl	80026c8 <HAL_GetTick>
 8003a06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d008      	beq.n	8003a26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2280      	movs	r2, #128	; 0x80
 8003a18:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e052      	b.n	8003acc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0216 	bic.w	r2, r2, #22
 8003a34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695a      	ldr	r2, [r3, #20]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d103      	bne.n	8003a56 <HAL_DMA_Abort+0x62>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0208 	bic.w	r2, r2, #8
 8003a64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0201 	bic.w	r2, r2, #1
 8003a74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a76:	e013      	b.n	8003aa0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a78:	f7fe fe26 	bl	80026c8 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b05      	cmp	r3, #5
 8003a84:	d90c      	bls.n	8003aa0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2203      	movs	r2, #3
 8003a90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e015      	b.n	8003acc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1e4      	bne.n	8003a78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab2:	223f      	movs	r2, #63	; 0x3f
 8003ab4:	409a      	lsls	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
 8003ae0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003af0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	2b40      	cmp	r3, #64	; 0x40
 8003b00:	d108      	bne.n	8003b14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b12:	e007      	b.n	8003b24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	60da      	str	r2, [r3, #12]
}
 8003b24:	bf00      	nop
 8003b26:	3714      	adds	r7, #20
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	3b10      	subs	r3, #16
 8003b40:	4a14      	ldr	r2, [pc, #80]	; (8003b94 <DMA_CalcBaseAndBitshift+0x64>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	091b      	lsrs	r3, r3, #4
 8003b48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b4a:	4a13      	ldr	r2, [pc, #76]	; (8003b98 <DMA_CalcBaseAndBitshift+0x68>)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4413      	add	r3, r2
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d909      	bls.n	8003b72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b66:	f023 0303 	bic.w	r3, r3, #3
 8003b6a:	1d1a      	adds	r2, r3, #4
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	659a      	str	r2, [r3, #88]	; 0x58
 8003b70:	e007      	b.n	8003b82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b7a:	f023 0303 	bic.w	r3, r3, #3
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	aaaaaaab 	.word	0xaaaaaaab
 8003b98:	0800a658 	.word	0x0800a658

08003b9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d11f      	bne.n	8003bf6 <DMA_CheckFifoParam+0x5a>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b03      	cmp	r3, #3
 8003bba:	d856      	bhi.n	8003c6a <DMA_CheckFifoParam+0xce>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <DMA_CheckFifoParam+0x28>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bd5 	.word	0x08003bd5
 8003bc8:	08003be7 	.word	0x08003be7
 8003bcc:	08003bd5 	.word	0x08003bd5
 8003bd0:	08003c6b 	.word	0x08003c6b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d046      	beq.n	8003c6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be4:	e043      	b.n	8003c6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bee:	d140      	bne.n	8003c72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bf4:	e03d      	b.n	8003c72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bfe:	d121      	bne.n	8003c44 <DMA_CheckFifoParam+0xa8>
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2b03      	cmp	r3, #3
 8003c04:	d837      	bhi.n	8003c76 <DMA_CheckFifoParam+0xda>
 8003c06:	a201      	add	r2, pc, #4	; (adr r2, 8003c0c <DMA_CheckFifoParam+0x70>)
 8003c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0c:	08003c1d 	.word	0x08003c1d
 8003c10:	08003c23 	.word	0x08003c23
 8003c14:	08003c1d 	.word	0x08003c1d
 8003c18:	08003c35 	.word	0x08003c35
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c20:	e030      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d025      	beq.n	8003c7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c32:	e022      	b.n	8003c7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c3c:	d11f      	bne.n	8003c7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c42:	e01c      	b.n	8003c7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d903      	bls.n	8003c52 <DMA_CheckFifoParam+0xb6>
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d003      	beq.n	8003c58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c50:	e018      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
      break;
 8003c56:	e015      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00e      	beq.n	8003c82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
      break;
 8003c68:	e00b      	b.n	8003c82 <DMA_CheckFifoParam+0xe6>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e00a      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;
 8003c6e:	bf00      	nop
 8003c70:	e008      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;
 8003c72:	bf00      	nop
 8003c74:	e006      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;
 8003c76:	bf00      	nop
 8003c78:	e004      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;
 8003c7a:	bf00      	nop
 8003c7c:	e002      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c7e:	bf00      	nop
 8003c80:	e000      	b.n	8003c84 <DMA_CheckFifoParam+0xe8>
      break;
 8003c82:	bf00      	nop
    }
  } 
  
  return status; 
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3714      	adds	r7, #20
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop

08003c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b089      	sub	sp, #36	; 0x24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003caa:	2300      	movs	r3, #0
 8003cac:	61fb      	str	r3, [r7, #28]
 8003cae:	e16b      	b.n	8003f88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	f040 815a 	bne.w	8003f82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d005      	beq.n	8003ce6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d130      	bne.n	8003d48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43db      	mvns	r3, r3
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	43db      	mvns	r3, r3
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 0201 	and.w	r2, r3, #1
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d017      	beq.n	8003d84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	2203      	movs	r2, #3
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 0303 	and.w	r3, r3, #3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d123      	bne.n	8003dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	08da      	lsrs	r2, r3, #3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3208      	adds	r2, #8
 8003d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	220f      	movs	r2, #15
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	4013      	ands	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	691a      	ldr	r2, [r3, #16]
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	08da      	lsrs	r2, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3208      	adds	r2, #8
 8003dd2:	69b9      	ldr	r1, [r7, #24]
 8003dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	2203      	movs	r2, #3
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4013      	ands	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 0203 	and.w	r2, r3, #3
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 80b4 	beq.w	8003f82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	4b60      	ldr	r3, [pc, #384]	; (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	4a5f      	ldr	r2, [pc, #380]	; (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e28:	6453      	str	r3, [r2, #68]	; 0x44
 8003e2a:	4b5d      	ldr	r3, [pc, #372]	; (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e36:	4a5b      	ldr	r2, [pc, #364]	; (8003fa4 <HAL_GPIO_Init+0x310>)
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	089b      	lsrs	r3, r3, #2
 8003e3c:	3302      	adds	r3, #2
 8003e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	220f      	movs	r2, #15
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4013      	ands	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a52      	ldr	r2, [pc, #328]	; (8003fa8 <HAL_GPIO_Init+0x314>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02b      	beq.n	8003eba <HAL_GPIO_Init+0x226>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a51      	ldr	r2, [pc, #324]	; (8003fac <HAL_GPIO_Init+0x318>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d025      	beq.n	8003eb6 <HAL_GPIO_Init+0x222>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a50      	ldr	r2, [pc, #320]	; (8003fb0 <HAL_GPIO_Init+0x31c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <HAL_GPIO_Init+0x21e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4f      	ldr	r2, [pc, #316]	; (8003fb4 <HAL_GPIO_Init+0x320>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d019      	beq.n	8003eae <HAL_GPIO_Init+0x21a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a4e      	ldr	r2, [pc, #312]	; (8003fb8 <HAL_GPIO_Init+0x324>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_GPIO_Init+0x216>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a4d      	ldr	r2, [pc, #308]	; (8003fbc <HAL_GPIO_Init+0x328>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00d      	beq.n	8003ea6 <HAL_GPIO_Init+0x212>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a4c      	ldr	r2, [pc, #304]	; (8003fc0 <HAL_GPIO_Init+0x32c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <HAL_GPIO_Init+0x20e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4b      	ldr	r2, [pc, #300]	; (8003fc4 <HAL_GPIO_Init+0x330>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d101      	bne.n	8003e9e <HAL_GPIO_Init+0x20a>
 8003e9a:	2307      	movs	r3, #7
 8003e9c:	e00e      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003e9e:	2308      	movs	r3, #8
 8003ea0:	e00c      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	e00a      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003ea6:	2305      	movs	r3, #5
 8003ea8:	e008      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eaa:	2304      	movs	r3, #4
 8003eac:	e006      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e004      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e002      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f002 0203 	and.w	r2, r2, #3
 8003ec2:	0092      	lsls	r2, r2, #2
 8003ec4:	4093      	lsls	r3, r2
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ecc:	4935      	ldr	r1, [pc, #212]	; (8003fa4 <HAL_GPIO_Init+0x310>)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	3302      	adds	r3, #2
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eda:	4b3b      	ldr	r3, [pc, #236]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003efe:	4a32      	ldr	r2, [pc, #200]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f04:	4b30      	ldr	r3, [pc, #192]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f28:	4a27      	ldr	r2, [pc, #156]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f2e:	4b26      	ldr	r3, [pc, #152]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f52:	4a1d      	ldr	r2, [pc, #116]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f58:	4b1b      	ldr	r3, [pc, #108]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f7c:	4a12      	ldr	r2, [pc, #72]	; (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3301      	adds	r3, #1
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b0f      	cmp	r3, #15
 8003f8c:	f67f ae90 	bls.w	8003cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	3724      	adds	r7, #36	; 0x24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020c00 	.word	0x40020c00
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40021400 	.word	0x40021400
 8003fc0:	40021800 	.word	0x40021800
 8003fc4:	40021c00 	.word	0x40021c00
 8003fc8:	40013c00 	.word	0x40013c00

08003fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	887b      	ldrh	r3, [r7, #2]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
 8003fe8:	e001      	b.n	8003fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fea:	2300      	movs	r3, #0
 8003fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	807b      	strh	r3, [r7, #2]
 8004008:	4613      	mov	r3, r2
 800400a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800400c:	787b      	ldrb	r3, [r7, #1]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004018:	e003      	b.n	8004022 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800401a:	887b      	ldrh	r3, [r7, #2]
 800401c:	041a      	lsls	r2, r3, #16
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	619a      	str	r2, [r3, #24]
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800402e:	b480      	push	{r7}
 8004030:	b085      	sub	sp, #20
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	460b      	mov	r3, r1
 8004038:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004040:	887a      	ldrh	r2, [r7, #2]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4013      	ands	r3, r2
 8004046:	041a      	lsls	r2, r3, #16
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	43d9      	mvns	r1, r3
 800404c:	887b      	ldrh	r3, [r7, #2]
 800404e:	400b      	ands	r3, r1
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	619a      	str	r2, [r3, #24]
}
 8004056:	bf00      	nop
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
	...

08004064 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e264      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d075      	beq.n	800416e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004082:	4ba3      	ldr	r3, [pc, #652]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	2b04      	cmp	r3, #4
 800408c:	d00c      	beq.n	80040a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800408e:	4ba0      	ldr	r3, [pc, #640]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004096:	2b08      	cmp	r3, #8
 8004098:	d112      	bne.n	80040c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800409a:	4b9d      	ldr	r3, [pc, #628]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040a6:	d10b      	bne.n	80040c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a8:	4b99      	ldr	r3, [pc, #612]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d05b      	beq.n	800416c <HAL_RCC_OscConfig+0x108>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d157      	bne.n	800416c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e23f      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c8:	d106      	bne.n	80040d8 <HAL_RCC_OscConfig+0x74>
 80040ca:	4b91      	ldr	r3, [pc, #580]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a90      	ldr	r2, [pc, #576]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d4:	6013      	str	r3, [r2, #0]
 80040d6:	e01d      	b.n	8004114 <HAL_RCC_OscConfig+0xb0>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040e0:	d10c      	bne.n	80040fc <HAL_RCC_OscConfig+0x98>
 80040e2:	4b8b      	ldr	r3, [pc, #556]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a8a      	ldr	r2, [pc, #552]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	4b88      	ldr	r3, [pc, #544]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a87      	ldr	r2, [pc, #540]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040f8:	6013      	str	r3, [r2, #0]
 80040fa:	e00b      	b.n	8004114 <HAL_RCC_OscConfig+0xb0>
 80040fc:	4b84      	ldr	r3, [pc, #528]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a83      	ldr	r2, [pc, #524]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004106:	6013      	str	r3, [r2, #0]
 8004108:	4b81      	ldr	r3, [pc, #516]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a80      	ldr	r2, [pc, #512]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 800410e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d013      	beq.n	8004144 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411c:	f7fe fad4 	bl	80026c8 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004124:	f7fe fad0 	bl	80026c8 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	; 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e204      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004136:	4b76      	ldr	r3, [pc, #472]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCC_OscConfig+0xc0>
 8004142:	e014      	b.n	800416e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004144:	f7fe fac0 	bl	80026c8 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800414c:	f7fe fabc 	bl	80026c8 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b64      	cmp	r3, #100	; 0x64
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e1f0      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800415e:	4b6c      	ldr	r3, [pc, #432]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0xe8>
 800416a:	e000      	b.n	800416e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800416c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d063      	beq.n	8004242 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800417a:	4b65      	ldr	r3, [pc, #404]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 030c 	and.w	r3, r3, #12
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004186:	4b62      	ldr	r3, [pc, #392]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800418e:	2b08      	cmp	r3, #8
 8004190:	d11c      	bne.n	80041cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004192:	4b5f      	ldr	r3, [pc, #380]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d116      	bne.n	80041cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800419e:	4b5c      	ldr	r3, [pc, #368]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d005      	beq.n	80041b6 <HAL_RCC_OscConfig+0x152>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d001      	beq.n	80041b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e1c4      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b6:	4b56      	ldr	r3, [pc, #344]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	4952      	ldr	r1, [pc, #328]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ca:	e03a      	b.n	8004242 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d020      	beq.n	8004216 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041d4:	4b4f      	ldr	r3, [pc, #316]	; (8004314 <HAL_RCC_OscConfig+0x2b0>)
 80041d6:	2201      	movs	r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041da:	f7fe fa75 	bl	80026c8 <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e2:	f7fe fa71 	bl	80026c8 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e1a5      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f4:	4b46      	ldr	r3, [pc, #280]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d0f0      	beq.n	80041e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004200:	4b43      	ldr	r3, [pc, #268]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	4940      	ldr	r1, [pc, #256]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004210:	4313      	orrs	r3, r2
 8004212:	600b      	str	r3, [r1, #0]
 8004214:	e015      	b.n	8004242 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004216:	4b3f      	ldr	r3, [pc, #252]	; (8004314 <HAL_RCC_OscConfig+0x2b0>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421c:	f7fe fa54 	bl	80026c8 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004224:	f7fe fa50 	bl	80026c8 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e184      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004236:	4b36      	ldr	r3, [pc, #216]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1f0      	bne.n	8004224 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d030      	beq.n	80042b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004256:	4b30      	ldr	r3, [pc, #192]	; (8004318 <HAL_RCC_OscConfig+0x2b4>)
 8004258:	2201      	movs	r2, #1
 800425a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7fe fa34 	bl	80026c8 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004264:	f7fe fa30 	bl	80026c8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e164      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004276:	4b26      	ldr	r3, [pc, #152]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 8004278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCC_OscConfig+0x200>
 8004282:	e015      	b.n	80042b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004284:	4b24      	ldr	r3, [pc, #144]	; (8004318 <HAL_RCC_OscConfig+0x2b4>)
 8004286:	2200      	movs	r2, #0
 8004288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428a:	f7fe fa1d 	bl	80026c8 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004292:	f7fe fa19 	bl	80026c8 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e14d      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042a4:	4b1a      	ldr	r3, [pc, #104]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80042a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1f0      	bne.n	8004292 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 80a0 	beq.w	80043fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c2:	4b13      	ldr	r3, [pc, #76]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10f      	bne.n	80042ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ce:	2300      	movs	r3, #0
 80042d0:	60bb      	str	r3, [r7, #8]
 80042d2:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	4a0e      	ldr	r2, [pc, #56]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80042d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042dc:	6413      	str	r3, [r2, #64]	; 0x40
 80042de:	4b0c      	ldr	r3, [pc, #48]	; (8004310 <HAL_RCC_OscConfig+0x2ac>)
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e6:	60bb      	str	r3, [r7, #8]
 80042e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ea:	2301      	movs	r3, #1
 80042ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ee:	4b0b      	ldr	r3, [pc, #44]	; (800431c <HAL_RCC_OscConfig+0x2b8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d121      	bne.n	800433e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042fa:	4b08      	ldr	r3, [pc, #32]	; (800431c <HAL_RCC_OscConfig+0x2b8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a07      	ldr	r2, [pc, #28]	; (800431c <HAL_RCC_OscConfig+0x2b8>)
 8004300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004306:	f7fe f9df 	bl	80026c8 <HAL_GetTick>
 800430a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430c:	e011      	b.n	8004332 <HAL_RCC_OscConfig+0x2ce>
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	42470000 	.word	0x42470000
 8004318:	42470e80 	.word	0x42470e80
 800431c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004320:	f7fe f9d2 	bl	80026c8 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e106      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004332:	4b85      	ldr	r3, [pc, #532]	; (8004548 <HAL_RCC_OscConfig+0x4e4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d106      	bne.n	8004354 <HAL_RCC_OscConfig+0x2f0>
 8004346:	4b81      	ldr	r3, [pc, #516]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434a:	4a80      	ldr	r2, [pc, #512]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6713      	str	r3, [r2, #112]	; 0x70
 8004352:	e01c      	b.n	800438e <HAL_RCC_OscConfig+0x32a>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b05      	cmp	r3, #5
 800435a:	d10c      	bne.n	8004376 <HAL_RCC_OscConfig+0x312>
 800435c:	4b7b      	ldr	r3, [pc, #492]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004360:	4a7a      	ldr	r2, [pc, #488]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004362:	f043 0304 	orr.w	r3, r3, #4
 8004366:	6713      	str	r3, [r2, #112]	; 0x70
 8004368:	4b78      	ldr	r3, [pc, #480]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800436a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436c:	4a77      	ldr	r2, [pc, #476]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800436e:	f043 0301 	orr.w	r3, r3, #1
 8004372:	6713      	str	r3, [r2, #112]	; 0x70
 8004374:	e00b      	b.n	800438e <HAL_RCC_OscConfig+0x32a>
 8004376:	4b75      	ldr	r3, [pc, #468]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800437a:	4a74      	ldr	r2, [pc, #464]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800437c:	f023 0301 	bic.w	r3, r3, #1
 8004380:	6713      	str	r3, [r2, #112]	; 0x70
 8004382:	4b72      	ldr	r3, [pc, #456]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004386:	4a71      	ldr	r2, [pc, #452]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004388:	f023 0304 	bic.w	r3, r3, #4
 800438c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d015      	beq.n	80043c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004396:	f7fe f997 	bl	80026c8 <HAL_GetTick>
 800439a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439c:	e00a      	b.n	80043b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800439e:	f7fe f993 	bl	80026c8 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e0c5      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b4:	4b65      	ldr	r3, [pc, #404]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80043b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0ee      	beq.n	800439e <HAL_RCC_OscConfig+0x33a>
 80043c0:	e014      	b.n	80043ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c2:	f7fe f981 	bl	80026c8 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c8:	e00a      	b.n	80043e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ca:	f7fe f97d 	bl	80026c8 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d8:	4293      	cmp	r3, r2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e0af      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043e0:	4b5a      	ldr	r3, [pc, #360]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80043e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1ee      	bne.n	80043ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ec:	7dfb      	ldrb	r3, [r7, #23]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d105      	bne.n	80043fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f2:	4b56      	ldr	r3, [pc, #344]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	4a55      	ldr	r2, [pc, #340]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80043f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 809b 	beq.w	800453e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004408:	4b50      	ldr	r3, [pc, #320]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f003 030c 	and.w	r3, r3, #12
 8004410:	2b08      	cmp	r3, #8
 8004412:	d05c      	beq.n	80044ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d141      	bne.n	80044a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441c:	4b4c      	ldr	r3, [pc, #304]	; (8004550 <HAL_RCC_OscConfig+0x4ec>)
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004422:	f7fe f951 	bl	80026c8 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800442a:	f7fe f94d 	bl	80026c8 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e081      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800443c:	4b43      	ldr	r3, [pc, #268]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1f0      	bne.n	800442a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69da      	ldr	r2, [r3, #28]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	431a      	orrs	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	019b      	lsls	r3, r3, #6
 8004458:	431a      	orrs	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	3b01      	subs	r3, #1
 8004462:	041b      	lsls	r3, r3, #16
 8004464:	431a      	orrs	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446a:	061b      	lsls	r3, r3, #24
 800446c:	4937      	ldr	r1, [pc, #220]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 800446e:	4313      	orrs	r3, r2
 8004470:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004472:	4b37      	ldr	r3, [pc, #220]	; (8004550 <HAL_RCC_OscConfig+0x4ec>)
 8004474:	2201      	movs	r2, #1
 8004476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004478:	f7fe f926 	bl	80026c8 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004480:	f7fe f922 	bl	80026c8 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e056      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004492:	4b2e      	ldr	r3, [pc, #184]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0f0      	beq.n	8004480 <HAL_RCC_OscConfig+0x41c>
 800449e:	e04e      	b.n	800453e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044a0:	4b2b      	ldr	r3, [pc, #172]	; (8004550 <HAL_RCC_OscConfig+0x4ec>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a6:	f7fe f90f 	bl	80026c8 <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ac:	e008      	b.n	80044c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ae:	f7fe f90b 	bl	80026c8 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e03f      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044c0:	4b22      	ldr	r3, [pc, #136]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1f0      	bne.n	80044ae <HAL_RCC_OscConfig+0x44a>
 80044cc:	e037      	b.n	800453e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d101      	bne.n	80044da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e032      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044da:	4b1c      	ldr	r3, [pc, #112]	; (800454c <HAL_RCC_OscConfig+0x4e8>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d028      	beq.n	800453a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d121      	bne.n	800453a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d11a      	bne.n	800453a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800450a:	4013      	ands	r3, r2
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004510:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004512:	4293      	cmp	r3, r2
 8004514:	d111      	bne.n	800453a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004520:	085b      	lsrs	r3, r3, #1
 8004522:	3b01      	subs	r3, #1
 8004524:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004526:	429a      	cmp	r2, r3
 8004528:	d107      	bne.n	800453a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004536:	429a      	cmp	r2, r3
 8004538:	d001      	beq.n	800453e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e000      	b.n	8004540 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3718      	adds	r7, #24
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40007000 	.word	0x40007000
 800454c:	40023800 	.word	0x40023800
 8004550:	42470060 	.word	0x42470060

08004554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e0cc      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004568:	4b68      	ldr	r3, [pc, #416]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0307 	and.w	r3, r3, #7
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	429a      	cmp	r2, r3
 8004574:	d90c      	bls.n	8004590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004576:	4b65      	ldr	r3, [pc, #404]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800457e:	4b63      	ldr	r3, [pc, #396]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0307 	and.w	r3, r3, #7
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d001      	beq.n	8004590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e0b8      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d020      	beq.n	80045de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045a8:	4b59      	ldr	r3, [pc, #356]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4a58      	ldr	r2, [pc, #352]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045c0:	4b53      	ldr	r3, [pc, #332]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	4a52      	ldr	r2, [pc, #328]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80045ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045cc:	4b50      	ldr	r3, [pc, #320]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	494d      	ldr	r1, [pc, #308]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d044      	beq.n	8004674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d107      	bne.n	8004602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045f2:	4b47      	ldr	r3, [pc, #284]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d119      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e07f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b02      	cmp	r3, #2
 8004608:	d003      	beq.n	8004612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800460e:	2b03      	cmp	r3, #3
 8004610:	d107      	bne.n	8004622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004612:	4b3f      	ldr	r3, [pc, #252]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d109      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e06f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004622:	4b3b      	ldr	r3, [pc, #236]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e067      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004632:	4b37      	ldr	r3, [pc, #220]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f023 0203 	bic.w	r2, r3, #3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	4934      	ldr	r1, [pc, #208]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004640:	4313      	orrs	r3, r2
 8004642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004644:	f7fe f840 	bl	80026c8 <HAL_GetTick>
 8004648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464a:	e00a      	b.n	8004662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800464c:	f7fe f83c 	bl	80026c8 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	f241 3288 	movw	r2, #5000	; 0x1388
 800465a:	4293      	cmp	r3, r2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e04f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004662:	4b2b      	ldr	r3, [pc, #172]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 020c 	and.w	r2, r3, #12
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	429a      	cmp	r2, r3
 8004672:	d1eb      	bne.n	800464c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004674:	4b25      	ldr	r3, [pc, #148]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d20c      	bcs.n	800469c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004682:	4b22      	ldr	r3, [pc, #136]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	4b20      	ldr	r3, [pc, #128]	; (800470c <HAL_RCC_ClockConfig+0x1b8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d001      	beq.n	800469c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e032      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046a8:	4b19      	ldr	r3, [pc, #100]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4916      	ldr	r1, [pc, #88]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d009      	beq.n	80046da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046c6:	4b12      	ldr	r3, [pc, #72]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	490e      	ldr	r1, [pc, #56]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80046da:	f000 f821 	bl	8004720 <HAL_RCC_GetSysClockFreq>
 80046de:	4602      	mov	r2, r0
 80046e0:	4b0b      	ldr	r3, [pc, #44]	; (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	091b      	lsrs	r3, r3, #4
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	490a      	ldr	r1, [pc, #40]	; (8004714 <HAL_RCC_ClockConfig+0x1c0>)
 80046ec:	5ccb      	ldrb	r3, [r1, r3]
 80046ee:	fa22 f303 	lsr.w	r3, r2, r3
 80046f2:	4a09      	ldr	r2, [pc, #36]	; (8004718 <HAL_RCC_ClockConfig+0x1c4>)
 80046f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046f6:	4b09      	ldr	r3, [pc, #36]	; (800471c <HAL_RCC_ClockConfig+0x1c8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fd ffa0 	bl	8002640 <HAL_InitTick>

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	40023c00 	.word	0x40023c00
 8004710:	40023800 	.word	0x40023800
 8004714:	0800a640 	.word	0x0800a640
 8004718:	20000fa4 	.word	0x20000fa4
 800471c:	20000fa8 	.word	0x20000fa8

08004720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004720:	b5b0      	push	{r4, r5, r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004726:	2100      	movs	r1, #0
 8004728:	6079      	str	r1, [r7, #4]
 800472a:	2100      	movs	r1, #0
 800472c:	60f9      	str	r1, [r7, #12]
 800472e:	2100      	movs	r1, #0
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004732:	2100      	movs	r1, #0
 8004734:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004736:	4952      	ldr	r1, [pc, #328]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 8004738:	6889      	ldr	r1, [r1, #8]
 800473a:	f001 010c 	and.w	r1, r1, #12
 800473e:	2908      	cmp	r1, #8
 8004740:	d00d      	beq.n	800475e <HAL_RCC_GetSysClockFreq+0x3e>
 8004742:	2908      	cmp	r1, #8
 8004744:	f200 8094 	bhi.w	8004870 <HAL_RCC_GetSysClockFreq+0x150>
 8004748:	2900      	cmp	r1, #0
 800474a:	d002      	beq.n	8004752 <HAL_RCC_GetSysClockFreq+0x32>
 800474c:	2904      	cmp	r1, #4
 800474e:	d003      	beq.n	8004758 <HAL_RCC_GetSysClockFreq+0x38>
 8004750:	e08e      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004752:	4b4c      	ldr	r3, [pc, #304]	; (8004884 <HAL_RCC_GetSysClockFreq+0x164>)
 8004754:	60bb      	str	r3, [r7, #8]
       break;
 8004756:	e08e      	b.n	8004876 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004758:	4b4b      	ldr	r3, [pc, #300]	; (8004888 <HAL_RCC_GetSysClockFreq+0x168>)
 800475a:	60bb      	str	r3, [r7, #8]
      break;
 800475c:	e08b      	b.n	8004876 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800475e:	4948      	ldr	r1, [pc, #288]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 8004760:	6849      	ldr	r1, [r1, #4]
 8004762:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004766:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004768:	4945      	ldr	r1, [pc, #276]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 800476a:	6849      	ldr	r1, [r1, #4]
 800476c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004770:	2900      	cmp	r1, #0
 8004772:	d024      	beq.n	80047be <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004774:	4942      	ldr	r1, [pc, #264]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 8004776:	6849      	ldr	r1, [r1, #4]
 8004778:	0989      	lsrs	r1, r1, #6
 800477a:	4608      	mov	r0, r1
 800477c:	f04f 0100 	mov.w	r1, #0
 8004780:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004784:	f04f 0500 	mov.w	r5, #0
 8004788:	ea00 0204 	and.w	r2, r0, r4
 800478c:	ea01 0305 	and.w	r3, r1, r5
 8004790:	493d      	ldr	r1, [pc, #244]	; (8004888 <HAL_RCC_GetSysClockFreq+0x168>)
 8004792:	fb01 f003 	mul.w	r0, r1, r3
 8004796:	2100      	movs	r1, #0
 8004798:	fb01 f102 	mul.w	r1, r1, r2
 800479c:	1844      	adds	r4, r0, r1
 800479e:	493a      	ldr	r1, [pc, #232]	; (8004888 <HAL_RCC_GetSysClockFreq+0x168>)
 80047a0:	fba2 0101 	umull	r0, r1, r2, r1
 80047a4:	1863      	adds	r3, r4, r1
 80047a6:	4619      	mov	r1, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	461a      	mov	r2, r3
 80047ac:	f04f 0300 	mov.w	r3, #0
 80047b0:	f7fc fa7a 	bl	8000ca8 <__aeabi_uldivmod>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	4613      	mov	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
 80047bc:	e04a      	b.n	8004854 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047be:	4b30      	ldr	r3, [pc, #192]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	099b      	lsrs	r3, r3, #6
 80047c4:	461a      	mov	r2, r3
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80047ce:	f04f 0100 	mov.w	r1, #0
 80047d2:	ea02 0400 	and.w	r4, r2, r0
 80047d6:	ea03 0501 	and.w	r5, r3, r1
 80047da:	4620      	mov	r0, r4
 80047dc:	4629      	mov	r1, r5
 80047de:	f04f 0200 	mov.w	r2, #0
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	014b      	lsls	r3, r1, #5
 80047e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047ec:	0142      	lsls	r2, r0, #5
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	1b00      	subs	r0, r0, r4
 80047f4:	eb61 0105 	sbc.w	r1, r1, r5
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	018b      	lsls	r3, r1, #6
 8004802:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004806:	0182      	lsls	r2, r0, #6
 8004808:	1a12      	subs	r2, r2, r0
 800480a:	eb63 0301 	sbc.w	r3, r3, r1
 800480e:	f04f 0000 	mov.w	r0, #0
 8004812:	f04f 0100 	mov.w	r1, #0
 8004816:	00d9      	lsls	r1, r3, #3
 8004818:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800481c:	00d0      	lsls	r0, r2, #3
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	1912      	adds	r2, r2, r4
 8004824:	eb45 0303 	adc.w	r3, r5, r3
 8004828:	f04f 0000 	mov.w	r0, #0
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	0299      	lsls	r1, r3, #10
 8004832:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004836:	0290      	lsls	r0, r2, #10
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4610      	mov	r0, r2
 800483e:	4619      	mov	r1, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	461a      	mov	r2, r3
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	f7fc fa2e 	bl	8000ca8 <__aeabi_uldivmod>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	4613      	mov	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004854:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <HAL_RCC_GetSysClockFreq+0x160>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	0c1b      	lsrs	r3, r3, #16
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	3301      	adds	r3, #1
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	fbb2 f3f3 	udiv	r3, r2, r3
 800486c:	60bb      	str	r3, [r7, #8]
      break;
 800486e:	e002      	b.n	8004876 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004870:	4b04      	ldr	r3, [pc, #16]	; (8004884 <HAL_RCC_GetSysClockFreq+0x164>)
 8004872:	60bb      	str	r3, [r7, #8]
      break;
 8004874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004876:	68bb      	ldr	r3, [r7, #8]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bdb0      	pop	{r4, r5, r7, pc}
 8004880:	40023800 	.word	0x40023800
 8004884:	00f42400 	.word	0x00f42400
 8004888:	017d7840 	.word	0x017d7840

0800488c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800488c:	b480      	push	{r7}
 800488e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004890:	4b03      	ldr	r3, [pc, #12]	; (80048a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004892:	681b      	ldr	r3, [r3, #0]
}
 8004894:	4618      	mov	r0, r3
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	20000fa4 	.word	0x20000fa4

080048a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048a8:	f7ff fff0 	bl	800488c <HAL_RCC_GetHCLKFreq>
 80048ac:	4602      	mov	r2, r0
 80048ae:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	0a9b      	lsrs	r3, r3, #10
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	4903      	ldr	r1, [pc, #12]	; (80048c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ba:	5ccb      	ldrb	r3, [r1, r3]
 80048bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40023800 	.word	0x40023800
 80048c8:	0800a650 	.word	0x0800a650

080048cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048d0:	f7ff ffdc 	bl	800488c <HAL_RCC_GetHCLKFreq>
 80048d4:	4602      	mov	r2, r0
 80048d6:	4b05      	ldr	r3, [pc, #20]	; (80048ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	0b5b      	lsrs	r3, r3, #13
 80048dc:	f003 0307 	and.w	r3, r3, #7
 80048e0:	4903      	ldr	r1, [pc, #12]	; (80048f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048e2:	5ccb      	ldrb	r3, [r1, r3]
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40023800 	.word	0x40023800
 80048f0:	0800a650 	.word	0x0800a650

080048f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e041      	b.n	800498a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d106      	bne.n	8004920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7fd fa0c 	bl	8001d38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3304      	adds	r3, #4
 8004930:	4619      	mov	r1, r3
 8004932:	4610      	mov	r0, r2
 8004934:	f000 f9b8 	bl	8004ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
	...

08004994 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d001      	beq.n	80049ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e046      	b.n	8004a3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a23      	ldr	r2, [pc, #140]	; (8004a48 <HAL_TIM_Base_Start+0xb4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d022      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c6:	d01d      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1f      	ldr	r2, [pc, #124]	; (8004a4c <HAL_TIM_Base_Start+0xb8>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d018      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1e      	ldr	r2, [pc, #120]	; (8004a50 <HAL_TIM_Base_Start+0xbc>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d013      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a1c      	ldr	r2, [pc, #112]	; (8004a54 <HAL_TIM_Base_Start+0xc0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00e      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a1b      	ldr	r2, [pc, #108]	; (8004a58 <HAL_TIM_Base_Start+0xc4>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d009      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a19      	ldr	r2, [pc, #100]	; (8004a5c <HAL_TIM_Base_Start+0xc8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d004      	beq.n	8004a04 <HAL_TIM_Base_Start+0x70>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a18      	ldr	r2, [pc, #96]	; (8004a60 <HAL_TIM_Base_Start+0xcc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d111      	bne.n	8004a28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 0307 	and.w	r3, r3, #7
 8004a0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2b06      	cmp	r3, #6
 8004a14:	d010      	beq.n	8004a38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0201 	orr.w	r2, r2, #1
 8004a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a26:	e007      	b.n	8004a38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0201 	orr.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40010000 	.word	0x40010000
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40000c00 	.word	0x40000c00
 8004a58:	40010400 	.word	0x40010400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40001800 	.word	0x40001800

08004a64 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e041      	b.n	8004afc <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d106      	bne.n	8004a92 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f839 	bl	8004b04 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2202      	movs	r2, #2
 8004a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	f000 f8ff 	bl	8004ca8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f022 0208 	bic.w	r2, r2, #8
 8004ab8:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6819      	ldr	r1, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b22:	2300      	movs	r3, #0
 8004b24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d101      	bne.n	8004b34 <HAL_TIM_ConfigClockSource+0x1c>
 8004b30:	2302      	movs	r3, #2
 8004b32:	e0b4      	b.n	8004c9e <HAL_TIM_ConfigClockSource+0x186>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b6c:	d03e      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0xd4>
 8004b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b72:	f200 8087 	bhi.w	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b7a:	f000 8086 	beq.w	8004c8a <HAL_TIM_ConfigClockSource+0x172>
 8004b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b82:	d87f      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004b84:	2b70      	cmp	r3, #112	; 0x70
 8004b86:	d01a      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0xa6>
 8004b88:	2b70      	cmp	r3, #112	; 0x70
 8004b8a:	d87b      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004b8c:	2b60      	cmp	r3, #96	; 0x60
 8004b8e:	d050      	beq.n	8004c32 <HAL_TIM_ConfigClockSource+0x11a>
 8004b90:	2b60      	cmp	r3, #96	; 0x60
 8004b92:	d877      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004b94:	2b50      	cmp	r3, #80	; 0x50
 8004b96:	d03c      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0xfa>
 8004b98:	2b50      	cmp	r3, #80	; 0x50
 8004b9a:	d873      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004b9c:	2b40      	cmp	r3, #64	; 0x40
 8004b9e:	d058      	beq.n	8004c52 <HAL_TIM_ConfigClockSource+0x13a>
 8004ba0:	2b40      	cmp	r3, #64	; 0x40
 8004ba2:	d86f      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba4:	2b30      	cmp	r3, #48	; 0x30
 8004ba6:	d064      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0x15a>
 8004ba8:	2b30      	cmp	r3, #48	; 0x30
 8004baa:	d86b      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d060      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0x15a>
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d867      	bhi.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d05c      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0x15a>
 8004bb8:	2b10      	cmp	r3, #16
 8004bba:	d05a      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0x15a>
 8004bbc:	e062      	b.n	8004c84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6818      	ldr	r0, [r3, #0]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	6899      	ldr	r1, [r3, #8]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f000 f985 	bl	8004edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004be0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	609a      	str	r2, [r3, #8]
      break;
 8004bea:	e04f      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6818      	ldr	r0, [r3, #0]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	6899      	ldr	r1, [r3, #8]
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f000 f96e 	bl	8004edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689a      	ldr	r2, [r3, #8]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c0e:	609a      	str	r2, [r3, #8]
      break;
 8004c10:	e03c      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6818      	ldr	r0, [r3, #0]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	6859      	ldr	r1, [r3, #4]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	f000 f8e2 	bl	8004de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2150      	movs	r1, #80	; 0x50
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 f93b 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 8004c30:	e02c      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6818      	ldr	r0, [r3, #0]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	6859      	ldr	r1, [r3, #4]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	461a      	mov	r2, r3
 8004c40:	f000 f901 	bl	8004e46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2160      	movs	r1, #96	; 0x60
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 f92b 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 8004c50:	e01c      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6818      	ldr	r0, [r3, #0]
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	6859      	ldr	r1, [r3, #4]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	f000 f8c2 	bl	8004de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2140      	movs	r1, #64	; 0x40
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 f91b 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 8004c70:	e00c      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	f000 f912 	bl	8004ea6 <TIM_ITRx_SetConfig>
      break;
 8004c82:	e003      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	73fb      	strb	r3, [r7, #15]
      break;
 8004c88:	e000      	b.n	8004c8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a40      	ldr	r2, [pc, #256]	; (8004dbc <TIM_Base_SetConfig+0x114>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d013      	beq.n	8004ce8 <TIM_Base_SetConfig+0x40>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc6:	d00f      	beq.n	8004ce8 <TIM_Base_SetConfig+0x40>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a3d      	ldr	r2, [pc, #244]	; (8004dc0 <TIM_Base_SetConfig+0x118>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d00b      	beq.n	8004ce8 <TIM_Base_SetConfig+0x40>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a3c      	ldr	r2, [pc, #240]	; (8004dc4 <TIM_Base_SetConfig+0x11c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d007      	beq.n	8004ce8 <TIM_Base_SetConfig+0x40>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a3b      	ldr	r2, [pc, #236]	; (8004dc8 <TIM_Base_SetConfig+0x120>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d003      	beq.n	8004ce8 <TIM_Base_SetConfig+0x40>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a3a      	ldr	r2, [pc, #232]	; (8004dcc <TIM_Base_SetConfig+0x124>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d108      	bne.n	8004cfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a2f      	ldr	r2, [pc, #188]	; (8004dbc <TIM_Base_SetConfig+0x114>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d02b      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d08:	d027      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a2c      	ldr	r2, [pc, #176]	; (8004dc0 <TIM_Base_SetConfig+0x118>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d023      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a2b      	ldr	r2, [pc, #172]	; (8004dc4 <TIM_Base_SetConfig+0x11c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d01f      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a2a      	ldr	r2, [pc, #168]	; (8004dc8 <TIM_Base_SetConfig+0x120>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01b      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a29      	ldr	r2, [pc, #164]	; (8004dcc <TIM_Base_SetConfig+0x124>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d017      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a28      	ldr	r2, [pc, #160]	; (8004dd0 <TIM_Base_SetConfig+0x128>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d013      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a27      	ldr	r2, [pc, #156]	; (8004dd4 <TIM_Base_SetConfig+0x12c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d00f      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a26      	ldr	r2, [pc, #152]	; (8004dd8 <TIM_Base_SetConfig+0x130>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00b      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a25      	ldr	r2, [pc, #148]	; (8004ddc <TIM_Base_SetConfig+0x134>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d007      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a24      	ldr	r2, [pc, #144]	; (8004de0 <TIM_Base_SetConfig+0x138>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d003      	beq.n	8004d5a <TIM_Base_SetConfig+0xb2>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a23      	ldr	r2, [pc, #140]	; (8004de4 <TIM_Base_SetConfig+0x13c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d108      	bne.n	8004d6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a0a      	ldr	r2, [pc, #40]	; (8004dbc <TIM_Base_SetConfig+0x114>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d003      	beq.n	8004da0 <TIM_Base_SetConfig+0xf8>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a0c      	ldr	r2, [pc, #48]	; (8004dcc <TIM_Base_SetConfig+0x124>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d103      	bne.n	8004da8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	691a      	ldr	r2, [r3, #16]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	615a      	str	r2, [r3, #20]
}
 8004dae:	bf00      	nop
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40010000 	.word	0x40010000
 8004dc0:	40000400 	.word	0x40000400
 8004dc4:	40000800 	.word	0x40000800
 8004dc8:	40000c00 	.word	0x40000c00
 8004dcc:	40010400 	.word	0x40010400
 8004dd0:	40014000 	.word	0x40014000
 8004dd4:	40014400 	.word	0x40014400
 8004dd8:	40014800 	.word	0x40014800
 8004ddc:	40001800 	.word	0x40001800
 8004de0:	40001c00 	.word	0x40001c00
 8004de4:	40002000 	.word	0x40002000

08004de8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	f023 0201 	bic.w	r2, r3, #1
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f023 030a 	bic.w	r3, r3, #10
 8004e24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	621a      	str	r2, [r3, #32]
}
 8004e3a:	bf00      	nop
 8004e3c:	371c      	adds	r7, #28
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b087      	sub	sp, #28
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	60f8      	str	r0, [r7, #12]
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	f023 0210 	bic.w	r2, r3, #16
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	031b      	lsls	r3, r3, #12
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	011b      	lsls	r3, r3, #4
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	621a      	str	r2, [r3, #32]
}
 8004e9a:	bf00      	nop
 8004e9c:	371c      	adds	r7, #28
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b085      	sub	sp, #20
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
 8004eae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ebc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f043 0307 	orr.w	r3, r3, #7
 8004ec8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	609a      	str	r2, [r3, #8]
}
 8004ed0:	bf00      	nop
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ef6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	021a      	lsls	r2, r3, #8
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	609a      	str	r2, [r3, #8]
}
 8004f10:	bf00      	nop
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e05a      	b.n	8004fea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a21      	ldr	r2, [pc, #132]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d022      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f80:	d01d      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a1d      	ldr	r2, [pc, #116]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d018      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a1b      	ldr	r2, [pc, #108]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d013      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a1a      	ldr	r2, [pc, #104]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d00e      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a18      	ldr	r2, [pc, #96]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d009      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a17      	ldr	r2, [pc, #92]	; (800500c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d004      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a15      	ldr	r2, [pc, #84]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40000400 	.word	0x40000400
 8005000:	40000800 	.word	0x40000800
 8005004:	40000c00 	.word	0x40000c00
 8005008:	40010400 	.word	0x40010400
 800500c:	40014000 	.word	0x40014000
 8005010:	40001800 	.word	0x40001800

08005014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e03f      	b.n	80050a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d106      	bne.n	8005040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7fc ff1c 	bl	8001e78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2224      	movs	r2, #36	; 0x24
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 fc1f 	bl	800589c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800506c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695a      	ldr	r2, [r3, #20]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800507c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68da      	ldr	r2, [r3, #12]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800508c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3708      	adds	r7, #8
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b08a      	sub	sp, #40	; 0x28
 80050b2:	af02      	add	r7, sp, #8
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	603b      	str	r3, [r7, #0]
 80050ba:	4613      	mov	r3, r2
 80050bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b20      	cmp	r3, #32
 80050cc:	d17c      	bne.n	80051c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <HAL_UART_Transmit+0x2c>
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e075      	b.n	80051ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_UART_Transmit+0x3e>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e06e      	b.n	80051ca <HAL_UART_Transmit+0x11c>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2221      	movs	r2, #33	; 0x21
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005102:	f7fd fae1 	bl	80026c8 <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	88fa      	ldrh	r2, [r7, #6]
 800510c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	88fa      	ldrh	r2, [r7, #6]
 8005112:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511c:	d108      	bne.n	8005130 <HAL_UART_Transmit+0x82>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d104      	bne.n	8005130 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	61bb      	str	r3, [r7, #24]
 800512e:	e003      	b.n	8005138 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005134:	2300      	movs	r3, #0
 8005136:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005140:	e02a      	b.n	8005198 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2200      	movs	r2, #0
 800514a:	2180      	movs	r1, #128	; 0x80
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 fa11 	bl	8005574 <UART_WaitOnFlagUntilTimeout>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e036      	b.n	80051ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10b      	bne.n	800517a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	881b      	ldrh	r3, [r3, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005170:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	3302      	adds	r3, #2
 8005176:	61bb      	str	r3, [r7, #24]
 8005178:	e007      	b.n	800518a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	781a      	ldrb	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3301      	adds	r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1cf      	bne.n	8005142 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2200      	movs	r2, #0
 80051aa:	2140      	movs	r1, #64	; 0x40
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f000 f9e1 	bl	8005574 <UART_WaitOnFlagUntilTimeout>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e006      	b.n	80051ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	e000      	b.n	80051ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051c8:	2302      	movs	r3, #2
  }
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3720      	adds	r7, #32
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b084      	sub	sp, #16
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	60f8      	str	r0, [r7, #12]
 80051da:	60b9      	str	r1, [r7, #8]
 80051dc:	4613      	mov	r3, r2
 80051de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d11d      	bne.n	8005228 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_UART_Receive_DMA+0x26>
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e016      	b.n	800522a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005202:	2b01      	cmp	r3, #1
 8005204:	d101      	bne.n	800520a <HAL_UART_Receive_DMA+0x38>
 8005206:	2302      	movs	r3, #2
 8005208:	e00f      	b.n	800522a <HAL_UART_Receive_DMA+0x58>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005218:	88fb      	ldrh	r3, [r7, #6]
 800521a:	461a      	mov	r2, r3
 800521c:	68b9      	ldr	r1, [r7, #8]
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fa16 	bl	8005650 <UART_Start_Receive_DMA>
 8005224:	4603      	mov	r3, r0
 8005226:	e000      	b.n	800522a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005228:	2302      	movs	r3, #2
  }
}
 800522a:	4618      	mov	r0, r3
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005232:	b580      	push	{r7, lr}
 8005234:	b090      	sub	sp, #64	; 0x40
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800523a:	2300      	movs	r3, #0
 800523c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005248:	2b80      	cmp	r3, #128	; 0x80
 800524a:	bf0c      	ite	eq
 800524c:	2301      	moveq	r3, #1
 800524e:	2300      	movne	r3, #0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b21      	cmp	r3, #33	; 0x21
 800525e:	d128      	bne.n	80052b2 <HAL_UART_DMAStop+0x80>
 8005260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005262:	2b00      	cmp	r3, #0
 8005264:	d025      	beq.n	80052b2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3314      	adds	r3, #20
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	e853 3f00 	ldrex	r3, [r3]
 8005274:	623b      	str	r3, [r7, #32]
   return(result);
 8005276:	6a3b      	ldr	r3, [r7, #32]
 8005278:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800527c:	63bb      	str	r3, [r7, #56]	; 0x38
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3314      	adds	r3, #20
 8005284:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005286:	633a      	str	r2, [r7, #48]	; 0x30
 8005288:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800528c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800528e:	e841 2300 	strex	r3, r2, [r1]
 8005292:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1e5      	bne.n	8005266 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d004      	beq.n	80052ac <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fe fba4 	bl	80039f4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 fa69 	bl	8005784 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052bc:	2b40      	cmp	r3, #64	; 0x40
 80052be:	bf0c      	ite	eq
 80052c0:	2301      	moveq	r3, #1
 80052c2:	2300      	movne	r3, #0
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b22      	cmp	r3, #34	; 0x22
 80052d2:	d128      	bne.n	8005326 <HAL_UART_DMAStop+0xf4>
 80052d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d025      	beq.n	8005326 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3314      	adds	r3, #20
 80052e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	e853 3f00 	ldrex	r3, [r3]
 80052e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052f0:	637b      	str	r3, [r7, #52]	; 0x34
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3314      	adds	r3, #20
 80052f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052fa:	61fa      	str	r2, [r7, #28]
 80052fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052fe:	69b9      	ldr	r1, [r7, #24]
 8005300:	69fa      	ldr	r2, [r7, #28]
 8005302:	e841 2300 	strex	r3, r2, [r1]
 8005306:	617b      	str	r3, [r7, #20]
   return(result);
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1e5      	bne.n	80052da <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005312:	2b00      	cmp	r3, #0
 8005314:	d004      	beq.n	8005320 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	4618      	mov	r0, r3
 800531c:	f7fe fb6a 	bl	80039f4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fa57 	bl	80057d4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3740      	adds	r7, #64	; 0x40
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	460b      	mov	r3, r1
 8005376:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b09c      	sub	sp, #112	; 0x70
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005390:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800539c:	2b00      	cmp	r3, #0
 800539e:	d172      	bne.n	8005486 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80053a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a2:	2200      	movs	r2, #0
 80053a4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053b0:	e853 3f00 	ldrex	r3, [r3]
 80053b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80053be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	330c      	adds	r3, #12
 80053c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80053c8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053ce:	e841 2300 	strex	r3, r2, [r1]
 80053d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1e5      	bne.n	80053a6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3314      	adds	r3, #20
 80053e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e4:	e853 3f00 	ldrex	r3, [r3]
 80053e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ec:	f023 0301 	bic.w	r3, r3, #1
 80053f0:	667b      	str	r3, [r7, #100]	; 0x64
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3314      	adds	r3, #20
 80053f8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053fa:	647a      	str	r2, [r7, #68]	; 0x44
 80053fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005400:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005402:	e841 2300 	strex	r3, r2, [r1]
 8005406:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005408:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1e5      	bne.n	80053da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800540e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3314      	adds	r3, #20
 8005414:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	623b      	str	r3, [r7, #32]
   return(result);
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005424:	663b      	str	r3, [r7, #96]	; 0x60
 8005426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3314      	adds	r3, #20
 800542c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800542e:	633a      	str	r2, [r7, #48]	; 0x30
 8005430:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800543c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e5      	bne.n	800540e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800544a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800544c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544e:	2b01      	cmp	r3, #1
 8005450:	d119      	bne.n	8005486 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	330c      	adds	r3, #12
 8005458:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	60fb      	str	r3, [r7, #12]
   return(result);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f023 0310 	bic.w	r3, r3, #16
 8005468:	65fb      	str	r3, [r7, #92]	; 0x5c
 800546a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	330c      	adds	r3, #12
 8005470:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005472:	61fa      	str	r2, [r7, #28]
 8005474:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	69b9      	ldr	r1, [r7, #24]
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	617b      	str	r3, [r7, #20]
   return(result);
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e5      	bne.n	8005452 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	2b01      	cmp	r3, #1
 800548c:	d106      	bne.n	800549c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800548e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005490:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005492:	4619      	mov	r1, r3
 8005494:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005496:	f7ff ff69 	bl	800536c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800549a:	e002      	b.n	80054a2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800549c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800549e:	f7ff ff47 	bl	8005330 <HAL_UART_RxCpltCallback>
}
 80054a2:	bf00      	nop
 80054a4:	3770      	adds	r7, #112	; 0x70
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054aa:	b580      	push	{r7, lr}
 80054ac:	b084      	sub	sp, #16
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d108      	bne.n	80054d2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054c4:	085b      	lsrs	r3, r3, #1
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	4619      	mov	r1, r3
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff ff4e 	bl	800536c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054d0:	e002      	b.n	80054d8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f7ff ff36 	bl	8005344 <HAL_UART_RxHalfCpltCallback>
}
 80054d8:	bf00      	nop
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fc:	2b80      	cmp	r3, #128	; 0x80
 80054fe:	bf0c      	ite	eq
 8005500:	2301      	moveq	r3, #1
 8005502:	2300      	movne	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b21      	cmp	r3, #33	; 0x21
 8005512:	d108      	bne.n	8005526 <UART_DMAError+0x46>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d005      	beq.n	8005526 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2200      	movs	r2, #0
 800551e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005520:	68b8      	ldr	r0, [r7, #8]
 8005522:	f000 f92f 	bl	8005784 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005530:	2b40      	cmp	r3, #64	; 0x40
 8005532:	bf0c      	ite	eq
 8005534:	2301      	moveq	r3, #1
 8005536:	2300      	movne	r3, #0
 8005538:	b2db      	uxtb	r3, r3
 800553a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b22      	cmp	r3, #34	; 0x22
 8005546:	d108      	bne.n	800555a <UART_DMAError+0x7a>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d005      	beq.n	800555a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2200      	movs	r2, #0
 8005552:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005554:	68b8      	ldr	r0, [r7, #8]
 8005556:	f000 f93d 	bl	80057d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555e:	f043 0210 	orr.w	r2, r3, #16
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005566:	68b8      	ldr	r0, [r7, #8]
 8005568:	f7ff fef6 	bl	8005358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800556c:	bf00      	nop
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b090      	sub	sp, #64	; 0x40
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	603b      	str	r3, [r7, #0]
 8005580:	4613      	mov	r3, r2
 8005582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005584:	e050      	b.n	8005628 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558c:	d04c      	beq.n	8005628 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800558e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005594:	f7fd f898 	bl	80026c8 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d241      	bcs.n	8005628 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	330c      	adds	r3, #12
 80055aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ae:	e853 3f00 	ldrex	r3, [r3]
 80055b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	330c      	adds	r3, #12
 80055c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055c4:	637a      	str	r2, [r7, #52]	; 0x34
 80055c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055cc:	e841 2300 	strex	r3, r2, [r1]
 80055d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e5      	bne.n	80055a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	3314      	adds	r3, #20
 80055de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	e853 3f00 	ldrex	r3, [r3]
 80055e6:	613b      	str	r3, [r7, #16]
   return(result);
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f023 0301 	bic.w	r3, r3, #1
 80055ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3314      	adds	r3, #20
 80055f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055f8:	623a      	str	r2, [r7, #32]
 80055fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fc:	69f9      	ldr	r1, [r7, #28]
 80055fe:	6a3a      	ldr	r2, [r7, #32]
 8005600:	e841 2300 	strex	r3, r2, [r1]
 8005604:	61bb      	str	r3, [r7, #24]
   return(result);
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e5      	bne.n	80055d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2220      	movs	r2, #32
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e00f      	b.n	8005648 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	4013      	ands	r3, r2
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	429a      	cmp	r2, r3
 8005636:	bf0c      	ite	eq
 8005638:	2301      	moveq	r3, #1
 800563a:	2300      	movne	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	461a      	mov	r2, r3
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	429a      	cmp	r2, r3
 8005644:	d09f      	beq.n	8005586 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3740      	adds	r7, #64	; 0x40
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b098      	sub	sp, #96	; 0x60
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	4613      	mov	r3, r2
 800565c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	88fa      	ldrh	r2, [r7, #6]
 8005668:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2222      	movs	r2, #34	; 0x22
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567c:	4a3e      	ldr	r2, [pc, #248]	; (8005778 <UART_Start_Receive_DMA+0x128>)
 800567e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005684:	4a3d      	ldr	r2, [pc, #244]	; (800577c <UART_Start_Receive_DMA+0x12c>)
 8005686:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568c:	4a3c      	ldr	r2, [pc, #240]	; (8005780 <UART_Start_Receive_DMA+0x130>)
 800568e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005694:	2200      	movs	r2, #0
 8005696:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005698:	f107 0308 	add.w	r3, r7, #8
 800569c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4619      	mov	r1, r3
 80056aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	88fb      	ldrh	r3, [r7, #6]
 80056b0:	f7fe f948 	bl	8003944 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	613b      	str	r3, [r7, #16]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	613b      	str	r3, [r7, #16]
 80056c8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	330c      	adds	r3, #12
 80056d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056dc:	e853 3f00 	ldrex	r3, [r3]
 80056e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	330c      	adds	r3, #12
 80056f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056f2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80056f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80056f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005700:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e5      	bne.n	80056d2 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3314      	adds	r3, #20
 800570c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005718:	f043 0301 	orr.w	r3, r3, #1
 800571c:	657b      	str	r3, [r7, #84]	; 0x54
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	3314      	adds	r3, #20
 8005724:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005726:	63ba      	str	r2, [r7, #56]	; 0x38
 8005728:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800572c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3314      	adds	r3, #20
 8005740:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	e853 3f00 	ldrex	r3, [r3]
 8005748:	617b      	str	r3, [r7, #20]
   return(result);
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005750:	653b      	str	r3, [r7, #80]	; 0x50
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3314      	adds	r3, #20
 8005758:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800575a:	627a      	str	r2, [r7, #36]	; 0x24
 800575c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6a39      	ldr	r1, [r7, #32]
 8005760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	61fb      	str	r3, [r7, #28]
   return(result);
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e5      	bne.n	800573a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3760      	adds	r7, #96	; 0x60
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	08005385 	.word	0x08005385
 800577c:	080054ab 	.word	0x080054ab
 8005780:	080054e1 	.word	0x080054e1

08005784 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005784:	b480      	push	{r7}
 8005786:	b089      	sub	sp, #36	; 0x24
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	330c      	adds	r3, #12
 8005792:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	e853 3f00 	ldrex	r3, [r3]
 800579a:	60bb      	str	r3, [r7, #8]
   return(result);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057a2:	61fb      	str	r3, [r7, #28]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	61ba      	str	r2, [r7, #24]
 80057ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b0:	6979      	ldr	r1, [r7, #20]
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	e841 2300 	strex	r3, r2, [r1]
 80057b8:	613b      	str	r3, [r7, #16]
   return(result);
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1e5      	bne.n	800578c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80057c8:	bf00      	nop
 80057ca:	3724      	adds	r7, #36	; 0x24
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b095      	sub	sp, #84	; 0x54
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	330c      	adds	r3, #12
 80057e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e6:	e853 3f00 	ldrex	r3, [r3]
 80057ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330c      	adds	r3, #12
 80057fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057fc:	643a      	str	r2, [r7, #64]	; 0x40
 80057fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005800:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005802:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005804:	e841 2300 	strex	r3, r2, [r1]
 8005808:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800580a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1e5      	bne.n	80057dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	3314      	adds	r3, #20
 8005816:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005818:	6a3b      	ldr	r3, [r7, #32]
 800581a:	e853 3f00 	ldrex	r3, [r3]
 800581e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	f023 0301 	bic.w	r3, r3, #1
 8005826:	64bb      	str	r3, [r7, #72]	; 0x48
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005830:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005832:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005836:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800583e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e5      	bne.n	8005810 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005848:	2b01      	cmp	r3, #1
 800584a:	d119      	bne.n	8005880 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	330c      	adds	r3, #12
 8005852:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	60bb      	str	r3, [r7, #8]
   return(result);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	f023 0310 	bic.w	r3, r3, #16
 8005862:	647b      	str	r3, [r7, #68]	; 0x44
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	330c      	adds	r3, #12
 800586a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800586c:	61ba      	str	r2, [r7, #24]
 800586e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005870:	6979      	ldr	r1, [r7, #20]
 8005872:	69ba      	ldr	r2, [r7, #24]
 8005874:	e841 2300 	strex	r3, r2, [r1]
 8005878:	613b      	str	r3, [r7, #16]
   return(result);
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e5      	bne.n	800584c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800588e:	bf00      	nop
 8005890:	3754      	adds	r7, #84	; 0x54
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
	...

0800589c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800589c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a0:	b09f      	sub	sp, #124	; 0x7c
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80058b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058b2:	68d9      	ldr	r1, [r3, #12]
 80058b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	ea40 0301 	orr.w	r3, r0, r1
 80058bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	431a      	orrs	r2, r3
 80058c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ca:	695b      	ldr	r3, [r3, #20]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80058d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80058e0:	f021 010c 	bic.w	r1, r1, #12
 80058e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80058ea:	430b      	orrs	r3, r1
 80058ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058fa:	6999      	ldr	r1, [r3, #24]
 80058fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	ea40 0301 	orr.w	r3, r0, r1
 8005904:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	4bc5      	ldr	r3, [pc, #788]	; (8005c20 <UART_SetConfig+0x384>)
 800590c:	429a      	cmp	r2, r3
 800590e:	d004      	beq.n	800591a <UART_SetConfig+0x7e>
 8005910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	4bc3      	ldr	r3, [pc, #780]	; (8005c24 <UART_SetConfig+0x388>)
 8005916:	429a      	cmp	r2, r3
 8005918:	d103      	bne.n	8005922 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800591a:	f7fe ffd7 	bl	80048cc <HAL_RCC_GetPCLK2Freq>
 800591e:	6778      	str	r0, [r7, #116]	; 0x74
 8005920:	e002      	b.n	8005928 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005922:	f7fe ffbf 	bl	80048a4 <HAL_RCC_GetPCLK1Freq>
 8005926:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005930:	f040 80b6 	bne.w	8005aa0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005934:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005936:	461c      	mov	r4, r3
 8005938:	f04f 0500 	mov.w	r5, #0
 800593c:	4622      	mov	r2, r4
 800593e:	462b      	mov	r3, r5
 8005940:	1891      	adds	r1, r2, r2
 8005942:	6439      	str	r1, [r7, #64]	; 0x40
 8005944:	415b      	adcs	r3, r3
 8005946:	647b      	str	r3, [r7, #68]	; 0x44
 8005948:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800594c:	1912      	adds	r2, r2, r4
 800594e:	eb45 0303 	adc.w	r3, r5, r3
 8005952:	f04f 0000 	mov.w	r0, #0
 8005956:	f04f 0100 	mov.w	r1, #0
 800595a:	00d9      	lsls	r1, r3, #3
 800595c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005960:	00d0      	lsls	r0, r2, #3
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	1911      	adds	r1, r2, r4
 8005968:	6639      	str	r1, [r7, #96]	; 0x60
 800596a:	416b      	adcs	r3, r5
 800596c:	667b      	str	r3, [r7, #100]	; 0x64
 800596e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	461a      	mov	r2, r3
 8005974:	f04f 0300 	mov.w	r3, #0
 8005978:	1891      	adds	r1, r2, r2
 800597a:	63b9      	str	r1, [r7, #56]	; 0x38
 800597c:	415b      	adcs	r3, r3
 800597e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005980:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005984:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005988:	f7fb f98e 	bl	8000ca8 <__aeabi_uldivmod>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4ba5      	ldr	r3, [pc, #660]	; (8005c28 <UART_SetConfig+0x38c>)
 8005992:	fba3 2302 	umull	r2, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	011e      	lsls	r6, r3, #4
 800599a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800599c:	461c      	mov	r4, r3
 800599e:	f04f 0500 	mov.w	r5, #0
 80059a2:	4622      	mov	r2, r4
 80059a4:	462b      	mov	r3, r5
 80059a6:	1891      	adds	r1, r2, r2
 80059a8:	6339      	str	r1, [r7, #48]	; 0x30
 80059aa:	415b      	adcs	r3, r3
 80059ac:	637b      	str	r3, [r7, #52]	; 0x34
 80059ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059b2:	1912      	adds	r2, r2, r4
 80059b4:	eb45 0303 	adc.w	r3, r5, r3
 80059b8:	f04f 0000 	mov.w	r0, #0
 80059bc:	f04f 0100 	mov.w	r1, #0
 80059c0:	00d9      	lsls	r1, r3, #3
 80059c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059c6:	00d0      	lsls	r0, r2, #3
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	1911      	adds	r1, r2, r4
 80059ce:	65b9      	str	r1, [r7, #88]	; 0x58
 80059d0:	416b      	adcs	r3, r5
 80059d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	461a      	mov	r2, r3
 80059da:	f04f 0300 	mov.w	r3, #0
 80059de:	1891      	adds	r1, r2, r2
 80059e0:	62b9      	str	r1, [r7, #40]	; 0x28
 80059e2:	415b      	adcs	r3, r3
 80059e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059ea:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80059ee:	f7fb f95b 	bl	8000ca8 <__aeabi_uldivmod>
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	4b8c      	ldr	r3, [pc, #560]	; (8005c28 <UART_SetConfig+0x38c>)
 80059f8:	fba3 1302 	umull	r1, r3, r3, r2
 80059fc:	095b      	lsrs	r3, r3, #5
 80059fe:	2164      	movs	r1, #100	; 0x64
 8005a00:	fb01 f303 	mul.w	r3, r1, r3
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	3332      	adds	r3, #50	; 0x32
 8005a0a:	4a87      	ldr	r2, [pc, #540]	; (8005c28 <UART_SetConfig+0x38c>)
 8005a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a10:	095b      	lsrs	r3, r3, #5
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a18:	441e      	add	r6, r3
 8005a1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f04f 0100 	mov.w	r1, #0
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	1894      	adds	r4, r2, r2
 8005a28:	623c      	str	r4, [r7, #32]
 8005a2a:	415b      	adcs	r3, r3
 8005a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a32:	1812      	adds	r2, r2, r0
 8005a34:	eb41 0303 	adc.w	r3, r1, r3
 8005a38:	f04f 0400 	mov.w	r4, #0
 8005a3c:	f04f 0500 	mov.w	r5, #0
 8005a40:	00dd      	lsls	r5, r3, #3
 8005a42:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a46:	00d4      	lsls	r4, r2, #3
 8005a48:	4622      	mov	r2, r4
 8005a4a:	462b      	mov	r3, r5
 8005a4c:	1814      	adds	r4, r2, r0
 8005a4e:	653c      	str	r4, [r7, #80]	; 0x50
 8005a50:	414b      	adcs	r3, r1
 8005a52:	657b      	str	r3, [r7, #84]	; 0x54
 8005a54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	f04f 0300 	mov.w	r3, #0
 8005a5e:	1891      	adds	r1, r2, r2
 8005a60:	61b9      	str	r1, [r7, #24]
 8005a62:	415b      	adcs	r3, r3
 8005a64:	61fb      	str	r3, [r7, #28]
 8005a66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a6a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005a6e:	f7fb f91b 	bl	8000ca8 <__aeabi_uldivmod>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	4b6c      	ldr	r3, [pc, #432]	; (8005c28 <UART_SetConfig+0x38c>)
 8005a78:	fba3 1302 	umull	r1, r3, r3, r2
 8005a7c:	095b      	lsrs	r3, r3, #5
 8005a7e:	2164      	movs	r1, #100	; 0x64
 8005a80:	fb01 f303 	mul.w	r3, r1, r3
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	3332      	adds	r3, #50	; 0x32
 8005a8a:	4a67      	ldr	r2, [pc, #412]	; (8005c28 <UART_SetConfig+0x38c>)
 8005a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a90:	095b      	lsrs	r3, r3, #5
 8005a92:	f003 0207 	and.w	r2, r3, #7
 8005a96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4432      	add	r2, r6
 8005a9c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a9e:	e0b9      	b.n	8005c14 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005aa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aa2:	461c      	mov	r4, r3
 8005aa4:	f04f 0500 	mov.w	r5, #0
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	462b      	mov	r3, r5
 8005aac:	1891      	adds	r1, r2, r2
 8005aae:	6139      	str	r1, [r7, #16]
 8005ab0:	415b      	adcs	r3, r3
 8005ab2:	617b      	str	r3, [r7, #20]
 8005ab4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ab8:	1912      	adds	r2, r2, r4
 8005aba:	eb45 0303 	adc.w	r3, r5, r3
 8005abe:	f04f 0000 	mov.w	r0, #0
 8005ac2:	f04f 0100 	mov.w	r1, #0
 8005ac6:	00d9      	lsls	r1, r3, #3
 8005ac8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005acc:	00d0      	lsls	r0, r2, #3
 8005ace:	4602      	mov	r2, r0
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	eb12 0804 	adds.w	r8, r2, r4
 8005ad6:	eb43 0905 	adc.w	r9, r3, r5
 8005ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f04f 0100 	mov.w	r1, #0
 8005ae4:	f04f 0200 	mov.w	r2, #0
 8005ae8:	f04f 0300 	mov.w	r3, #0
 8005aec:	008b      	lsls	r3, r1, #2
 8005aee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005af2:	0082      	lsls	r2, r0, #2
 8005af4:	4640      	mov	r0, r8
 8005af6:	4649      	mov	r1, r9
 8005af8:	f7fb f8d6 	bl	8000ca8 <__aeabi_uldivmod>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	4b49      	ldr	r3, [pc, #292]	; (8005c28 <UART_SetConfig+0x38c>)
 8005b02:	fba3 2302 	umull	r2, r3, r3, r2
 8005b06:	095b      	lsrs	r3, r3, #5
 8005b08:	011e      	lsls	r6, r3, #4
 8005b0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f04f 0100 	mov.w	r1, #0
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	1894      	adds	r4, r2, r2
 8005b18:	60bc      	str	r4, [r7, #8]
 8005b1a:	415b      	adcs	r3, r3
 8005b1c:	60fb      	str	r3, [r7, #12]
 8005b1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b22:	1812      	adds	r2, r2, r0
 8005b24:	eb41 0303 	adc.w	r3, r1, r3
 8005b28:	f04f 0400 	mov.w	r4, #0
 8005b2c:	f04f 0500 	mov.w	r5, #0
 8005b30:	00dd      	lsls	r5, r3, #3
 8005b32:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b36:	00d4      	lsls	r4, r2, #3
 8005b38:	4622      	mov	r2, r4
 8005b3a:	462b      	mov	r3, r5
 8005b3c:	1814      	adds	r4, r2, r0
 8005b3e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005b40:	414b      	adcs	r3, r1
 8005b42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f04f 0100 	mov.w	r1, #0
 8005b4e:	f04f 0200 	mov.w	r2, #0
 8005b52:	f04f 0300 	mov.w	r3, #0
 8005b56:	008b      	lsls	r3, r1, #2
 8005b58:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b5c:	0082      	lsls	r2, r0, #2
 8005b5e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005b62:	f7fb f8a1 	bl	8000ca8 <__aeabi_uldivmod>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	4b2f      	ldr	r3, [pc, #188]	; (8005c28 <UART_SetConfig+0x38c>)
 8005b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	2164      	movs	r1, #100	; 0x64
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	3332      	adds	r3, #50	; 0x32
 8005b7e:	4a2a      	ldr	r2, [pc, #168]	; (8005c28 <UART_SetConfig+0x38c>)
 8005b80:	fba2 2303 	umull	r2, r3, r2, r3
 8005b84:	095b      	lsrs	r3, r3, #5
 8005b86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b8a:	441e      	add	r6, r3
 8005b8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f04f 0100 	mov.w	r1, #0
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	1894      	adds	r4, r2, r2
 8005b9a:	603c      	str	r4, [r7, #0]
 8005b9c:	415b      	adcs	r3, r3
 8005b9e:	607b      	str	r3, [r7, #4]
 8005ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ba4:	1812      	adds	r2, r2, r0
 8005ba6:	eb41 0303 	adc.w	r3, r1, r3
 8005baa:	f04f 0400 	mov.w	r4, #0
 8005bae:	f04f 0500 	mov.w	r5, #0
 8005bb2:	00dd      	lsls	r5, r3, #3
 8005bb4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005bb8:	00d4      	lsls	r4, r2, #3
 8005bba:	4622      	mov	r2, r4
 8005bbc:	462b      	mov	r3, r5
 8005bbe:	eb12 0a00 	adds.w	sl, r2, r0
 8005bc2:	eb43 0b01 	adc.w	fp, r3, r1
 8005bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f04f 0100 	mov.w	r1, #0
 8005bd0:	f04f 0200 	mov.w	r2, #0
 8005bd4:	f04f 0300 	mov.w	r3, #0
 8005bd8:	008b      	lsls	r3, r1, #2
 8005bda:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bde:	0082      	lsls	r2, r0, #2
 8005be0:	4650      	mov	r0, sl
 8005be2:	4659      	mov	r1, fp
 8005be4:	f7fb f860 	bl	8000ca8 <__aeabi_uldivmod>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	4b0e      	ldr	r3, [pc, #56]	; (8005c28 <UART_SetConfig+0x38c>)
 8005bee:	fba3 1302 	umull	r1, r3, r3, r2
 8005bf2:	095b      	lsrs	r3, r3, #5
 8005bf4:	2164      	movs	r1, #100	; 0x64
 8005bf6:	fb01 f303 	mul.w	r3, r1, r3
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	3332      	adds	r3, #50	; 0x32
 8005c00:	4a09      	ldr	r2, [pc, #36]	; (8005c28 <UART_SetConfig+0x38c>)
 8005c02:	fba2 2303 	umull	r2, r3, r2, r3
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	f003 020f 	and.w	r2, r3, #15
 8005c0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4432      	add	r2, r6
 8005c12:	609a      	str	r2, [r3, #8]
}
 8005c14:	bf00      	nop
 8005c16:	377c      	adds	r7, #124	; 0x7c
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c1e:	bf00      	nop
 8005c20:	40011000 	.word	0x40011000
 8005c24:	40011400 	.word	0x40011400
 8005c28:	51eb851f 	.word	0x51eb851f

08005c2c <__errno>:
 8005c2c:	4b01      	ldr	r3, [pc, #4]	; (8005c34 <__errno+0x8>)
 8005c2e:	6818      	ldr	r0, [r3, #0]
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	20000fb0 	.word	0x20000fb0

08005c38 <__libc_init_array>:
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	4d0d      	ldr	r5, [pc, #52]	; (8005c70 <__libc_init_array+0x38>)
 8005c3c:	4c0d      	ldr	r4, [pc, #52]	; (8005c74 <__libc_init_array+0x3c>)
 8005c3e:	1b64      	subs	r4, r4, r5
 8005c40:	10a4      	asrs	r4, r4, #2
 8005c42:	2600      	movs	r6, #0
 8005c44:	42a6      	cmp	r6, r4
 8005c46:	d109      	bne.n	8005c5c <__libc_init_array+0x24>
 8005c48:	4d0b      	ldr	r5, [pc, #44]	; (8005c78 <__libc_init_array+0x40>)
 8005c4a:	4c0c      	ldr	r4, [pc, #48]	; (8005c7c <__libc_init_array+0x44>)
 8005c4c:	f004 fc64 	bl	800a518 <_init>
 8005c50:	1b64      	subs	r4, r4, r5
 8005c52:	10a4      	asrs	r4, r4, #2
 8005c54:	2600      	movs	r6, #0
 8005c56:	42a6      	cmp	r6, r4
 8005c58:	d105      	bne.n	8005c66 <__libc_init_array+0x2e>
 8005c5a:	bd70      	pop	{r4, r5, r6, pc}
 8005c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c60:	4798      	blx	r3
 8005c62:	3601      	adds	r6, #1
 8005c64:	e7ee      	b.n	8005c44 <__libc_init_array+0xc>
 8005c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c6a:	4798      	blx	r3
 8005c6c:	3601      	adds	r6, #1
 8005c6e:	e7f2      	b.n	8005c56 <__libc_init_array+0x1e>
 8005c70:	0800ab1c 	.word	0x0800ab1c
 8005c74:	0800ab1c 	.word	0x0800ab1c
 8005c78:	0800ab1c 	.word	0x0800ab1c
 8005c7c:	0800ab20 	.word	0x0800ab20

08005c80 <memset>:
 8005c80:	4402      	add	r2, r0
 8005c82:	4603      	mov	r3, r0
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d100      	bne.n	8005c8a <memset+0xa>
 8005c88:	4770      	bx	lr
 8005c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c8e:	e7f9      	b.n	8005c84 <memset+0x4>

08005c90 <__cvt>:
 8005c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c94:	ec55 4b10 	vmov	r4, r5, d0
 8005c98:	2d00      	cmp	r5, #0
 8005c9a:	460e      	mov	r6, r1
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	462b      	mov	r3, r5
 8005ca0:	bfbb      	ittet	lt
 8005ca2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ca6:	461d      	movlt	r5, r3
 8005ca8:	2300      	movge	r3, #0
 8005caa:	232d      	movlt	r3, #45	; 0x2d
 8005cac:	700b      	strb	r3, [r1, #0]
 8005cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cb4:	4691      	mov	r9, r2
 8005cb6:	f023 0820 	bic.w	r8, r3, #32
 8005cba:	bfbc      	itt	lt
 8005cbc:	4622      	movlt	r2, r4
 8005cbe:	4614      	movlt	r4, r2
 8005cc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cc4:	d005      	beq.n	8005cd2 <__cvt+0x42>
 8005cc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005cca:	d100      	bne.n	8005cce <__cvt+0x3e>
 8005ccc:	3601      	adds	r6, #1
 8005cce:	2102      	movs	r1, #2
 8005cd0:	e000      	b.n	8005cd4 <__cvt+0x44>
 8005cd2:	2103      	movs	r1, #3
 8005cd4:	ab03      	add	r3, sp, #12
 8005cd6:	9301      	str	r3, [sp, #4]
 8005cd8:	ab02      	add	r3, sp, #8
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	ec45 4b10 	vmov	d0, r4, r5
 8005ce0:	4653      	mov	r3, sl
 8005ce2:	4632      	mov	r2, r6
 8005ce4:	f001 fdd4 	bl	8007890 <_dtoa_r>
 8005ce8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005cec:	4607      	mov	r7, r0
 8005cee:	d102      	bne.n	8005cf6 <__cvt+0x66>
 8005cf0:	f019 0f01 	tst.w	r9, #1
 8005cf4:	d022      	beq.n	8005d3c <__cvt+0xac>
 8005cf6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cfa:	eb07 0906 	add.w	r9, r7, r6
 8005cfe:	d110      	bne.n	8005d22 <__cvt+0x92>
 8005d00:	783b      	ldrb	r3, [r7, #0]
 8005d02:	2b30      	cmp	r3, #48	; 0x30
 8005d04:	d10a      	bne.n	8005d1c <__cvt+0x8c>
 8005d06:	2200      	movs	r2, #0
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	f7fa feeb 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d12:	b918      	cbnz	r0, 8005d1c <__cvt+0x8c>
 8005d14:	f1c6 0601 	rsb	r6, r6, #1
 8005d18:	f8ca 6000 	str.w	r6, [sl]
 8005d1c:	f8da 3000 	ldr.w	r3, [sl]
 8005d20:	4499      	add	r9, r3
 8005d22:	2200      	movs	r2, #0
 8005d24:	2300      	movs	r3, #0
 8005d26:	4620      	mov	r0, r4
 8005d28:	4629      	mov	r1, r5
 8005d2a:	f7fa fedd 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d2e:	b108      	cbz	r0, 8005d34 <__cvt+0xa4>
 8005d30:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d34:	2230      	movs	r2, #48	; 0x30
 8005d36:	9b03      	ldr	r3, [sp, #12]
 8005d38:	454b      	cmp	r3, r9
 8005d3a:	d307      	bcc.n	8005d4c <__cvt+0xbc>
 8005d3c:	9b03      	ldr	r3, [sp, #12]
 8005d3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d40:	1bdb      	subs	r3, r3, r7
 8005d42:	4638      	mov	r0, r7
 8005d44:	6013      	str	r3, [r2, #0]
 8005d46:	b004      	add	sp, #16
 8005d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d4c:	1c59      	adds	r1, r3, #1
 8005d4e:	9103      	str	r1, [sp, #12]
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	e7f0      	b.n	8005d36 <__cvt+0xa6>

08005d54 <__exponent>:
 8005d54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d56:	4603      	mov	r3, r0
 8005d58:	2900      	cmp	r1, #0
 8005d5a:	bfb8      	it	lt
 8005d5c:	4249      	neglt	r1, r1
 8005d5e:	f803 2b02 	strb.w	r2, [r3], #2
 8005d62:	bfb4      	ite	lt
 8005d64:	222d      	movlt	r2, #45	; 0x2d
 8005d66:	222b      	movge	r2, #43	; 0x2b
 8005d68:	2909      	cmp	r1, #9
 8005d6a:	7042      	strb	r2, [r0, #1]
 8005d6c:	dd2a      	ble.n	8005dc4 <__exponent+0x70>
 8005d6e:	f10d 0407 	add.w	r4, sp, #7
 8005d72:	46a4      	mov	ip, r4
 8005d74:	270a      	movs	r7, #10
 8005d76:	46a6      	mov	lr, r4
 8005d78:	460a      	mov	r2, r1
 8005d7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005d7e:	fb07 1516 	mls	r5, r7, r6, r1
 8005d82:	3530      	adds	r5, #48	; 0x30
 8005d84:	2a63      	cmp	r2, #99	; 0x63
 8005d86:	f104 34ff 	add.w	r4, r4, #4294967295
 8005d8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005d8e:	4631      	mov	r1, r6
 8005d90:	dcf1      	bgt.n	8005d76 <__exponent+0x22>
 8005d92:	3130      	adds	r1, #48	; 0x30
 8005d94:	f1ae 0502 	sub.w	r5, lr, #2
 8005d98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005d9c:	1c44      	adds	r4, r0, #1
 8005d9e:	4629      	mov	r1, r5
 8005da0:	4561      	cmp	r1, ip
 8005da2:	d30a      	bcc.n	8005dba <__exponent+0x66>
 8005da4:	f10d 0209 	add.w	r2, sp, #9
 8005da8:	eba2 020e 	sub.w	r2, r2, lr
 8005dac:	4565      	cmp	r5, ip
 8005dae:	bf88      	it	hi
 8005db0:	2200      	movhi	r2, #0
 8005db2:	4413      	add	r3, r2
 8005db4:	1a18      	subs	r0, r3, r0
 8005db6:	b003      	add	sp, #12
 8005db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dbe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005dc2:	e7ed      	b.n	8005da0 <__exponent+0x4c>
 8005dc4:	2330      	movs	r3, #48	; 0x30
 8005dc6:	3130      	adds	r1, #48	; 0x30
 8005dc8:	7083      	strb	r3, [r0, #2]
 8005dca:	70c1      	strb	r1, [r0, #3]
 8005dcc:	1d03      	adds	r3, r0, #4
 8005dce:	e7f1      	b.n	8005db4 <__exponent+0x60>

08005dd0 <_printf_float>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	ed2d 8b02 	vpush	{d8}
 8005dd8:	b08d      	sub	sp, #52	; 0x34
 8005dda:	460c      	mov	r4, r1
 8005ddc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005de0:	4616      	mov	r6, r2
 8005de2:	461f      	mov	r7, r3
 8005de4:	4605      	mov	r5, r0
 8005de6:	f002 feaf 	bl	8008b48 <_localeconv_r>
 8005dea:	f8d0 a000 	ldr.w	sl, [r0]
 8005dee:	4650      	mov	r0, sl
 8005df0:	f7fa f9f8 	bl	80001e4 <strlen>
 8005df4:	2300      	movs	r3, #0
 8005df6:	930a      	str	r3, [sp, #40]	; 0x28
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	9305      	str	r3, [sp, #20]
 8005dfc:	f8d8 3000 	ldr.w	r3, [r8]
 8005e00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e04:	3307      	adds	r3, #7
 8005e06:	f023 0307 	bic.w	r3, r3, #7
 8005e0a:	f103 0208 	add.w	r2, r3, #8
 8005e0e:	f8c8 2000 	str.w	r2, [r8]
 8005e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e22:	9307      	str	r3, [sp, #28]
 8005e24:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e28:	ee08 0a10 	vmov	s16, r0
 8005e2c:	4b9f      	ldr	r3, [pc, #636]	; (80060ac <_printf_float+0x2dc>)
 8005e2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e32:	f04f 32ff 	mov.w	r2, #4294967295
 8005e36:	f7fa fe89 	bl	8000b4c <__aeabi_dcmpun>
 8005e3a:	bb88      	cbnz	r0, 8005ea0 <_printf_float+0xd0>
 8005e3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e40:	4b9a      	ldr	r3, [pc, #616]	; (80060ac <_printf_float+0x2dc>)
 8005e42:	f04f 32ff 	mov.w	r2, #4294967295
 8005e46:	f7fa fe63 	bl	8000b10 <__aeabi_dcmple>
 8005e4a:	bb48      	cbnz	r0, 8005ea0 <_printf_float+0xd0>
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	2300      	movs	r3, #0
 8005e50:	4640      	mov	r0, r8
 8005e52:	4649      	mov	r1, r9
 8005e54:	f7fa fe52 	bl	8000afc <__aeabi_dcmplt>
 8005e58:	b110      	cbz	r0, 8005e60 <_printf_float+0x90>
 8005e5a:	232d      	movs	r3, #45	; 0x2d
 8005e5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e60:	4b93      	ldr	r3, [pc, #588]	; (80060b0 <_printf_float+0x2e0>)
 8005e62:	4894      	ldr	r0, [pc, #592]	; (80060b4 <_printf_float+0x2e4>)
 8005e64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e68:	bf94      	ite	ls
 8005e6a:	4698      	movls	r8, r3
 8005e6c:	4680      	movhi	r8, r0
 8005e6e:	2303      	movs	r3, #3
 8005e70:	6123      	str	r3, [r4, #16]
 8005e72:	9b05      	ldr	r3, [sp, #20]
 8005e74:	f023 0204 	bic.w	r2, r3, #4
 8005e78:	6022      	str	r2, [r4, #0]
 8005e7a:	f04f 0900 	mov.w	r9, #0
 8005e7e:	9700      	str	r7, [sp, #0]
 8005e80:	4633      	mov	r3, r6
 8005e82:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e84:	4621      	mov	r1, r4
 8005e86:	4628      	mov	r0, r5
 8005e88:	f000 f9d8 	bl	800623c <_printf_common>
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	f040 8090 	bne.w	8005fb2 <_printf_float+0x1e2>
 8005e92:	f04f 30ff 	mov.w	r0, #4294967295
 8005e96:	b00d      	add	sp, #52	; 0x34
 8005e98:	ecbd 8b02 	vpop	{d8}
 8005e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea0:	4642      	mov	r2, r8
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	4640      	mov	r0, r8
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	f7fa fe50 	bl	8000b4c <__aeabi_dcmpun>
 8005eac:	b140      	cbz	r0, 8005ec0 <_printf_float+0xf0>
 8005eae:	464b      	mov	r3, r9
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	bfbc      	itt	lt
 8005eb4:	232d      	movlt	r3, #45	; 0x2d
 8005eb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005eba:	487f      	ldr	r0, [pc, #508]	; (80060b8 <_printf_float+0x2e8>)
 8005ebc:	4b7f      	ldr	r3, [pc, #508]	; (80060bc <_printf_float+0x2ec>)
 8005ebe:	e7d1      	b.n	8005e64 <_printf_float+0x94>
 8005ec0:	6863      	ldr	r3, [r4, #4]
 8005ec2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005ec6:	9206      	str	r2, [sp, #24]
 8005ec8:	1c5a      	adds	r2, r3, #1
 8005eca:	d13f      	bne.n	8005f4c <_printf_float+0x17c>
 8005ecc:	2306      	movs	r3, #6
 8005ece:	6063      	str	r3, [r4, #4]
 8005ed0:	9b05      	ldr	r3, [sp, #20]
 8005ed2:	6861      	ldr	r1, [r4, #4]
 8005ed4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ed8:	2300      	movs	r3, #0
 8005eda:	9303      	str	r3, [sp, #12]
 8005edc:	ab0a      	add	r3, sp, #40	; 0x28
 8005ede:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ee2:	ab09      	add	r3, sp, #36	; 0x24
 8005ee4:	ec49 8b10 	vmov	d0, r8, r9
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	6022      	str	r2, [r4, #0]
 8005eec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f7ff fecd 	bl	8005c90 <__cvt>
 8005ef6:	9b06      	ldr	r3, [sp, #24]
 8005ef8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005efa:	2b47      	cmp	r3, #71	; 0x47
 8005efc:	4680      	mov	r8, r0
 8005efe:	d108      	bne.n	8005f12 <_printf_float+0x142>
 8005f00:	1cc8      	adds	r0, r1, #3
 8005f02:	db02      	blt.n	8005f0a <_printf_float+0x13a>
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	4299      	cmp	r1, r3
 8005f08:	dd41      	ble.n	8005f8e <_printf_float+0x1be>
 8005f0a:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f0e:	fa5f fb8b 	uxtb.w	fp, fp
 8005f12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f16:	d820      	bhi.n	8005f5a <_printf_float+0x18a>
 8005f18:	3901      	subs	r1, #1
 8005f1a:	465a      	mov	r2, fp
 8005f1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f20:	9109      	str	r1, [sp, #36]	; 0x24
 8005f22:	f7ff ff17 	bl	8005d54 <__exponent>
 8005f26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f28:	1813      	adds	r3, r2, r0
 8005f2a:	2a01      	cmp	r2, #1
 8005f2c:	4681      	mov	r9, r0
 8005f2e:	6123      	str	r3, [r4, #16]
 8005f30:	dc02      	bgt.n	8005f38 <_printf_float+0x168>
 8005f32:	6822      	ldr	r2, [r4, #0]
 8005f34:	07d2      	lsls	r2, r2, #31
 8005f36:	d501      	bpl.n	8005f3c <_printf_float+0x16c>
 8005f38:	3301      	adds	r3, #1
 8005f3a:	6123      	str	r3, [r4, #16]
 8005f3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d09c      	beq.n	8005e7e <_printf_float+0xae>
 8005f44:	232d      	movs	r3, #45	; 0x2d
 8005f46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f4a:	e798      	b.n	8005e7e <_printf_float+0xae>
 8005f4c:	9a06      	ldr	r2, [sp, #24]
 8005f4e:	2a47      	cmp	r2, #71	; 0x47
 8005f50:	d1be      	bne.n	8005ed0 <_printf_float+0x100>
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1bc      	bne.n	8005ed0 <_printf_float+0x100>
 8005f56:	2301      	movs	r3, #1
 8005f58:	e7b9      	b.n	8005ece <_printf_float+0xfe>
 8005f5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f5e:	d118      	bne.n	8005f92 <_printf_float+0x1c2>
 8005f60:	2900      	cmp	r1, #0
 8005f62:	6863      	ldr	r3, [r4, #4]
 8005f64:	dd0b      	ble.n	8005f7e <_printf_float+0x1ae>
 8005f66:	6121      	str	r1, [r4, #16]
 8005f68:	b913      	cbnz	r3, 8005f70 <_printf_float+0x1a0>
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	07d0      	lsls	r0, r2, #31
 8005f6e:	d502      	bpl.n	8005f76 <_printf_float+0x1a6>
 8005f70:	3301      	adds	r3, #1
 8005f72:	440b      	add	r3, r1
 8005f74:	6123      	str	r3, [r4, #16]
 8005f76:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f78:	f04f 0900 	mov.w	r9, #0
 8005f7c:	e7de      	b.n	8005f3c <_printf_float+0x16c>
 8005f7e:	b913      	cbnz	r3, 8005f86 <_printf_float+0x1b6>
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	07d2      	lsls	r2, r2, #31
 8005f84:	d501      	bpl.n	8005f8a <_printf_float+0x1ba>
 8005f86:	3302      	adds	r3, #2
 8005f88:	e7f4      	b.n	8005f74 <_printf_float+0x1a4>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e7f2      	b.n	8005f74 <_printf_float+0x1a4>
 8005f8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f94:	4299      	cmp	r1, r3
 8005f96:	db05      	blt.n	8005fa4 <_printf_float+0x1d4>
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	6121      	str	r1, [r4, #16]
 8005f9c:	07d8      	lsls	r0, r3, #31
 8005f9e:	d5ea      	bpl.n	8005f76 <_printf_float+0x1a6>
 8005fa0:	1c4b      	adds	r3, r1, #1
 8005fa2:	e7e7      	b.n	8005f74 <_printf_float+0x1a4>
 8005fa4:	2900      	cmp	r1, #0
 8005fa6:	bfd4      	ite	le
 8005fa8:	f1c1 0202 	rsble	r2, r1, #2
 8005fac:	2201      	movgt	r2, #1
 8005fae:	4413      	add	r3, r2
 8005fb0:	e7e0      	b.n	8005f74 <_printf_float+0x1a4>
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	055a      	lsls	r2, r3, #21
 8005fb6:	d407      	bmi.n	8005fc8 <_printf_float+0x1f8>
 8005fb8:	6923      	ldr	r3, [r4, #16]
 8005fba:	4642      	mov	r2, r8
 8005fbc:	4631      	mov	r1, r6
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	47b8      	blx	r7
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	d12c      	bne.n	8006020 <_printf_float+0x250>
 8005fc6:	e764      	b.n	8005e92 <_printf_float+0xc2>
 8005fc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fcc:	f240 80e0 	bls.w	8006190 <_printf_float+0x3c0>
 8005fd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f7fa fd86 	bl	8000ae8 <__aeabi_dcmpeq>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	d034      	beq.n	800604a <_printf_float+0x27a>
 8005fe0:	4a37      	ldr	r2, [pc, #220]	; (80060c0 <_printf_float+0x2f0>)
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	f43f af51 	beq.w	8005e92 <_printf_float+0xc2>
 8005ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	db02      	blt.n	8005ffe <_printf_float+0x22e>
 8005ff8:	6823      	ldr	r3, [r4, #0]
 8005ffa:	07d8      	lsls	r0, r3, #31
 8005ffc:	d510      	bpl.n	8006020 <_printf_float+0x250>
 8005ffe:	ee18 3a10 	vmov	r3, s16
 8006002:	4652      	mov	r2, sl
 8006004:	4631      	mov	r1, r6
 8006006:	4628      	mov	r0, r5
 8006008:	47b8      	blx	r7
 800600a:	3001      	adds	r0, #1
 800600c:	f43f af41 	beq.w	8005e92 <_printf_float+0xc2>
 8006010:	f04f 0800 	mov.w	r8, #0
 8006014:	f104 091a 	add.w	r9, r4, #26
 8006018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800601a:	3b01      	subs	r3, #1
 800601c:	4543      	cmp	r3, r8
 800601e:	dc09      	bgt.n	8006034 <_printf_float+0x264>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	079b      	lsls	r3, r3, #30
 8006024:	f100 8105 	bmi.w	8006232 <_printf_float+0x462>
 8006028:	68e0      	ldr	r0, [r4, #12]
 800602a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800602c:	4298      	cmp	r0, r3
 800602e:	bfb8      	it	lt
 8006030:	4618      	movlt	r0, r3
 8006032:	e730      	b.n	8005e96 <_printf_float+0xc6>
 8006034:	2301      	movs	r3, #1
 8006036:	464a      	mov	r2, r9
 8006038:	4631      	mov	r1, r6
 800603a:	4628      	mov	r0, r5
 800603c:	47b8      	blx	r7
 800603e:	3001      	adds	r0, #1
 8006040:	f43f af27 	beq.w	8005e92 <_printf_float+0xc2>
 8006044:	f108 0801 	add.w	r8, r8, #1
 8006048:	e7e6      	b.n	8006018 <_printf_float+0x248>
 800604a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800604c:	2b00      	cmp	r3, #0
 800604e:	dc39      	bgt.n	80060c4 <_printf_float+0x2f4>
 8006050:	4a1b      	ldr	r2, [pc, #108]	; (80060c0 <_printf_float+0x2f0>)
 8006052:	2301      	movs	r3, #1
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	f43f af19 	beq.w	8005e92 <_printf_float+0xc2>
 8006060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006064:	4313      	orrs	r3, r2
 8006066:	d102      	bne.n	800606e <_printf_float+0x29e>
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	07d9      	lsls	r1, r3, #31
 800606c:	d5d8      	bpl.n	8006020 <_printf_float+0x250>
 800606e:	ee18 3a10 	vmov	r3, s16
 8006072:	4652      	mov	r2, sl
 8006074:	4631      	mov	r1, r6
 8006076:	4628      	mov	r0, r5
 8006078:	47b8      	blx	r7
 800607a:	3001      	adds	r0, #1
 800607c:	f43f af09 	beq.w	8005e92 <_printf_float+0xc2>
 8006080:	f04f 0900 	mov.w	r9, #0
 8006084:	f104 0a1a 	add.w	sl, r4, #26
 8006088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800608a:	425b      	negs	r3, r3
 800608c:	454b      	cmp	r3, r9
 800608e:	dc01      	bgt.n	8006094 <_printf_float+0x2c4>
 8006090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006092:	e792      	b.n	8005fba <_printf_float+0x1ea>
 8006094:	2301      	movs	r3, #1
 8006096:	4652      	mov	r2, sl
 8006098:	4631      	mov	r1, r6
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	f43f aef7 	beq.w	8005e92 <_printf_float+0xc2>
 80060a4:	f109 0901 	add.w	r9, r9, #1
 80060a8:	e7ee      	b.n	8006088 <_printf_float+0x2b8>
 80060aa:	bf00      	nop
 80060ac:	7fefffff 	.word	0x7fefffff
 80060b0:	0800a664 	.word	0x0800a664
 80060b4:	0800a668 	.word	0x0800a668
 80060b8:	0800a670 	.word	0x0800a670
 80060bc:	0800a66c 	.word	0x0800a66c
 80060c0:	0800a674 	.word	0x0800a674
 80060c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060c8:	429a      	cmp	r2, r3
 80060ca:	bfa8      	it	ge
 80060cc:	461a      	movge	r2, r3
 80060ce:	2a00      	cmp	r2, #0
 80060d0:	4691      	mov	r9, r2
 80060d2:	dc37      	bgt.n	8006144 <_printf_float+0x374>
 80060d4:	f04f 0b00 	mov.w	fp, #0
 80060d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060dc:	f104 021a 	add.w	r2, r4, #26
 80060e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060e2:	9305      	str	r3, [sp, #20]
 80060e4:	eba3 0309 	sub.w	r3, r3, r9
 80060e8:	455b      	cmp	r3, fp
 80060ea:	dc33      	bgt.n	8006154 <_printf_float+0x384>
 80060ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060f0:	429a      	cmp	r2, r3
 80060f2:	db3b      	blt.n	800616c <_printf_float+0x39c>
 80060f4:	6823      	ldr	r3, [r4, #0]
 80060f6:	07da      	lsls	r2, r3, #31
 80060f8:	d438      	bmi.n	800616c <_printf_float+0x39c>
 80060fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060fc:	9b05      	ldr	r3, [sp, #20]
 80060fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	eba2 0901 	sub.w	r9, r2, r1
 8006106:	4599      	cmp	r9, r3
 8006108:	bfa8      	it	ge
 800610a:	4699      	movge	r9, r3
 800610c:	f1b9 0f00 	cmp.w	r9, #0
 8006110:	dc35      	bgt.n	800617e <_printf_float+0x3ae>
 8006112:	f04f 0800 	mov.w	r8, #0
 8006116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800611a:	f104 0a1a 	add.w	sl, r4, #26
 800611e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006122:	1a9b      	subs	r3, r3, r2
 8006124:	eba3 0309 	sub.w	r3, r3, r9
 8006128:	4543      	cmp	r3, r8
 800612a:	f77f af79 	ble.w	8006020 <_printf_float+0x250>
 800612e:	2301      	movs	r3, #1
 8006130:	4652      	mov	r2, sl
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	f43f aeaa 	beq.w	8005e92 <_printf_float+0xc2>
 800613e:	f108 0801 	add.w	r8, r8, #1
 8006142:	e7ec      	b.n	800611e <_printf_float+0x34e>
 8006144:	4613      	mov	r3, r2
 8006146:	4631      	mov	r1, r6
 8006148:	4642      	mov	r2, r8
 800614a:	4628      	mov	r0, r5
 800614c:	47b8      	blx	r7
 800614e:	3001      	adds	r0, #1
 8006150:	d1c0      	bne.n	80060d4 <_printf_float+0x304>
 8006152:	e69e      	b.n	8005e92 <_printf_float+0xc2>
 8006154:	2301      	movs	r3, #1
 8006156:	4631      	mov	r1, r6
 8006158:	4628      	mov	r0, r5
 800615a:	9205      	str	r2, [sp, #20]
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f ae97 	beq.w	8005e92 <_printf_float+0xc2>
 8006164:	9a05      	ldr	r2, [sp, #20]
 8006166:	f10b 0b01 	add.w	fp, fp, #1
 800616a:	e7b9      	b.n	80060e0 <_printf_float+0x310>
 800616c:	ee18 3a10 	vmov	r3, s16
 8006170:	4652      	mov	r2, sl
 8006172:	4631      	mov	r1, r6
 8006174:	4628      	mov	r0, r5
 8006176:	47b8      	blx	r7
 8006178:	3001      	adds	r0, #1
 800617a:	d1be      	bne.n	80060fa <_printf_float+0x32a>
 800617c:	e689      	b.n	8005e92 <_printf_float+0xc2>
 800617e:	9a05      	ldr	r2, [sp, #20]
 8006180:	464b      	mov	r3, r9
 8006182:	4442      	add	r2, r8
 8006184:	4631      	mov	r1, r6
 8006186:	4628      	mov	r0, r5
 8006188:	47b8      	blx	r7
 800618a:	3001      	adds	r0, #1
 800618c:	d1c1      	bne.n	8006112 <_printf_float+0x342>
 800618e:	e680      	b.n	8005e92 <_printf_float+0xc2>
 8006190:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006192:	2a01      	cmp	r2, #1
 8006194:	dc01      	bgt.n	800619a <_printf_float+0x3ca>
 8006196:	07db      	lsls	r3, r3, #31
 8006198:	d538      	bpl.n	800620c <_printf_float+0x43c>
 800619a:	2301      	movs	r3, #1
 800619c:	4642      	mov	r2, r8
 800619e:	4631      	mov	r1, r6
 80061a0:	4628      	mov	r0, r5
 80061a2:	47b8      	blx	r7
 80061a4:	3001      	adds	r0, #1
 80061a6:	f43f ae74 	beq.w	8005e92 <_printf_float+0xc2>
 80061aa:	ee18 3a10 	vmov	r3, s16
 80061ae:	4652      	mov	r2, sl
 80061b0:	4631      	mov	r1, r6
 80061b2:	4628      	mov	r0, r5
 80061b4:	47b8      	blx	r7
 80061b6:	3001      	adds	r0, #1
 80061b8:	f43f ae6b 	beq.w	8005e92 <_printf_float+0xc2>
 80061bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061c0:	2200      	movs	r2, #0
 80061c2:	2300      	movs	r3, #0
 80061c4:	f7fa fc90 	bl	8000ae8 <__aeabi_dcmpeq>
 80061c8:	b9d8      	cbnz	r0, 8006202 <_printf_float+0x432>
 80061ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061cc:	f108 0201 	add.w	r2, r8, #1
 80061d0:	3b01      	subs	r3, #1
 80061d2:	4631      	mov	r1, r6
 80061d4:	4628      	mov	r0, r5
 80061d6:	47b8      	blx	r7
 80061d8:	3001      	adds	r0, #1
 80061da:	d10e      	bne.n	80061fa <_printf_float+0x42a>
 80061dc:	e659      	b.n	8005e92 <_printf_float+0xc2>
 80061de:	2301      	movs	r3, #1
 80061e0:	4652      	mov	r2, sl
 80061e2:	4631      	mov	r1, r6
 80061e4:	4628      	mov	r0, r5
 80061e6:	47b8      	blx	r7
 80061e8:	3001      	adds	r0, #1
 80061ea:	f43f ae52 	beq.w	8005e92 <_printf_float+0xc2>
 80061ee:	f108 0801 	add.w	r8, r8, #1
 80061f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f4:	3b01      	subs	r3, #1
 80061f6:	4543      	cmp	r3, r8
 80061f8:	dcf1      	bgt.n	80061de <_printf_float+0x40e>
 80061fa:	464b      	mov	r3, r9
 80061fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006200:	e6dc      	b.n	8005fbc <_printf_float+0x1ec>
 8006202:	f04f 0800 	mov.w	r8, #0
 8006206:	f104 0a1a 	add.w	sl, r4, #26
 800620a:	e7f2      	b.n	80061f2 <_printf_float+0x422>
 800620c:	2301      	movs	r3, #1
 800620e:	4642      	mov	r2, r8
 8006210:	e7df      	b.n	80061d2 <_printf_float+0x402>
 8006212:	2301      	movs	r3, #1
 8006214:	464a      	mov	r2, r9
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	f43f ae38 	beq.w	8005e92 <_printf_float+0xc2>
 8006222:	f108 0801 	add.w	r8, r8, #1
 8006226:	68e3      	ldr	r3, [r4, #12]
 8006228:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800622a:	1a5b      	subs	r3, r3, r1
 800622c:	4543      	cmp	r3, r8
 800622e:	dcf0      	bgt.n	8006212 <_printf_float+0x442>
 8006230:	e6fa      	b.n	8006028 <_printf_float+0x258>
 8006232:	f04f 0800 	mov.w	r8, #0
 8006236:	f104 0919 	add.w	r9, r4, #25
 800623a:	e7f4      	b.n	8006226 <_printf_float+0x456>

0800623c <_printf_common>:
 800623c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006240:	4616      	mov	r6, r2
 8006242:	4699      	mov	r9, r3
 8006244:	688a      	ldr	r2, [r1, #8]
 8006246:	690b      	ldr	r3, [r1, #16]
 8006248:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800624c:	4293      	cmp	r3, r2
 800624e:	bfb8      	it	lt
 8006250:	4613      	movlt	r3, r2
 8006252:	6033      	str	r3, [r6, #0]
 8006254:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006258:	4607      	mov	r7, r0
 800625a:	460c      	mov	r4, r1
 800625c:	b10a      	cbz	r2, 8006262 <_printf_common+0x26>
 800625e:	3301      	adds	r3, #1
 8006260:	6033      	str	r3, [r6, #0]
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	0699      	lsls	r1, r3, #26
 8006266:	bf42      	ittt	mi
 8006268:	6833      	ldrmi	r3, [r6, #0]
 800626a:	3302      	addmi	r3, #2
 800626c:	6033      	strmi	r3, [r6, #0]
 800626e:	6825      	ldr	r5, [r4, #0]
 8006270:	f015 0506 	ands.w	r5, r5, #6
 8006274:	d106      	bne.n	8006284 <_printf_common+0x48>
 8006276:	f104 0a19 	add.w	sl, r4, #25
 800627a:	68e3      	ldr	r3, [r4, #12]
 800627c:	6832      	ldr	r2, [r6, #0]
 800627e:	1a9b      	subs	r3, r3, r2
 8006280:	42ab      	cmp	r3, r5
 8006282:	dc26      	bgt.n	80062d2 <_printf_common+0x96>
 8006284:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006288:	1e13      	subs	r3, r2, #0
 800628a:	6822      	ldr	r2, [r4, #0]
 800628c:	bf18      	it	ne
 800628e:	2301      	movne	r3, #1
 8006290:	0692      	lsls	r2, r2, #26
 8006292:	d42b      	bmi.n	80062ec <_printf_common+0xb0>
 8006294:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006298:	4649      	mov	r1, r9
 800629a:	4638      	mov	r0, r7
 800629c:	47c0      	blx	r8
 800629e:	3001      	adds	r0, #1
 80062a0:	d01e      	beq.n	80062e0 <_printf_common+0xa4>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	68e5      	ldr	r5, [r4, #12]
 80062a6:	6832      	ldr	r2, [r6, #0]
 80062a8:	f003 0306 	and.w	r3, r3, #6
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	bf08      	it	eq
 80062b0:	1aad      	subeq	r5, r5, r2
 80062b2:	68a3      	ldr	r3, [r4, #8]
 80062b4:	6922      	ldr	r2, [r4, #16]
 80062b6:	bf0c      	ite	eq
 80062b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062bc:	2500      	movne	r5, #0
 80062be:	4293      	cmp	r3, r2
 80062c0:	bfc4      	itt	gt
 80062c2:	1a9b      	subgt	r3, r3, r2
 80062c4:	18ed      	addgt	r5, r5, r3
 80062c6:	2600      	movs	r6, #0
 80062c8:	341a      	adds	r4, #26
 80062ca:	42b5      	cmp	r5, r6
 80062cc:	d11a      	bne.n	8006304 <_printf_common+0xc8>
 80062ce:	2000      	movs	r0, #0
 80062d0:	e008      	b.n	80062e4 <_printf_common+0xa8>
 80062d2:	2301      	movs	r3, #1
 80062d4:	4652      	mov	r2, sl
 80062d6:	4649      	mov	r1, r9
 80062d8:	4638      	mov	r0, r7
 80062da:	47c0      	blx	r8
 80062dc:	3001      	adds	r0, #1
 80062de:	d103      	bne.n	80062e8 <_printf_common+0xac>
 80062e0:	f04f 30ff 	mov.w	r0, #4294967295
 80062e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e8:	3501      	adds	r5, #1
 80062ea:	e7c6      	b.n	800627a <_printf_common+0x3e>
 80062ec:	18e1      	adds	r1, r4, r3
 80062ee:	1c5a      	adds	r2, r3, #1
 80062f0:	2030      	movs	r0, #48	; 0x30
 80062f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062f6:	4422      	add	r2, r4
 80062f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006300:	3302      	adds	r3, #2
 8006302:	e7c7      	b.n	8006294 <_printf_common+0x58>
 8006304:	2301      	movs	r3, #1
 8006306:	4622      	mov	r2, r4
 8006308:	4649      	mov	r1, r9
 800630a:	4638      	mov	r0, r7
 800630c:	47c0      	blx	r8
 800630e:	3001      	adds	r0, #1
 8006310:	d0e6      	beq.n	80062e0 <_printf_common+0xa4>
 8006312:	3601      	adds	r6, #1
 8006314:	e7d9      	b.n	80062ca <_printf_common+0x8e>
	...

08006318 <_printf_i>:
 8006318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800631c:	460c      	mov	r4, r1
 800631e:	4691      	mov	r9, r2
 8006320:	7e27      	ldrb	r7, [r4, #24]
 8006322:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006324:	2f78      	cmp	r7, #120	; 0x78
 8006326:	4680      	mov	r8, r0
 8006328:	469a      	mov	sl, r3
 800632a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800632e:	d807      	bhi.n	8006340 <_printf_i+0x28>
 8006330:	2f62      	cmp	r7, #98	; 0x62
 8006332:	d80a      	bhi.n	800634a <_printf_i+0x32>
 8006334:	2f00      	cmp	r7, #0
 8006336:	f000 80d8 	beq.w	80064ea <_printf_i+0x1d2>
 800633a:	2f58      	cmp	r7, #88	; 0x58
 800633c:	f000 80a3 	beq.w	8006486 <_printf_i+0x16e>
 8006340:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006344:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006348:	e03a      	b.n	80063c0 <_printf_i+0xa8>
 800634a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800634e:	2b15      	cmp	r3, #21
 8006350:	d8f6      	bhi.n	8006340 <_printf_i+0x28>
 8006352:	a001      	add	r0, pc, #4	; (adr r0, 8006358 <_printf_i+0x40>)
 8006354:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006358:	080063b1 	.word	0x080063b1
 800635c:	080063c5 	.word	0x080063c5
 8006360:	08006341 	.word	0x08006341
 8006364:	08006341 	.word	0x08006341
 8006368:	08006341 	.word	0x08006341
 800636c:	08006341 	.word	0x08006341
 8006370:	080063c5 	.word	0x080063c5
 8006374:	08006341 	.word	0x08006341
 8006378:	08006341 	.word	0x08006341
 800637c:	08006341 	.word	0x08006341
 8006380:	08006341 	.word	0x08006341
 8006384:	080064d1 	.word	0x080064d1
 8006388:	080063f5 	.word	0x080063f5
 800638c:	080064b3 	.word	0x080064b3
 8006390:	08006341 	.word	0x08006341
 8006394:	08006341 	.word	0x08006341
 8006398:	080064f3 	.word	0x080064f3
 800639c:	08006341 	.word	0x08006341
 80063a0:	080063f5 	.word	0x080063f5
 80063a4:	08006341 	.word	0x08006341
 80063a8:	08006341 	.word	0x08006341
 80063ac:	080064bb 	.word	0x080064bb
 80063b0:	680b      	ldr	r3, [r1, #0]
 80063b2:	1d1a      	adds	r2, r3, #4
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	600a      	str	r2, [r1, #0]
 80063b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063c0:	2301      	movs	r3, #1
 80063c2:	e0a3      	b.n	800650c <_printf_i+0x1f4>
 80063c4:	6825      	ldr	r5, [r4, #0]
 80063c6:	6808      	ldr	r0, [r1, #0]
 80063c8:	062e      	lsls	r6, r5, #24
 80063ca:	f100 0304 	add.w	r3, r0, #4
 80063ce:	d50a      	bpl.n	80063e6 <_printf_i+0xce>
 80063d0:	6805      	ldr	r5, [r0, #0]
 80063d2:	600b      	str	r3, [r1, #0]
 80063d4:	2d00      	cmp	r5, #0
 80063d6:	da03      	bge.n	80063e0 <_printf_i+0xc8>
 80063d8:	232d      	movs	r3, #45	; 0x2d
 80063da:	426d      	negs	r5, r5
 80063dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063e0:	485e      	ldr	r0, [pc, #376]	; (800655c <_printf_i+0x244>)
 80063e2:	230a      	movs	r3, #10
 80063e4:	e019      	b.n	800641a <_printf_i+0x102>
 80063e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80063ea:	6805      	ldr	r5, [r0, #0]
 80063ec:	600b      	str	r3, [r1, #0]
 80063ee:	bf18      	it	ne
 80063f0:	b22d      	sxthne	r5, r5
 80063f2:	e7ef      	b.n	80063d4 <_printf_i+0xbc>
 80063f4:	680b      	ldr	r3, [r1, #0]
 80063f6:	6825      	ldr	r5, [r4, #0]
 80063f8:	1d18      	adds	r0, r3, #4
 80063fa:	6008      	str	r0, [r1, #0]
 80063fc:	0628      	lsls	r0, r5, #24
 80063fe:	d501      	bpl.n	8006404 <_printf_i+0xec>
 8006400:	681d      	ldr	r5, [r3, #0]
 8006402:	e002      	b.n	800640a <_printf_i+0xf2>
 8006404:	0669      	lsls	r1, r5, #25
 8006406:	d5fb      	bpl.n	8006400 <_printf_i+0xe8>
 8006408:	881d      	ldrh	r5, [r3, #0]
 800640a:	4854      	ldr	r0, [pc, #336]	; (800655c <_printf_i+0x244>)
 800640c:	2f6f      	cmp	r7, #111	; 0x6f
 800640e:	bf0c      	ite	eq
 8006410:	2308      	moveq	r3, #8
 8006412:	230a      	movne	r3, #10
 8006414:	2100      	movs	r1, #0
 8006416:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800641a:	6866      	ldr	r6, [r4, #4]
 800641c:	60a6      	str	r6, [r4, #8]
 800641e:	2e00      	cmp	r6, #0
 8006420:	bfa2      	ittt	ge
 8006422:	6821      	ldrge	r1, [r4, #0]
 8006424:	f021 0104 	bicge.w	r1, r1, #4
 8006428:	6021      	strge	r1, [r4, #0]
 800642a:	b90d      	cbnz	r5, 8006430 <_printf_i+0x118>
 800642c:	2e00      	cmp	r6, #0
 800642e:	d04d      	beq.n	80064cc <_printf_i+0x1b4>
 8006430:	4616      	mov	r6, r2
 8006432:	fbb5 f1f3 	udiv	r1, r5, r3
 8006436:	fb03 5711 	mls	r7, r3, r1, r5
 800643a:	5dc7      	ldrb	r7, [r0, r7]
 800643c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006440:	462f      	mov	r7, r5
 8006442:	42bb      	cmp	r3, r7
 8006444:	460d      	mov	r5, r1
 8006446:	d9f4      	bls.n	8006432 <_printf_i+0x11a>
 8006448:	2b08      	cmp	r3, #8
 800644a:	d10b      	bne.n	8006464 <_printf_i+0x14c>
 800644c:	6823      	ldr	r3, [r4, #0]
 800644e:	07df      	lsls	r7, r3, #31
 8006450:	d508      	bpl.n	8006464 <_printf_i+0x14c>
 8006452:	6923      	ldr	r3, [r4, #16]
 8006454:	6861      	ldr	r1, [r4, #4]
 8006456:	4299      	cmp	r1, r3
 8006458:	bfde      	ittt	le
 800645a:	2330      	movle	r3, #48	; 0x30
 800645c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006460:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006464:	1b92      	subs	r2, r2, r6
 8006466:	6122      	str	r2, [r4, #16]
 8006468:	f8cd a000 	str.w	sl, [sp]
 800646c:	464b      	mov	r3, r9
 800646e:	aa03      	add	r2, sp, #12
 8006470:	4621      	mov	r1, r4
 8006472:	4640      	mov	r0, r8
 8006474:	f7ff fee2 	bl	800623c <_printf_common>
 8006478:	3001      	adds	r0, #1
 800647a:	d14c      	bne.n	8006516 <_printf_i+0x1fe>
 800647c:	f04f 30ff 	mov.w	r0, #4294967295
 8006480:	b004      	add	sp, #16
 8006482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006486:	4835      	ldr	r0, [pc, #212]	; (800655c <_printf_i+0x244>)
 8006488:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	680e      	ldr	r6, [r1, #0]
 8006490:	061f      	lsls	r7, r3, #24
 8006492:	f856 5b04 	ldr.w	r5, [r6], #4
 8006496:	600e      	str	r6, [r1, #0]
 8006498:	d514      	bpl.n	80064c4 <_printf_i+0x1ac>
 800649a:	07d9      	lsls	r1, r3, #31
 800649c:	bf44      	itt	mi
 800649e:	f043 0320 	orrmi.w	r3, r3, #32
 80064a2:	6023      	strmi	r3, [r4, #0]
 80064a4:	b91d      	cbnz	r5, 80064ae <_printf_i+0x196>
 80064a6:	6823      	ldr	r3, [r4, #0]
 80064a8:	f023 0320 	bic.w	r3, r3, #32
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	2310      	movs	r3, #16
 80064b0:	e7b0      	b.n	8006414 <_printf_i+0xfc>
 80064b2:	6823      	ldr	r3, [r4, #0]
 80064b4:	f043 0320 	orr.w	r3, r3, #32
 80064b8:	6023      	str	r3, [r4, #0]
 80064ba:	2378      	movs	r3, #120	; 0x78
 80064bc:	4828      	ldr	r0, [pc, #160]	; (8006560 <_printf_i+0x248>)
 80064be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064c2:	e7e3      	b.n	800648c <_printf_i+0x174>
 80064c4:	065e      	lsls	r6, r3, #25
 80064c6:	bf48      	it	mi
 80064c8:	b2ad      	uxthmi	r5, r5
 80064ca:	e7e6      	b.n	800649a <_printf_i+0x182>
 80064cc:	4616      	mov	r6, r2
 80064ce:	e7bb      	b.n	8006448 <_printf_i+0x130>
 80064d0:	680b      	ldr	r3, [r1, #0]
 80064d2:	6826      	ldr	r6, [r4, #0]
 80064d4:	6960      	ldr	r0, [r4, #20]
 80064d6:	1d1d      	adds	r5, r3, #4
 80064d8:	600d      	str	r5, [r1, #0]
 80064da:	0635      	lsls	r5, r6, #24
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	d501      	bpl.n	80064e4 <_printf_i+0x1cc>
 80064e0:	6018      	str	r0, [r3, #0]
 80064e2:	e002      	b.n	80064ea <_printf_i+0x1d2>
 80064e4:	0671      	lsls	r1, r6, #25
 80064e6:	d5fb      	bpl.n	80064e0 <_printf_i+0x1c8>
 80064e8:	8018      	strh	r0, [r3, #0]
 80064ea:	2300      	movs	r3, #0
 80064ec:	6123      	str	r3, [r4, #16]
 80064ee:	4616      	mov	r6, r2
 80064f0:	e7ba      	b.n	8006468 <_printf_i+0x150>
 80064f2:	680b      	ldr	r3, [r1, #0]
 80064f4:	1d1a      	adds	r2, r3, #4
 80064f6:	600a      	str	r2, [r1, #0]
 80064f8:	681e      	ldr	r6, [r3, #0]
 80064fa:	6862      	ldr	r2, [r4, #4]
 80064fc:	2100      	movs	r1, #0
 80064fe:	4630      	mov	r0, r6
 8006500:	f7f9 fe7e 	bl	8000200 <memchr>
 8006504:	b108      	cbz	r0, 800650a <_printf_i+0x1f2>
 8006506:	1b80      	subs	r0, r0, r6
 8006508:	6060      	str	r0, [r4, #4]
 800650a:	6863      	ldr	r3, [r4, #4]
 800650c:	6123      	str	r3, [r4, #16]
 800650e:	2300      	movs	r3, #0
 8006510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006514:	e7a8      	b.n	8006468 <_printf_i+0x150>
 8006516:	6923      	ldr	r3, [r4, #16]
 8006518:	4632      	mov	r2, r6
 800651a:	4649      	mov	r1, r9
 800651c:	4640      	mov	r0, r8
 800651e:	47d0      	blx	sl
 8006520:	3001      	adds	r0, #1
 8006522:	d0ab      	beq.n	800647c <_printf_i+0x164>
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	079b      	lsls	r3, r3, #30
 8006528:	d413      	bmi.n	8006552 <_printf_i+0x23a>
 800652a:	68e0      	ldr	r0, [r4, #12]
 800652c:	9b03      	ldr	r3, [sp, #12]
 800652e:	4298      	cmp	r0, r3
 8006530:	bfb8      	it	lt
 8006532:	4618      	movlt	r0, r3
 8006534:	e7a4      	b.n	8006480 <_printf_i+0x168>
 8006536:	2301      	movs	r3, #1
 8006538:	4632      	mov	r2, r6
 800653a:	4649      	mov	r1, r9
 800653c:	4640      	mov	r0, r8
 800653e:	47d0      	blx	sl
 8006540:	3001      	adds	r0, #1
 8006542:	d09b      	beq.n	800647c <_printf_i+0x164>
 8006544:	3501      	adds	r5, #1
 8006546:	68e3      	ldr	r3, [r4, #12]
 8006548:	9903      	ldr	r1, [sp, #12]
 800654a:	1a5b      	subs	r3, r3, r1
 800654c:	42ab      	cmp	r3, r5
 800654e:	dcf2      	bgt.n	8006536 <_printf_i+0x21e>
 8006550:	e7eb      	b.n	800652a <_printf_i+0x212>
 8006552:	2500      	movs	r5, #0
 8006554:	f104 0619 	add.w	r6, r4, #25
 8006558:	e7f5      	b.n	8006546 <_printf_i+0x22e>
 800655a:	bf00      	nop
 800655c:	0800a676 	.word	0x0800a676
 8006560:	0800a687 	.word	0x0800a687

08006564 <_scanf_float>:
 8006564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006568:	b087      	sub	sp, #28
 800656a:	4617      	mov	r7, r2
 800656c:	9303      	str	r3, [sp, #12]
 800656e:	688b      	ldr	r3, [r1, #8]
 8006570:	1e5a      	subs	r2, r3, #1
 8006572:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006576:	bf83      	ittte	hi
 8006578:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800657c:	195b      	addhi	r3, r3, r5
 800657e:	9302      	strhi	r3, [sp, #8]
 8006580:	2300      	movls	r3, #0
 8006582:	bf86      	itte	hi
 8006584:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006588:	608b      	strhi	r3, [r1, #8]
 800658a:	9302      	strls	r3, [sp, #8]
 800658c:	680b      	ldr	r3, [r1, #0]
 800658e:	468b      	mov	fp, r1
 8006590:	2500      	movs	r5, #0
 8006592:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006596:	f84b 3b1c 	str.w	r3, [fp], #28
 800659a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800659e:	4680      	mov	r8, r0
 80065a0:	460c      	mov	r4, r1
 80065a2:	465e      	mov	r6, fp
 80065a4:	46aa      	mov	sl, r5
 80065a6:	46a9      	mov	r9, r5
 80065a8:	9501      	str	r5, [sp, #4]
 80065aa:	68a2      	ldr	r2, [r4, #8]
 80065ac:	b152      	cbz	r2, 80065c4 <_scanf_float+0x60>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	2b4e      	cmp	r3, #78	; 0x4e
 80065b4:	d864      	bhi.n	8006680 <_scanf_float+0x11c>
 80065b6:	2b40      	cmp	r3, #64	; 0x40
 80065b8:	d83c      	bhi.n	8006634 <_scanf_float+0xd0>
 80065ba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80065be:	b2c8      	uxtb	r0, r1
 80065c0:	280e      	cmp	r0, #14
 80065c2:	d93a      	bls.n	800663a <_scanf_float+0xd6>
 80065c4:	f1b9 0f00 	cmp.w	r9, #0
 80065c8:	d003      	beq.n	80065d2 <_scanf_float+0x6e>
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065d6:	f1ba 0f01 	cmp.w	sl, #1
 80065da:	f200 8113 	bhi.w	8006804 <_scanf_float+0x2a0>
 80065de:	455e      	cmp	r6, fp
 80065e0:	f200 8105 	bhi.w	80067ee <_scanf_float+0x28a>
 80065e4:	2501      	movs	r5, #1
 80065e6:	4628      	mov	r0, r5
 80065e8:	b007      	add	sp, #28
 80065ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80065f2:	2a0d      	cmp	r2, #13
 80065f4:	d8e6      	bhi.n	80065c4 <_scanf_float+0x60>
 80065f6:	a101      	add	r1, pc, #4	; (adr r1, 80065fc <_scanf_float+0x98>)
 80065f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80065fc:	0800673b 	.word	0x0800673b
 8006600:	080065c5 	.word	0x080065c5
 8006604:	080065c5 	.word	0x080065c5
 8006608:	080065c5 	.word	0x080065c5
 800660c:	0800679b 	.word	0x0800679b
 8006610:	08006773 	.word	0x08006773
 8006614:	080065c5 	.word	0x080065c5
 8006618:	080065c5 	.word	0x080065c5
 800661c:	08006749 	.word	0x08006749
 8006620:	080065c5 	.word	0x080065c5
 8006624:	080065c5 	.word	0x080065c5
 8006628:	080065c5 	.word	0x080065c5
 800662c:	080065c5 	.word	0x080065c5
 8006630:	08006701 	.word	0x08006701
 8006634:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006638:	e7db      	b.n	80065f2 <_scanf_float+0x8e>
 800663a:	290e      	cmp	r1, #14
 800663c:	d8c2      	bhi.n	80065c4 <_scanf_float+0x60>
 800663e:	a001      	add	r0, pc, #4	; (adr r0, 8006644 <_scanf_float+0xe0>)
 8006640:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006644:	080066f3 	.word	0x080066f3
 8006648:	080065c5 	.word	0x080065c5
 800664c:	080066f3 	.word	0x080066f3
 8006650:	08006787 	.word	0x08006787
 8006654:	080065c5 	.word	0x080065c5
 8006658:	080066a1 	.word	0x080066a1
 800665c:	080066dd 	.word	0x080066dd
 8006660:	080066dd 	.word	0x080066dd
 8006664:	080066dd 	.word	0x080066dd
 8006668:	080066dd 	.word	0x080066dd
 800666c:	080066dd 	.word	0x080066dd
 8006670:	080066dd 	.word	0x080066dd
 8006674:	080066dd 	.word	0x080066dd
 8006678:	080066dd 	.word	0x080066dd
 800667c:	080066dd 	.word	0x080066dd
 8006680:	2b6e      	cmp	r3, #110	; 0x6e
 8006682:	d809      	bhi.n	8006698 <_scanf_float+0x134>
 8006684:	2b60      	cmp	r3, #96	; 0x60
 8006686:	d8b2      	bhi.n	80065ee <_scanf_float+0x8a>
 8006688:	2b54      	cmp	r3, #84	; 0x54
 800668a:	d077      	beq.n	800677c <_scanf_float+0x218>
 800668c:	2b59      	cmp	r3, #89	; 0x59
 800668e:	d199      	bne.n	80065c4 <_scanf_float+0x60>
 8006690:	2d07      	cmp	r5, #7
 8006692:	d197      	bne.n	80065c4 <_scanf_float+0x60>
 8006694:	2508      	movs	r5, #8
 8006696:	e029      	b.n	80066ec <_scanf_float+0x188>
 8006698:	2b74      	cmp	r3, #116	; 0x74
 800669a:	d06f      	beq.n	800677c <_scanf_float+0x218>
 800669c:	2b79      	cmp	r3, #121	; 0x79
 800669e:	e7f6      	b.n	800668e <_scanf_float+0x12a>
 80066a0:	6821      	ldr	r1, [r4, #0]
 80066a2:	05c8      	lsls	r0, r1, #23
 80066a4:	d51a      	bpl.n	80066dc <_scanf_float+0x178>
 80066a6:	9b02      	ldr	r3, [sp, #8]
 80066a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80066ac:	6021      	str	r1, [r4, #0]
 80066ae:	f109 0901 	add.w	r9, r9, #1
 80066b2:	b11b      	cbz	r3, 80066bc <_scanf_float+0x158>
 80066b4:	3b01      	subs	r3, #1
 80066b6:	3201      	adds	r2, #1
 80066b8:	9302      	str	r3, [sp, #8]
 80066ba:	60a2      	str	r2, [r4, #8]
 80066bc:	68a3      	ldr	r3, [r4, #8]
 80066be:	3b01      	subs	r3, #1
 80066c0:	60a3      	str	r3, [r4, #8]
 80066c2:	6923      	ldr	r3, [r4, #16]
 80066c4:	3301      	adds	r3, #1
 80066c6:	6123      	str	r3, [r4, #16]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	607b      	str	r3, [r7, #4]
 80066d0:	f340 8084 	ble.w	80067dc <_scanf_float+0x278>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	3301      	adds	r3, #1
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	e766      	b.n	80065aa <_scanf_float+0x46>
 80066dc:	eb1a 0f05 	cmn.w	sl, r5
 80066e0:	f47f af70 	bne.w	80065c4 <_scanf_float+0x60>
 80066e4:	6822      	ldr	r2, [r4, #0]
 80066e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80066ea:	6022      	str	r2, [r4, #0]
 80066ec:	f806 3b01 	strb.w	r3, [r6], #1
 80066f0:	e7e4      	b.n	80066bc <_scanf_float+0x158>
 80066f2:	6822      	ldr	r2, [r4, #0]
 80066f4:	0610      	lsls	r0, r2, #24
 80066f6:	f57f af65 	bpl.w	80065c4 <_scanf_float+0x60>
 80066fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066fe:	e7f4      	b.n	80066ea <_scanf_float+0x186>
 8006700:	f1ba 0f00 	cmp.w	sl, #0
 8006704:	d10e      	bne.n	8006724 <_scanf_float+0x1c0>
 8006706:	f1b9 0f00 	cmp.w	r9, #0
 800670a:	d10e      	bne.n	800672a <_scanf_float+0x1c6>
 800670c:	6822      	ldr	r2, [r4, #0]
 800670e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006712:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006716:	d108      	bne.n	800672a <_scanf_float+0x1c6>
 8006718:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800671c:	6022      	str	r2, [r4, #0]
 800671e:	f04f 0a01 	mov.w	sl, #1
 8006722:	e7e3      	b.n	80066ec <_scanf_float+0x188>
 8006724:	f1ba 0f02 	cmp.w	sl, #2
 8006728:	d055      	beq.n	80067d6 <_scanf_float+0x272>
 800672a:	2d01      	cmp	r5, #1
 800672c:	d002      	beq.n	8006734 <_scanf_float+0x1d0>
 800672e:	2d04      	cmp	r5, #4
 8006730:	f47f af48 	bne.w	80065c4 <_scanf_float+0x60>
 8006734:	3501      	adds	r5, #1
 8006736:	b2ed      	uxtb	r5, r5
 8006738:	e7d8      	b.n	80066ec <_scanf_float+0x188>
 800673a:	f1ba 0f01 	cmp.w	sl, #1
 800673e:	f47f af41 	bne.w	80065c4 <_scanf_float+0x60>
 8006742:	f04f 0a02 	mov.w	sl, #2
 8006746:	e7d1      	b.n	80066ec <_scanf_float+0x188>
 8006748:	b97d      	cbnz	r5, 800676a <_scanf_float+0x206>
 800674a:	f1b9 0f00 	cmp.w	r9, #0
 800674e:	f47f af3c 	bne.w	80065ca <_scanf_float+0x66>
 8006752:	6822      	ldr	r2, [r4, #0]
 8006754:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006758:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800675c:	f47f af39 	bne.w	80065d2 <_scanf_float+0x6e>
 8006760:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006764:	6022      	str	r2, [r4, #0]
 8006766:	2501      	movs	r5, #1
 8006768:	e7c0      	b.n	80066ec <_scanf_float+0x188>
 800676a:	2d03      	cmp	r5, #3
 800676c:	d0e2      	beq.n	8006734 <_scanf_float+0x1d0>
 800676e:	2d05      	cmp	r5, #5
 8006770:	e7de      	b.n	8006730 <_scanf_float+0x1cc>
 8006772:	2d02      	cmp	r5, #2
 8006774:	f47f af26 	bne.w	80065c4 <_scanf_float+0x60>
 8006778:	2503      	movs	r5, #3
 800677a:	e7b7      	b.n	80066ec <_scanf_float+0x188>
 800677c:	2d06      	cmp	r5, #6
 800677e:	f47f af21 	bne.w	80065c4 <_scanf_float+0x60>
 8006782:	2507      	movs	r5, #7
 8006784:	e7b2      	b.n	80066ec <_scanf_float+0x188>
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	0591      	lsls	r1, r2, #22
 800678a:	f57f af1b 	bpl.w	80065c4 <_scanf_float+0x60>
 800678e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006792:	6022      	str	r2, [r4, #0]
 8006794:	f8cd 9004 	str.w	r9, [sp, #4]
 8006798:	e7a8      	b.n	80066ec <_scanf_float+0x188>
 800679a:	6822      	ldr	r2, [r4, #0]
 800679c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80067a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80067a4:	d006      	beq.n	80067b4 <_scanf_float+0x250>
 80067a6:	0550      	lsls	r0, r2, #21
 80067a8:	f57f af0c 	bpl.w	80065c4 <_scanf_float+0x60>
 80067ac:	f1b9 0f00 	cmp.w	r9, #0
 80067b0:	f43f af0f 	beq.w	80065d2 <_scanf_float+0x6e>
 80067b4:	0591      	lsls	r1, r2, #22
 80067b6:	bf58      	it	pl
 80067b8:	9901      	ldrpl	r1, [sp, #4]
 80067ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067be:	bf58      	it	pl
 80067c0:	eba9 0101 	subpl.w	r1, r9, r1
 80067c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80067c8:	bf58      	it	pl
 80067ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80067ce:	6022      	str	r2, [r4, #0]
 80067d0:	f04f 0900 	mov.w	r9, #0
 80067d4:	e78a      	b.n	80066ec <_scanf_float+0x188>
 80067d6:	f04f 0a03 	mov.w	sl, #3
 80067da:	e787      	b.n	80066ec <_scanf_float+0x188>
 80067dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80067e0:	4639      	mov	r1, r7
 80067e2:	4640      	mov	r0, r8
 80067e4:	4798      	blx	r3
 80067e6:	2800      	cmp	r0, #0
 80067e8:	f43f aedf 	beq.w	80065aa <_scanf_float+0x46>
 80067ec:	e6ea      	b.n	80065c4 <_scanf_float+0x60>
 80067ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067f6:	463a      	mov	r2, r7
 80067f8:	4640      	mov	r0, r8
 80067fa:	4798      	blx	r3
 80067fc:	6923      	ldr	r3, [r4, #16]
 80067fe:	3b01      	subs	r3, #1
 8006800:	6123      	str	r3, [r4, #16]
 8006802:	e6ec      	b.n	80065de <_scanf_float+0x7a>
 8006804:	1e6b      	subs	r3, r5, #1
 8006806:	2b06      	cmp	r3, #6
 8006808:	d825      	bhi.n	8006856 <_scanf_float+0x2f2>
 800680a:	2d02      	cmp	r5, #2
 800680c:	d836      	bhi.n	800687c <_scanf_float+0x318>
 800680e:	455e      	cmp	r6, fp
 8006810:	f67f aee8 	bls.w	80065e4 <_scanf_float+0x80>
 8006814:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006818:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800681c:	463a      	mov	r2, r7
 800681e:	4640      	mov	r0, r8
 8006820:	4798      	blx	r3
 8006822:	6923      	ldr	r3, [r4, #16]
 8006824:	3b01      	subs	r3, #1
 8006826:	6123      	str	r3, [r4, #16]
 8006828:	e7f1      	b.n	800680e <_scanf_float+0x2aa>
 800682a:	9802      	ldr	r0, [sp, #8]
 800682c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006830:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006834:	9002      	str	r0, [sp, #8]
 8006836:	463a      	mov	r2, r7
 8006838:	4640      	mov	r0, r8
 800683a:	4798      	blx	r3
 800683c:	6923      	ldr	r3, [r4, #16]
 800683e:	3b01      	subs	r3, #1
 8006840:	6123      	str	r3, [r4, #16]
 8006842:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006846:	fa5f fa8a 	uxtb.w	sl, sl
 800684a:	f1ba 0f02 	cmp.w	sl, #2
 800684e:	d1ec      	bne.n	800682a <_scanf_float+0x2c6>
 8006850:	3d03      	subs	r5, #3
 8006852:	b2ed      	uxtb	r5, r5
 8006854:	1b76      	subs	r6, r6, r5
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	05da      	lsls	r2, r3, #23
 800685a:	d52f      	bpl.n	80068bc <_scanf_float+0x358>
 800685c:	055b      	lsls	r3, r3, #21
 800685e:	d510      	bpl.n	8006882 <_scanf_float+0x31e>
 8006860:	455e      	cmp	r6, fp
 8006862:	f67f aebf 	bls.w	80065e4 <_scanf_float+0x80>
 8006866:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800686a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800686e:	463a      	mov	r2, r7
 8006870:	4640      	mov	r0, r8
 8006872:	4798      	blx	r3
 8006874:	6923      	ldr	r3, [r4, #16]
 8006876:	3b01      	subs	r3, #1
 8006878:	6123      	str	r3, [r4, #16]
 800687a:	e7f1      	b.n	8006860 <_scanf_float+0x2fc>
 800687c:	46aa      	mov	sl, r5
 800687e:	9602      	str	r6, [sp, #8]
 8006880:	e7df      	b.n	8006842 <_scanf_float+0x2de>
 8006882:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006886:	6923      	ldr	r3, [r4, #16]
 8006888:	2965      	cmp	r1, #101	; 0x65
 800688a:	f103 33ff 	add.w	r3, r3, #4294967295
 800688e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006892:	6123      	str	r3, [r4, #16]
 8006894:	d00c      	beq.n	80068b0 <_scanf_float+0x34c>
 8006896:	2945      	cmp	r1, #69	; 0x45
 8006898:	d00a      	beq.n	80068b0 <_scanf_float+0x34c>
 800689a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800689e:	463a      	mov	r2, r7
 80068a0:	4640      	mov	r0, r8
 80068a2:	4798      	blx	r3
 80068a4:	6923      	ldr	r3, [r4, #16]
 80068a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	1eb5      	subs	r5, r6, #2
 80068ae:	6123      	str	r3, [r4, #16]
 80068b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068b4:	463a      	mov	r2, r7
 80068b6:	4640      	mov	r0, r8
 80068b8:	4798      	blx	r3
 80068ba:	462e      	mov	r6, r5
 80068bc:	6825      	ldr	r5, [r4, #0]
 80068be:	f015 0510 	ands.w	r5, r5, #16
 80068c2:	d158      	bne.n	8006976 <_scanf_float+0x412>
 80068c4:	7035      	strb	r5, [r6, #0]
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80068cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068d0:	d11c      	bne.n	800690c <_scanf_float+0x3a8>
 80068d2:	9b01      	ldr	r3, [sp, #4]
 80068d4:	454b      	cmp	r3, r9
 80068d6:	eba3 0209 	sub.w	r2, r3, r9
 80068da:	d124      	bne.n	8006926 <_scanf_float+0x3c2>
 80068dc:	2200      	movs	r2, #0
 80068de:	4659      	mov	r1, fp
 80068e0:	4640      	mov	r0, r8
 80068e2:	f000 fe9b 	bl	800761c <_strtod_r>
 80068e6:	9b03      	ldr	r3, [sp, #12]
 80068e8:	6821      	ldr	r1, [r4, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f011 0f02 	tst.w	r1, #2
 80068f0:	ec57 6b10 	vmov	r6, r7, d0
 80068f4:	f103 0204 	add.w	r2, r3, #4
 80068f8:	d020      	beq.n	800693c <_scanf_float+0x3d8>
 80068fa:	9903      	ldr	r1, [sp, #12]
 80068fc:	600a      	str	r2, [r1, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	e9c3 6700 	strd	r6, r7, [r3]
 8006904:	68e3      	ldr	r3, [r4, #12]
 8006906:	3301      	adds	r3, #1
 8006908:	60e3      	str	r3, [r4, #12]
 800690a:	e66c      	b.n	80065e6 <_scanf_float+0x82>
 800690c:	9b04      	ldr	r3, [sp, #16]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0e4      	beq.n	80068dc <_scanf_float+0x378>
 8006912:	9905      	ldr	r1, [sp, #20]
 8006914:	230a      	movs	r3, #10
 8006916:	462a      	mov	r2, r5
 8006918:	3101      	adds	r1, #1
 800691a:	4640      	mov	r0, r8
 800691c:	f000 ff08 	bl	8007730 <_strtol_r>
 8006920:	9b04      	ldr	r3, [sp, #16]
 8006922:	9e05      	ldr	r6, [sp, #20]
 8006924:	1ac2      	subs	r2, r0, r3
 8006926:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800692a:	429e      	cmp	r6, r3
 800692c:	bf28      	it	cs
 800692e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006932:	4912      	ldr	r1, [pc, #72]	; (800697c <_scanf_float+0x418>)
 8006934:	4630      	mov	r0, r6
 8006936:	f000 f82b 	bl	8006990 <siprintf>
 800693a:	e7cf      	b.n	80068dc <_scanf_float+0x378>
 800693c:	f011 0f04 	tst.w	r1, #4
 8006940:	9903      	ldr	r1, [sp, #12]
 8006942:	600a      	str	r2, [r1, #0]
 8006944:	d1db      	bne.n	80068fe <_scanf_float+0x39a>
 8006946:	f8d3 8000 	ldr.w	r8, [r3]
 800694a:	ee10 2a10 	vmov	r2, s0
 800694e:	ee10 0a10 	vmov	r0, s0
 8006952:	463b      	mov	r3, r7
 8006954:	4639      	mov	r1, r7
 8006956:	f7fa f8f9 	bl	8000b4c <__aeabi_dcmpun>
 800695a:	b128      	cbz	r0, 8006968 <_scanf_float+0x404>
 800695c:	4808      	ldr	r0, [pc, #32]	; (8006980 <_scanf_float+0x41c>)
 800695e:	f000 f811 	bl	8006984 <nanf>
 8006962:	ed88 0a00 	vstr	s0, [r8]
 8006966:	e7cd      	b.n	8006904 <_scanf_float+0x3a0>
 8006968:	4630      	mov	r0, r6
 800696a:	4639      	mov	r1, r7
 800696c:	f7fa f94c 	bl	8000c08 <__aeabi_d2f>
 8006970:	f8c8 0000 	str.w	r0, [r8]
 8006974:	e7c6      	b.n	8006904 <_scanf_float+0x3a0>
 8006976:	2500      	movs	r5, #0
 8006978:	e635      	b.n	80065e6 <_scanf_float+0x82>
 800697a:	bf00      	nop
 800697c:	0800a698 	.word	0x0800a698
 8006980:	0800aab0 	.word	0x0800aab0

08006984 <nanf>:
 8006984:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800698c <nanf+0x8>
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	7fc00000 	.word	0x7fc00000

08006990 <siprintf>:
 8006990:	b40e      	push	{r1, r2, r3}
 8006992:	b500      	push	{lr}
 8006994:	b09c      	sub	sp, #112	; 0x70
 8006996:	ab1d      	add	r3, sp, #116	; 0x74
 8006998:	9002      	str	r0, [sp, #8]
 800699a:	9006      	str	r0, [sp, #24]
 800699c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069a0:	4809      	ldr	r0, [pc, #36]	; (80069c8 <siprintf+0x38>)
 80069a2:	9107      	str	r1, [sp, #28]
 80069a4:	9104      	str	r1, [sp, #16]
 80069a6:	4909      	ldr	r1, [pc, #36]	; (80069cc <siprintf+0x3c>)
 80069a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ac:	9105      	str	r1, [sp, #20]
 80069ae:	6800      	ldr	r0, [r0, #0]
 80069b0:	9301      	str	r3, [sp, #4]
 80069b2:	a902      	add	r1, sp, #8
 80069b4:	f002 fec4 	bl	8009740 <_svfiprintf_r>
 80069b8:	9b02      	ldr	r3, [sp, #8]
 80069ba:	2200      	movs	r2, #0
 80069bc:	701a      	strb	r2, [r3, #0]
 80069be:	b01c      	add	sp, #112	; 0x70
 80069c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80069c4:	b003      	add	sp, #12
 80069c6:	4770      	bx	lr
 80069c8:	20000fb0 	.word	0x20000fb0
 80069cc:	ffff0208 	.word	0xffff0208

080069d0 <sulp>:
 80069d0:	b570      	push	{r4, r5, r6, lr}
 80069d2:	4604      	mov	r4, r0
 80069d4:	460d      	mov	r5, r1
 80069d6:	ec45 4b10 	vmov	d0, r4, r5
 80069da:	4616      	mov	r6, r2
 80069dc:	f002 fc4c 	bl	8009278 <__ulp>
 80069e0:	ec51 0b10 	vmov	r0, r1, d0
 80069e4:	b17e      	cbz	r6, 8006a06 <sulp+0x36>
 80069e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80069ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	dd09      	ble.n	8006a06 <sulp+0x36>
 80069f2:	051b      	lsls	r3, r3, #20
 80069f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80069f8:	2400      	movs	r4, #0
 80069fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80069fe:	4622      	mov	r2, r4
 8006a00:	462b      	mov	r3, r5
 8006a02:	f7f9 fe09 	bl	8000618 <__aeabi_dmul>
 8006a06:	bd70      	pop	{r4, r5, r6, pc}

08006a08 <_strtod_l>:
 8006a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	b0a3      	sub	sp, #140	; 0x8c
 8006a0e:	461f      	mov	r7, r3
 8006a10:	2300      	movs	r3, #0
 8006a12:	931e      	str	r3, [sp, #120]	; 0x78
 8006a14:	4ba4      	ldr	r3, [pc, #656]	; (8006ca8 <_strtod_l+0x2a0>)
 8006a16:	9219      	str	r2, [sp, #100]	; 0x64
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	9307      	str	r3, [sp, #28]
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	4618      	mov	r0, r3
 8006a20:	4688      	mov	r8, r1
 8006a22:	f7f9 fbdf 	bl	80001e4 <strlen>
 8006a26:	f04f 0a00 	mov.w	sl, #0
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	f04f 0b00 	mov.w	fp, #0
 8006a30:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006a34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a36:	781a      	ldrb	r2, [r3, #0]
 8006a38:	2a2b      	cmp	r2, #43	; 0x2b
 8006a3a:	d04c      	beq.n	8006ad6 <_strtod_l+0xce>
 8006a3c:	d839      	bhi.n	8006ab2 <_strtod_l+0xaa>
 8006a3e:	2a0d      	cmp	r2, #13
 8006a40:	d832      	bhi.n	8006aa8 <_strtod_l+0xa0>
 8006a42:	2a08      	cmp	r2, #8
 8006a44:	d832      	bhi.n	8006aac <_strtod_l+0xa4>
 8006a46:	2a00      	cmp	r2, #0
 8006a48:	d03c      	beq.n	8006ac4 <_strtod_l+0xbc>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	930e      	str	r3, [sp, #56]	; 0x38
 8006a4e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006a50:	7833      	ldrb	r3, [r6, #0]
 8006a52:	2b30      	cmp	r3, #48	; 0x30
 8006a54:	f040 80b4 	bne.w	8006bc0 <_strtod_l+0x1b8>
 8006a58:	7873      	ldrb	r3, [r6, #1]
 8006a5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006a5e:	2b58      	cmp	r3, #88	; 0x58
 8006a60:	d16c      	bne.n	8006b3c <_strtod_l+0x134>
 8006a62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a64:	9301      	str	r3, [sp, #4]
 8006a66:	ab1e      	add	r3, sp, #120	; 0x78
 8006a68:	9702      	str	r7, [sp, #8]
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	4a8f      	ldr	r2, [pc, #572]	; (8006cac <_strtod_l+0x2a4>)
 8006a6e:	ab1f      	add	r3, sp, #124	; 0x7c
 8006a70:	a91d      	add	r1, sp, #116	; 0x74
 8006a72:	4620      	mov	r0, r4
 8006a74:	f001 fd60 	bl	8008538 <__gethex>
 8006a78:	f010 0707 	ands.w	r7, r0, #7
 8006a7c:	4605      	mov	r5, r0
 8006a7e:	d005      	beq.n	8006a8c <_strtod_l+0x84>
 8006a80:	2f06      	cmp	r7, #6
 8006a82:	d12a      	bne.n	8006ada <_strtod_l+0xd2>
 8006a84:	3601      	adds	r6, #1
 8006a86:	2300      	movs	r3, #0
 8006a88:	961d      	str	r6, [sp, #116]	; 0x74
 8006a8a:	930e      	str	r3, [sp, #56]	; 0x38
 8006a8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f040 8596 	bne.w	80075c0 <_strtod_l+0xbb8>
 8006a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a96:	b1db      	cbz	r3, 8006ad0 <_strtod_l+0xc8>
 8006a98:	4652      	mov	r2, sl
 8006a9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006a9e:	ec43 2b10 	vmov	d0, r2, r3
 8006aa2:	b023      	add	sp, #140	; 0x8c
 8006aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa8:	2a20      	cmp	r2, #32
 8006aaa:	d1ce      	bne.n	8006a4a <_strtod_l+0x42>
 8006aac:	3301      	adds	r3, #1
 8006aae:	931d      	str	r3, [sp, #116]	; 0x74
 8006ab0:	e7c0      	b.n	8006a34 <_strtod_l+0x2c>
 8006ab2:	2a2d      	cmp	r2, #45	; 0x2d
 8006ab4:	d1c9      	bne.n	8006a4a <_strtod_l+0x42>
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	920e      	str	r2, [sp, #56]	; 0x38
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	921d      	str	r2, [sp, #116]	; 0x74
 8006abe:	785b      	ldrb	r3, [r3, #1]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1c4      	bne.n	8006a4e <_strtod_l+0x46>
 8006ac4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ac6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	f040 8576 	bne.w	80075bc <_strtod_l+0xbb4>
 8006ad0:	4652      	mov	r2, sl
 8006ad2:	465b      	mov	r3, fp
 8006ad4:	e7e3      	b.n	8006a9e <_strtod_l+0x96>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	e7ee      	b.n	8006ab8 <_strtod_l+0xb0>
 8006ada:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006adc:	b13a      	cbz	r2, 8006aee <_strtod_l+0xe6>
 8006ade:	2135      	movs	r1, #53	; 0x35
 8006ae0:	a820      	add	r0, sp, #128	; 0x80
 8006ae2:	f002 fcd4 	bl	800948e <__copybits>
 8006ae6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f002 f899 	bl	8008c20 <_Bfree>
 8006aee:	3f01      	subs	r7, #1
 8006af0:	2f05      	cmp	r7, #5
 8006af2:	d807      	bhi.n	8006b04 <_strtod_l+0xfc>
 8006af4:	e8df f007 	tbb	[pc, r7]
 8006af8:	1d180b0e 	.word	0x1d180b0e
 8006afc:	030e      	.short	0x030e
 8006afe:	f04f 0b00 	mov.w	fp, #0
 8006b02:	46da      	mov	sl, fp
 8006b04:	0728      	lsls	r0, r5, #28
 8006b06:	d5c1      	bpl.n	8006a8c <_strtod_l+0x84>
 8006b08:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b0c:	e7be      	b.n	8006a8c <_strtod_l+0x84>
 8006b0e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006b12:	e7f7      	b.n	8006b04 <_strtod_l+0xfc>
 8006b14:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006b18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006b1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b26:	e7ed      	b.n	8006b04 <_strtod_l+0xfc>
 8006b28:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006cb0 <_strtod_l+0x2a8>
 8006b2c:	f04f 0a00 	mov.w	sl, #0
 8006b30:	e7e8      	b.n	8006b04 <_strtod_l+0xfc>
 8006b32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b36:	f04f 3aff 	mov.w	sl, #4294967295
 8006b3a:	e7e3      	b.n	8006b04 <_strtod_l+0xfc>
 8006b3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	921d      	str	r2, [sp, #116]	; 0x74
 8006b42:	785b      	ldrb	r3, [r3, #1]
 8006b44:	2b30      	cmp	r3, #48	; 0x30
 8006b46:	d0f9      	beq.n	8006b3c <_strtod_l+0x134>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d09f      	beq.n	8006a8c <_strtod_l+0x84>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	f04f 0900 	mov.w	r9, #0
 8006b52:	9304      	str	r3, [sp, #16]
 8006b54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b56:	930a      	str	r3, [sp, #40]	; 0x28
 8006b58:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006b5c:	464f      	mov	r7, r9
 8006b5e:	220a      	movs	r2, #10
 8006b60:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006b62:	7806      	ldrb	r6, [r0, #0]
 8006b64:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006b68:	b2d9      	uxtb	r1, r3
 8006b6a:	2909      	cmp	r1, #9
 8006b6c:	d92a      	bls.n	8006bc4 <_strtod_l+0x1bc>
 8006b6e:	9907      	ldr	r1, [sp, #28]
 8006b70:	462a      	mov	r2, r5
 8006b72:	f002 fefd 	bl	8009970 <strncmp>
 8006b76:	b398      	cbz	r0, 8006be0 <_strtod_l+0x1d8>
 8006b78:	2000      	movs	r0, #0
 8006b7a:	4633      	mov	r3, r6
 8006b7c:	463d      	mov	r5, r7
 8006b7e:	9007      	str	r0, [sp, #28]
 8006b80:	4602      	mov	r2, r0
 8006b82:	2b65      	cmp	r3, #101	; 0x65
 8006b84:	d001      	beq.n	8006b8a <_strtod_l+0x182>
 8006b86:	2b45      	cmp	r3, #69	; 0x45
 8006b88:	d118      	bne.n	8006bbc <_strtod_l+0x1b4>
 8006b8a:	b91d      	cbnz	r5, 8006b94 <_strtod_l+0x18c>
 8006b8c:	9b04      	ldr	r3, [sp, #16]
 8006b8e:	4303      	orrs	r3, r0
 8006b90:	d098      	beq.n	8006ac4 <_strtod_l+0xbc>
 8006b92:	2500      	movs	r5, #0
 8006b94:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006b98:	f108 0301 	add.w	r3, r8, #1
 8006b9c:	931d      	str	r3, [sp, #116]	; 0x74
 8006b9e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006ba2:	2b2b      	cmp	r3, #43	; 0x2b
 8006ba4:	d075      	beq.n	8006c92 <_strtod_l+0x28a>
 8006ba6:	2b2d      	cmp	r3, #45	; 0x2d
 8006ba8:	d07b      	beq.n	8006ca2 <_strtod_l+0x29a>
 8006baa:	f04f 0c00 	mov.w	ip, #0
 8006bae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006bb2:	2909      	cmp	r1, #9
 8006bb4:	f240 8082 	bls.w	8006cbc <_strtod_l+0x2b4>
 8006bb8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006bbc:	2600      	movs	r6, #0
 8006bbe:	e09d      	b.n	8006cfc <_strtod_l+0x2f4>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	e7c4      	b.n	8006b4e <_strtod_l+0x146>
 8006bc4:	2f08      	cmp	r7, #8
 8006bc6:	bfd8      	it	le
 8006bc8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006bca:	f100 0001 	add.w	r0, r0, #1
 8006bce:	bfda      	itte	le
 8006bd0:	fb02 3301 	mlale	r3, r2, r1, r3
 8006bd4:	9309      	strle	r3, [sp, #36]	; 0x24
 8006bd6:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006bda:	3701      	adds	r7, #1
 8006bdc:	901d      	str	r0, [sp, #116]	; 0x74
 8006bde:	e7bf      	b.n	8006b60 <_strtod_l+0x158>
 8006be0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006be2:	195a      	adds	r2, r3, r5
 8006be4:	921d      	str	r2, [sp, #116]	; 0x74
 8006be6:	5d5b      	ldrb	r3, [r3, r5]
 8006be8:	2f00      	cmp	r7, #0
 8006bea:	d037      	beq.n	8006c5c <_strtod_l+0x254>
 8006bec:	9007      	str	r0, [sp, #28]
 8006bee:	463d      	mov	r5, r7
 8006bf0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006bf4:	2a09      	cmp	r2, #9
 8006bf6:	d912      	bls.n	8006c1e <_strtod_l+0x216>
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	e7c2      	b.n	8006b82 <_strtod_l+0x17a>
 8006bfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	921d      	str	r2, [sp, #116]	; 0x74
 8006c02:	785b      	ldrb	r3, [r3, #1]
 8006c04:	3001      	adds	r0, #1
 8006c06:	2b30      	cmp	r3, #48	; 0x30
 8006c08:	d0f8      	beq.n	8006bfc <_strtod_l+0x1f4>
 8006c0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006c0e:	2a08      	cmp	r2, #8
 8006c10:	f200 84db 	bhi.w	80075ca <_strtod_l+0xbc2>
 8006c14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c16:	9007      	str	r0, [sp, #28]
 8006c18:	2000      	movs	r0, #0
 8006c1a:	920a      	str	r2, [sp, #40]	; 0x28
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	3b30      	subs	r3, #48	; 0x30
 8006c20:	f100 0201 	add.w	r2, r0, #1
 8006c24:	d014      	beq.n	8006c50 <_strtod_l+0x248>
 8006c26:	9907      	ldr	r1, [sp, #28]
 8006c28:	4411      	add	r1, r2
 8006c2a:	9107      	str	r1, [sp, #28]
 8006c2c:	462a      	mov	r2, r5
 8006c2e:	eb00 0e05 	add.w	lr, r0, r5
 8006c32:	210a      	movs	r1, #10
 8006c34:	4572      	cmp	r2, lr
 8006c36:	d113      	bne.n	8006c60 <_strtod_l+0x258>
 8006c38:	182a      	adds	r2, r5, r0
 8006c3a:	2a08      	cmp	r2, #8
 8006c3c:	f105 0501 	add.w	r5, r5, #1
 8006c40:	4405      	add	r5, r0
 8006c42:	dc1c      	bgt.n	8006c7e <_strtod_l+0x276>
 8006c44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c46:	220a      	movs	r2, #10
 8006c48:	fb02 3301 	mla	r3, r2, r1, r3
 8006c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4e:	2200      	movs	r2, #0
 8006c50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c52:	1c59      	adds	r1, r3, #1
 8006c54:	911d      	str	r1, [sp, #116]	; 0x74
 8006c56:	785b      	ldrb	r3, [r3, #1]
 8006c58:	4610      	mov	r0, r2
 8006c5a:	e7c9      	b.n	8006bf0 <_strtod_l+0x1e8>
 8006c5c:	4638      	mov	r0, r7
 8006c5e:	e7d2      	b.n	8006c06 <_strtod_l+0x1fe>
 8006c60:	2a08      	cmp	r2, #8
 8006c62:	dc04      	bgt.n	8006c6e <_strtod_l+0x266>
 8006c64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006c66:	434e      	muls	r6, r1
 8006c68:	9609      	str	r6, [sp, #36]	; 0x24
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	e7e2      	b.n	8006c34 <_strtod_l+0x22c>
 8006c6e:	f102 0c01 	add.w	ip, r2, #1
 8006c72:	f1bc 0f10 	cmp.w	ip, #16
 8006c76:	bfd8      	it	le
 8006c78:	fb01 f909 	mulle.w	r9, r1, r9
 8006c7c:	e7f5      	b.n	8006c6a <_strtod_l+0x262>
 8006c7e:	2d10      	cmp	r5, #16
 8006c80:	bfdc      	itt	le
 8006c82:	220a      	movle	r2, #10
 8006c84:	fb02 3909 	mlale	r9, r2, r9, r3
 8006c88:	e7e1      	b.n	8006c4e <_strtod_l+0x246>
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	9307      	str	r3, [sp, #28]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	e77c      	b.n	8006b8c <_strtod_l+0x184>
 8006c92:	f04f 0c00 	mov.w	ip, #0
 8006c96:	f108 0302 	add.w	r3, r8, #2
 8006c9a:	931d      	str	r3, [sp, #116]	; 0x74
 8006c9c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006ca0:	e785      	b.n	8006bae <_strtod_l+0x1a6>
 8006ca2:	f04f 0c01 	mov.w	ip, #1
 8006ca6:	e7f6      	b.n	8006c96 <_strtod_l+0x28e>
 8006ca8:	0800a8f0 	.word	0x0800a8f0
 8006cac:	0800a6a0 	.word	0x0800a6a0
 8006cb0:	7ff00000 	.word	0x7ff00000
 8006cb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cb6:	1c59      	adds	r1, r3, #1
 8006cb8:	911d      	str	r1, [sp, #116]	; 0x74
 8006cba:	785b      	ldrb	r3, [r3, #1]
 8006cbc:	2b30      	cmp	r3, #48	; 0x30
 8006cbe:	d0f9      	beq.n	8006cb4 <_strtod_l+0x2ac>
 8006cc0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006cc4:	2908      	cmp	r1, #8
 8006cc6:	f63f af79 	bhi.w	8006bbc <_strtod_l+0x1b4>
 8006cca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006cce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cd0:	9308      	str	r3, [sp, #32]
 8006cd2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cd4:	1c59      	adds	r1, r3, #1
 8006cd6:	911d      	str	r1, [sp, #116]	; 0x74
 8006cd8:	785b      	ldrb	r3, [r3, #1]
 8006cda:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006cde:	2e09      	cmp	r6, #9
 8006ce0:	d937      	bls.n	8006d52 <_strtod_l+0x34a>
 8006ce2:	9e08      	ldr	r6, [sp, #32]
 8006ce4:	1b89      	subs	r1, r1, r6
 8006ce6:	2908      	cmp	r1, #8
 8006ce8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006cec:	dc02      	bgt.n	8006cf4 <_strtod_l+0x2ec>
 8006cee:	4576      	cmp	r6, lr
 8006cf0:	bfa8      	it	ge
 8006cf2:	4676      	movge	r6, lr
 8006cf4:	f1bc 0f00 	cmp.w	ip, #0
 8006cf8:	d000      	beq.n	8006cfc <_strtod_l+0x2f4>
 8006cfa:	4276      	negs	r6, r6
 8006cfc:	2d00      	cmp	r5, #0
 8006cfe:	d14f      	bne.n	8006da0 <_strtod_l+0x398>
 8006d00:	9904      	ldr	r1, [sp, #16]
 8006d02:	4301      	orrs	r1, r0
 8006d04:	f47f aec2 	bne.w	8006a8c <_strtod_l+0x84>
 8006d08:	2a00      	cmp	r2, #0
 8006d0a:	f47f aedb 	bne.w	8006ac4 <_strtod_l+0xbc>
 8006d0e:	2b69      	cmp	r3, #105	; 0x69
 8006d10:	d027      	beq.n	8006d62 <_strtod_l+0x35a>
 8006d12:	dc24      	bgt.n	8006d5e <_strtod_l+0x356>
 8006d14:	2b49      	cmp	r3, #73	; 0x49
 8006d16:	d024      	beq.n	8006d62 <_strtod_l+0x35a>
 8006d18:	2b4e      	cmp	r3, #78	; 0x4e
 8006d1a:	f47f aed3 	bne.w	8006ac4 <_strtod_l+0xbc>
 8006d1e:	499e      	ldr	r1, [pc, #632]	; (8006f98 <_strtod_l+0x590>)
 8006d20:	a81d      	add	r0, sp, #116	; 0x74
 8006d22:	f001 fe61 	bl	80089e8 <__match>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	f43f aecc 	beq.w	8006ac4 <_strtod_l+0xbc>
 8006d2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b28      	cmp	r3, #40	; 0x28
 8006d32:	d12d      	bne.n	8006d90 <_strtod_l+0x388>
 8006d34:	4999      	ldr	r1, [pc, #612]	; (8006f9c <_strtod_l+0x594>)
 8006d36:	aa20      	add	r2, sp, #128	; 0x80
 8006d38:	a81d      	add	r0, sp, #116	; 0x74
 8006d3a:	f001 fe69 	bl	8008a10 <__hexnan>
 8006d3e:	2805      	cmp	r0, #5
 8006d40:	d126      	bne.n	8006d90 <_strtod_l+0x388>
 8006d42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d44:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006d48:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006d4c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006d50:	e69c      	b.n	8006a8c <_strtod_l+0x84>
 8006d52:	210a      	movs	r1, #10
 8006d54:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006d58:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006d5c:	e7b9      	b.n	8006cd2 <_strtod_l+0x2ca>
 8006d5e:	2b6e      	cmp	r3, #110	; 0x6e
 8006d60:	e7db      	b.n	8006d1a <_strtod_l+0x312>
 8006d62:	498f      	ldr	r1, [pc, #572]	; (8006fa0 <_strtod_l+0x598>)
 8006d64:	a81d      	add	r0, sp, #116	; 0x74
 8006d66:	f001 fe3f 	bl	80089e8 <__match>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	f43f aeaa 	beq.w	8006ac4 <_strtod_l+0xbc>
 8006d70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d72:	498c      	ldr	r1, [pc, #560]	; (8006fa4 <_strtod_l+0x59c>)
 8006d74:	3b01      	subs	r3, #1
 8006d76:	a81d      	add	r0, sp, #116	; 0x74
 8006d78:	931d      	str	r3, [sp, #116]	; 0x74
 8006d7a:	f001 fe35 	bl	80089e8 <__match>
 8006d7e:	b910      	cbnz	r0, 8006d86 <_strtod_l+0x37e>
 8006d80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d82:	3301      	adds	r3, #1
 8006d84:	931d      	str	r3, [sp, #116]	; 0x74
 8006d86:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8006fb4 <_strtod_l+0x5ac>
 8006d8a:	f04f 0a00 	mov.w	sl, #0
 8006d8e:	e67d      	b.n	8006a8c <_strtod_l+0x84>
 8006d90:	4885      	ldr	r0, [pc, #532]	; (8006fa8 <_strtod_l+0x5a0>)
 8006d92:	f002 fdd5 	bl	8009940 <nan>
 8006d96:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006d9a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006d9e:	e675      	b.n	8006a8c <_strtod_l+0x84>
 8006da0:	9b07      	ldr	r3, [sp, #28]
 8006da2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006da4:	1af3      	subs	r3, r6, r3
 8006da6:	2f00      	cmp	r7, #0
 8006da8:	bf08      	it	eq
 8006daa:	462f      	moveq	r7, r5
 8006dac:	2d10      	cmp	r5, #16
 8006dae:	9308      	str	r3, [sp, #32]
 8006db0:	46a8      	mov	r8, r5
 8006db2:	bfa8      	it	ge
 8006db4:	f04f 0810 	movge.w	r8, #16
 8006db8:	f7f9 fbb4 	bl	8000524 <__aeabi_ui2d>
 8006dbc:	2d09      	cmp	r5, #9
 8006dbe:	4682      	mov	sl, r0
 8006dc0:	468b      	mov	fp, r1
 8006dc2:	dd13      	ble.n	8006dec <_strtod_l+0x3e4>
 8006dc4:	4b79      	ldr	r3, [pc, #484]	; (8006fac <_strtod_l+0x5a4>)
 8006dc6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006dca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006dce:	f7f9 fc23 	bl	8000618 <__aeabi_dmul>
 8006dd2:	4682      	mov	sl, r0
 8006dd4:	4648      	mov	r0, r9
 8006dd6:	468b      	mov	fp, r1
 8006dd8:	f7f9 fba4 	bl	8000524 <__aeabi_ui2d>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4650      	mov	r0, sl
 8006de2:	4659      	mov	r1, fp
 8006de4:	f7f9 fa62 	bl	80002ac <__adddf3>
 8006de8:	4682      	mov	sl, r0
 8006dea:	468b      	mov	fp, r1
 8006dec:	2d0f      	cmp	r5, #15
 8006dee:	dc38      	bgt.n	8006e62 <_strtod_l+0x45a>
 8006df0:	9b08      	ldr	r3, [sp, #32]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f43f ae4a 	beq.w	8006a8c <_strtod_l+0x84>
 8006df8:	dd24      	ble.n	8006e44 <_strtod_l+0x43c>
 8006dfa:	2b16      	cmp	r3, #22
 8006dfc:	dc0b      	bgt.n	8006e16 <_strtod_l+0x40e>
 8006dfe:	4d6b      	ldr	r5, [pc, #428]	; (8006fac <_strtod_l+0x5a4>)
 8006e00:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006e04:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006e08:	4652      	mov	r2, sl
 8006e0a:	465b      	mov	r3, fp
 8006e0c:	f7f9 fc04 	bl	8000618 <__aeabi_dmul>
 8006e10:	4682      	mov	sl, r0
 8006e12:	468b      	mov	fp, r1
 8006e14:	e63a      	b.n	8006a8c <_strtod_l+0x84>
 8006e16:	9a08      	ldr	r2, [sp, #32]
 8006e18:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	db20      	blt.n	8006e62 <_strtod_l+0x45a>
 8006e20:	4c62      	ldr	r4, [pc, #392]	; (8006fac <_strtod_l+0x5a4>)
 8006e22:	f1c5 050f 	rsb	r5, r5, #15
 8006e26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e2a:	4652      	mov	r2, sl
 8006e2c:	465b      	mov	r3, fp
 8006e2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e32:	f7f9 fbf1 	bl	8000618 <__aeabi_dmul>
 8006e36:	9b08      	ldr	r3, [sp, #32]
 8006e38:	1b5d      	subs	r5, r3, r5
 8006e3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e42:	e7e3      	b.n	8006e0c <_strtod_l+0x404>
 8006e44:	9b08      	ldr	r3, [sp, #32]
 8006e46:	3316      	adds	r3, #22
 8006e48:	db0b      	blt.n	8006e62 <_strtod_l+0x45a>
 8006e4a:	9b07      	ldr	r3, [sp, #28]
 8006e4c:	4a57      	ldr	r2, [pc, #348]	; (8006fac <_strtod_l+0x5a4>)
 8006e4e:	1b9e      	subs	r6, r3, r6
 8006e50:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006e54:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e58:	4650      	mov	r0, sl
 8006e5a:	4659      	mov	r1, fp
 8006e5c:	f7f9 fd06 	bl	800086c <__aeabi_ddiv>
 8006e60:	e7d6      	b.n	8006e10 <_strtod_l+0x408>
 8006e62:	9b08      	ldr	r3, [sp, #32]
 8006e64:	eba5 0808 	sub.w	r8, r5, r8
 8006e68:	4498      	add	r8, r3
 8006e6a:	f1b8 0f00 	cmp.w	r8, #0
 8006e6e:	dd71      	ble.n	8006f54 <_strtod_l+0x54c>
 8006e70:	f018 030f 	ands.w	r3, r8, #15
 8006e74:	d00a      	beq.n	8006e8c <_strtod_l+0x484>
 8006e76:	494d      	ldr	r1, [pc, #308]	; (8006fac <_strtod_l+0x5a4>)
 8006e78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e7c:	4652      	mov	r2, sl
 8006e7e:	465b      	mov	r3, fp
 8006e80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e84:	f7f9 fbc8 	bl	8000618 <__aeabi_dmul>
 8006e88:	4682      	mov	sl, r0
 8006e8a:	468b      	mov	fp, r1
 8006e8c:	f038 080f 	bics.w	r8, r8, #15
 8006e90:	d04d      	beq.n	8006f2e <_strtod_l+0x526>
 8006e92:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006e96:	dd22      	ble.n	8006ede <_strtod_l+0x4d6>
 8006e98:	2500      	movs	r5, #0
 8006e9a:	462e      	mov	r6, r5
 8006e9c:	9509      	str	r5, [sp, #36]	; 0x24
 8006e9e:	9507      	str	r5, [sp, #28]
 8006ea0:	2322      	movs	r3, #34	; 0x22
 8006ea2:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006fb4 <_strtod_l+0x5ac>
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	f04f 0a00 	mov.w	sl, #0
 8006eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f43f adec 	beq.w	8006a8c <_strtod_l+0x84>
 8006eb4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f001 feb2 	bl	8008c20 <_Bfree>
 8006ebc:	9907      	ldr	r1, [sp, #28]
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f001 feae 	bl	8008c20 <_Bfree>
 8006ec4:	4631      	mov	r1, r6
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f001 feaa 	bl	8008c20 <_Bfree>
 8006ecc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f001 fea6 	bl	8008c20 <_Bfree>
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f001 fea2 	bl	8008c20 <_Bfree>
 8006edc:	e5d6      	b.n	8006a8c <_strtod_l+0x84>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006ee4:	4650      	mov	r0, sl
 8006ee6:	4659      	mov	r1, fp
 8006ee8:	4699      	mov	r9, r3
 8006eea:	f1b8 0f01 	cmp.w	r8, #1
 8006eee:	dc21      	bgt.n	8006f34 <_strtod_l+0x52c>
 8006ef0:	b10b      	cbz	r3, 8006ef6 <_strtod_l+0x4ee>
 8006ef2:	4682      	mov	sl, r0
 8006ef4:	468b      	mov	fp, r1
 8006ef6:	4b2e      	ldr	r3, [pc, #184]	; (8006fb0 <_strtod_l+0x5a8>)
 8006ef8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006efc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f00:	4652      	mov	r2, sl
 8006f02:	465b      	mov	r3, fp
 8006f04:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f08:	f7f9 fb86 	bl	8000618 <__aeabi_dmul>
 8006f0c:	4b29      	ldr	r3, [pc, #164]	; (8006fb4 <_strtod_l+0x5ac>)
 8006f0e:	460a      	mov	r2, r1
 8006f10:	400b      	ands	r3, r1
 8006f12:	4929      	ldr	r1, [pc, #164]	; (8006fb8 <_strtod_l+0x5b0>)
 8006f14:	428b      	cmp	r3, r1
 8006f16:	4682      	mov	sl, r0
 8006f18:	d8be      	bhi.n	8006e98 <_strtod_l+0x490>
 8006f1a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f1e:	428b      	cmp	r3, r1
 8006f20:	bf86      	itte	hi
 8006f22:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006fbc <_strtod_l+0x5b4>
 8006f26:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f2a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f2e:	2300      	movs	r3, #0
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	e081      	b.n	8007038 <_strtod_l+0x630>
 8006f34:	f018 0f01 	tst.w	r8, #1
 8006f38:	d007      	beq.n	8006f4a <_strtod_l+0x542>
 8006f3a:	4b1d      	ldr	r3, [pc, #116]	; (8006fb0 <_strtod_l+0x5a8>)
 8006f3c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f44:	f7f9 fb68 	bl	8000618 <__aeabi_dmul>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	f109 0901 	add.w	r9, r9, #1
 8006f4e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f52:	e7ca      	b.n	8006eea <_strtod_l+0x4e2>
 8006f54:	d0eb      	beq.n	8006f2e <_strtod_l+0x526>
 8006f56:	f1c8 0800 	rsb	r8, r8, #0
 8006f5a:	f018 020f 	ands.w	r2, r8, #15
 8006f5e:	d00a      	beq.n	8006f76 <_strtod_l+0x56e>
 8006f60:	4b12      	ldr	r3, [pc, #72]	; (8006fac <_strtod_l+0x5a4>)
 8006f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f66:	4650      	mov	r0, sl
 8006f68:	4659      	mov	r1, fp
 8006f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6e:	f7f9 fc7d 	bl	800086c <__aeabi_ddiv>
 8006f72:	4682      	mov	sl, r0
 8006f74:	468b      	mov	fp, r1
 8006f76:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006f7a:	d0d8      	beq.n	8006f2e <_strtod_l+0x526>
 8006f7c:	f1b8 0f1f 	cmp.w	r8, #31
 8006f80:	dd1e      	ble.n	8006fc0 <_strtod_l+0x5b8>
 8006f82:	2500      	movs	r5, #0
 8006f84:	462e      	mov	r6, r5
 8006f86:	9509      	str	r5, [sp, #36]	; 0x24
 8006f88:	9507      	str	r5, [sp, #28]
 8006f8a:	2322      	movs	r3, #34	; 0x22
 8006f8c:	f04f 0a00 	mov.w	sl, #0
 8006f90:	f04f 0b00 	mov.w	fp, #0
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	e789      	b.n	8006eac <_strtod_l+0x4a4>
 8006f98:	0800a671 	.word	0x0800a671
 8006f9c:	0800a6b4 	.word	0x0800a6b4
 8006fa0:	0800a669 	.word	0x0800a669
 8006fa4:	0800a7f4 	.word	0x0800a7f4
 8006fa8:	0800aab0 	.word	0x0800aab0
 8006fac:	0800a990 	.word	0x0800a990
 8006fb0:	0800a968 	.word	0x0800a968
 8006fb4:	7ff00000 	.word	0x7ff00000
 8006fb8:	7ca00000 	.word	0x7ca00000
 8006fbc:	7fefffff 	.word	0x7fefffff
 8006fc0:	f018 0310 	ands.w	r3, r8, #16
 8006fc4:	bf18      	it	ne
 8006fc6:	236a      	movne	r3, #106	; 0x6a
 8006fc8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007380 <_strtod_l+0x978>
 8006fcc:	9304      	str	r3, [sp, #16]
 8006fce:	4650      	mov	r0, sl
 8006fd0:	4659      	mov	r1, fp
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	f018 0f01 	tst.w	r8, #1
 8006fd8:	d004      	beq.n	8006fe4 <_strtod_l+0x5dc>
 8006fda:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006fde:	f7f9 fb1b 	bl	8000618 <__aeabi_dmul>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006fe8:	f109 0908 	add.w	r9, r9, #8
 8006fec:	d1f2      	bne.n	8006fd4 <_strtod_l+0x5cc>
 8006fee:	b10b      	cbz	r3, 8006ff4 <_strtod_l+0x5ec>
 8006ff0:	4682      	mov	sl, r0
 8006ff2:	468b      	mov	fp, r1
 8006ff4:	9b04      	ldr	r3, [sp, #16]
 8006ff6:	b1bb      	cbz	r3, 8007028 <_strtod_l+0x620>
 8006ff8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006ffc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007000:	2b00      	cmp	r3, #0
 8007002:	4659      	mov	r1, fp
 8007004:	dd10      	ble.n	8007028 <_strtod_l+0x620>
 8007006:	2b1f      	cmp	r3, #31
 8007008:	f340 8128 	ble.w	800725c <_strtod_l+0x854>
 800700c:	2b34      	cmp	r3, #52	; 0x34
 800700e:	bfde      	ittt	le
 8007010:	3b20      	suble	r3, #32
 8007012:	f04f 32ff 	movle.w	r2, #4294967295
 8007016:	fa02 f303 	lslle.w	r3, r2, r3
 800701a:	f04f 0a00 	mov.w	sl, #0
 800701e:	bfcc      	ite	gt
 8007020:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007024:	ea03 0b01 	andle.w	fp, r3, r1
 8007028:	2200      	movs	r2, #0
 800702a:	2300      	movs	r3, #0
 800702c:	4650      	mov	r0, sl
 800702e:	4659      	mov	r1, fp
 8007030:	f7f9 fd5a 	bl	8000ae8 <__aeabi_dcmpeq>
 8007034:	2800      	cmp	r0, #0
 8007036:	d1a4      	bne.n	8006f82 <_strtod_l+0x57a>
 8007038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800703e:	462b      	mov	r3, r5
 8007040:	463a      	mov	r2, r7
 8007042:	4620      	mov	r0, r4
 8007044:	f001 fe58 	bl	8008cf8 <__s2b>
 8007048:	9009      	str	r0, [sp, #36]	; 0x24
 800704a:	2800      	cmp	r0, #0
 800704c:	f43f af24 	beq.w	8006e98 <_strtod_l+0x490>
 8007050:	9b07      	ldr	r3, [sp, #28]
 8007052:	1b9e      	subs	r6, r3, r6
 8007054:	9b08      	ldr	r3, [sp, #32]
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfb4      	ite	lt
 800705a:	4633      	movlt	r3, r6
 800705c:	2300      	movge	r3, #0
 800705e:	9310      	str	r3, [sp, #64]	; 0x40
 8007060:	9b08      	ldr	r3, [sp, #32]
 8007062:	2500      	movs	r5, #0
 8007064:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007068:	9318      	str	r3, [sp, #96]	; 0x60
 800706a:	462e      	mov	r6, r5
 800706c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800706e:	4620      	mov	r0, r4
 8007070:	6859      	ldr	r1, [r3, #4]
 8007072:	f001 fd95 	bl	8008ba0 <_Balloc>
 8007076:	9007      	str	r0, [sp, #28]
 8007078:	2800      	cmp	r0, #0
 800707a:	f43f af11 	beq.w	8006ea0 <_strtod_l+0x498>
 800707e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007080:	691a      	ldr	r2, [r3, #16]
 8007082:	3202      	adds	r2, #2
 8007084:	f103 010c 	add.w	r1, r3, #12
 8007088:	0092      	lsls	r2, r2, #2
 800708a:	300c      	adds	r0, #12
 800708c:	f001 fd7a 	bl	8008b84 <memcpy>
 8007090:	ec4b ab10 	vmov	d0, sl, fp
 8007094:	aa20      	add	r2, sp, #128	; 0x80
 8007096:	a91f      	add	r1, sp, #124	; 0x7c
 8007098:	4620      	mov	r0, r4
 800709a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800709e:	f002 f967 	bl	8009370 <__d2b>
 80070a2:	901e      	str	r0, [sp, #120]	; 0x78
 80070a4:	2800      	cmp	r0, #0
 80070a6:	f43f aefb 	beq.w	8006ea0 <_strtod_l+0x498>
 80070aa:	2101      	movs	r1, #1
 80070ac:	4620      	mov	r0, r4
 80070ae:	f001 febd 	bl	8008e2c <__i2b>
 80070b2:	4606      	mov	r6, r0
 80070b4:	2800      	cmp	r0, #0
 80070b6:	f43f aef3 	beq.w	8006ea0 <_strtod_l+0x498>
 80070ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80070bc:	9904      	ldr	r1, [sp, #16]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bfab      	itete	ge
 80070c2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80070c4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80070c6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80070c8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80070cc:	bfac      	ite	ge
 80070ce:	eb03 0902 	addge.w	r9, r3, r2
 80070d2:	1ad7      	sublt	r7, r2, r3
 80070d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80070d6:	eba3 0801 	sub.w	r8, r3, r1
 80070da:	4490      	add	r8, r2
 80070dc:	4ba3      	ldr	r3, [pc, #652]	; (800736c <_strtod_l+0x964>)
 80070de:	f108 38ff 	add.w	r8, r8, #4294967295
 80070e2:	4598      	cmp	r8, r3
 80070e4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80070e8:	f280 80cc 	bge.w	8007284 <_strtod_l+0x87c>
 80070ec:	eba3 0308 	sub.w	r3, r3, r8
 80070f0:	2b1f      	cmp	r3, #31
 80070f2:	eba2 0203 	sub.w	r2, r2, r3
 80070f6:	f04f 0101 	mov.w	r1, #1
 80070fa:	f300 80b6 	bgt.w	800726a <_strtod_l+0x862>
 80070fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007102:	9311      	str	r3, [sp, #68]	; 0x44
 8007104:	2300      	movs	r3, #0
 8007106:	930c      	str	r3, [sp, #48]	; 0x30
 8007108:	eb09 0802 	add.w	r8, r9, r2
 800710c:	9b04      	ldr	r3, [sp, #16]
 800710e:	45c1      	cmp	r9, r8
 8007110:	4417      	add	r7, r2
 8007112:	441f      	add	r7, r3
 8007114:	464b      	mov	r3, r9
 8007116:	bfa8      	it	ge
 8007118:	4643      	movge	r3, r8
 800711a:	42bb      	cmp	r3, r7
 800711c:	bfa8      	it	ge
 800711e:	463b      	movge	r3, r7
 8007120:	2b00      	cmp	r3, #0
 8007122:	bfc2      	ittt	gt
 8007124:	eba8 0803 	subgt.w	r8, r8, r3
 8007128:	1aff      	subgt	r7, r7, r3
 800712a:	eba9 0903 	subgt.w	r9, r9, r3
 800712e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007130:	2b00      	cmp	r3, #0
 8007132:	dd17      	ble.n	8007164 <_strtod_l+0x75c>
 8007134:	4631      	mov	r1, r6
 8007136:	461a      	mov	r2, r3
 8007138:	4620      	mov	r0, r4
 800713a:	f001 ff33 	bl	8008fa4 <__pow5mult>
 800713e:	4606      	mov	r6, r0
 8007140:	2800      	cmp	r0, #0
 8007142:	f43f aead 	beq.w	8006ea0 <_strtod_l+0x498>
 8007146:	4601      	mov	r1, r0
 8007148:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800714a:	4620      	mov	r0, r4
 800714c:	f001 fe84 	bl	8008e58 <__multiply>
 8007150:	900f      	str	r0, [sp, #60]	; 0x3c
 8007152:	2800      	cmp	r0, #0
 8007154:	f43f aea4 	beq.w	8006ea0 <_strtod_l+0x498>
 8007158:	991e      	ldr	r1, [sp, #120]	; 0x78
 800715a:	4620      	mov	r0, r4
 800715c:	f001 fd60 	bl	8008c20 <_Bfree>
 8007160:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007162:	931e      	str	r3, [sp, #120]	; 0x78
 8007164:	f1b8 0f00 	cmp.w	r8, #0
 8007168:	f300 8091 	bgt.w	800728e <_strtod_l+0x886>
 800716c:	9b08      	ldr	r3, [sp, #32]
 800716e:	2b00      	cmp	r3, #0
 8007170:	dd08      	ble.n	8007184 <_strtod_l+0x77c>
 8007172:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007174:	9907      	ldr	r1, [sp, #28]
 8007176:	4620      	mov	r0, r4
 8007178:	f001 ff14 	bl	8008fa4 <__pow5mult>
 800717c:	9007      	str	r0, [sp, #28]
 800717e:	2800      	cmp	r0, #0
 8007180:	f43f ae8e 	beq.w	8006ea0 <_strtod_l+0x498>
 8007184:	2f00      	cmp	r7, #0
 8007186:	dd08      	ble.n	800719a <_strtod_l+0x792>
 8007188:	9907      	ldr	r1, [sp, #28]
 800718a:	463a      	mov	r2, r7
 800718c:	4620      	mov	r0, r4
 800718e:	f001 ff63 	bl	8009058 <__lshift>
 8007192:	9007      	str	r0, [sp, #28]
 8007194:	2800      	cmp	r0, #0
 8007196:	f43f ae83 	beq.w	8006ea0 <_strtod_l+0x498>
 800719a:	f1b9 0f00 	cmp.w	r9, #0
 800719e:	dd08      	ble.n	80071b2 <_strtod_l+0x7aa>
 80071a0:	4631      	mov	r1, r6
 80071a2:	464a      	mov	r2, r9
 80071a4:	4620      	mov	r0, r4
 80071a6:	f001 ff57 	bl	8009058 <__lshift>
 80071aa:	4606      	mov	r6, r0
 80071ac:	2800      	cmp	r0, #0
 80071ae:	f43f ae77 	beq.w	8006ea0 <_strtod_l+0x498>
 80071b2:	9a07      	ldr	r2, [sp, #28]
 80071b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80071b6:	4620      	mov	r0, r4
 80071b8:	f001 ffd6 	bl	8009168 <__mdiff>
 80071bc:	4605      	mov	r5, r0
 80071be:	2800      	cmp	r0, #0
 80071c0:	f43f ae6e 	beq.w	8006ea0 <_strtod_l+0x498>
 80071c4:	68c3      	ldr	r3, [r0, #12]
 80071c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80071c8:	2300      	movs	r3, #0
 80071ca:	60c3      	str	r3, [r0, #12]
 80071cc:	4631      	mov	r1, r6
 80071ce:	f001 ffaf 	bl	8009130 <__mcmp>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	da65      	bge.n	80072a2 <_strtod_l+0x89a>
 80071d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071d8:	ea53 030a 	orrs.w	r3, r3, sl
 80071dc:	f040 8087 	bne.w	80072ee <_strtod_l+0x8e6>
 80071e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f040 8082 	bne.w	80072ee <_strtod_l+0x8e6>
 80071ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071ee:	0d1b      	lsrs	r3, r3, #20
 80071f0:	051b      	lsls	r3, r3, #20
 80071f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80071f6:	d97a      	bls.n	80072ee <_strtod_l+0x8e6>
 80071f8:	696b      	ldr	r3, [r5, #20]
 80071fa:	b913      	cbnz	r3, 8007202 <_strtod_l+0x7fa>
 80071fc:	692b      	ldr	r3, [r5, #16]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	dd75      	ble.n	80072ee <_strtod_l+0x8e6>
 8007202:	4629      	mov	r1, r5
 8007204:	2201      	movs	r2, #1
 8007206:	4620      	mov	r0, r4
 8007208:	f001 ff26 	bl	8009058 <__lshift>
 800720c:	4631      	mov	r1, r6
 800720e:	4605      	mov	r5, r0
 8007210:	f001 ff8e 	bl	8009130 <__mcmp>
 8007214:	2800      	cmp	r0, #0
 8007216:	dd6a      	ble.n	80072ee <_strtod_l+0x8e6>
 8007218:	9904      	ldr	r1, [sp, #16]
 800721a:	4a55      	ldr	r2, [pc, #340]	; (8007370 <_strtod_l+0x968>)
 800721c:	465b      	mov	r3, fp
 800721e:	2900      	cmp	r1, #0
 8007220:	f000 8085 	beq.w	800732e <_strtod_l+0x926>
 8007224:	ea02 010b 	and.w	r1, r2, fp
 8007228:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800722c:	dc7f      	bgt.n	800732e <_strtod_l+0x926>
 800722e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007232:	f77f aeaa 	ble.w	8006f8a <_strtod_l+0x582>
 8007236:	4a4f      	ldr	r2, [pc, #316]	; (8007374 <_strtod_l+0x96c>)
 8007238:	2300      	movs	r3, #0
 800723a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800723e:	4650      	mov	r0, sl
 8007240:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007244:	4659      	mov	r1, fp
 8007246:	f7f9 f9e7 	bl	8000618 <__aeabi_dmul>
 800724a:	460b      	mov	r3, r1
 800724c:	4303      	orrs	r3, r0
 800724e:	bf08      	it	eq
 8007250:	2322      	moveq	r3, #34	; 0x22
 8007252:	4682      	mov	sl, r0
 8007254:	468b      	mov	fp, r1
 8007256:	bf08      	it	eq
 8007258:	6023      	streq	r3, [r4, #0]
 800725a:	e62b      	b.n	8006eb4 <_strtod_l+0x4ac>
 800725c:	f04f 32ff 	mov.w	r2, #4294967295
 8007260:	fa02 f303 	lsl.w	r3, r2, r3
 8007264:	ea03 0a0a 	and.w	sl, r3, sl
 8007268:	e6de      	b.n	8007028 <_strtod_l+0x620>
 800726a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800726e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007272:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007276:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800727a:	fa01 f308 	lsl.w	r3, r1, r8
 800727e:	930c      	str	r3, [sp, #48]	; 0x30
 8007280:	9111      	str	r1, [sp, #68]	; 0x44
 8007282:	e741      	b.n	8007108 <_strtod_l+0x700>
 8007284:	2300      	movs	r3, #0
 8007286:	930c      	str	r3, [sp, #48]	; 0x30
 8007288:	2301      	movs	r3, #1
 800728a:	9311      	str	r3, [sp, #68]	; 0x44
 800728c:	e73c      	b.n	8007108 <_strtod_l+0x700>
 800728e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007290:	4642      	mov	r2, r8
 8007292:	4620      	mov	r0, r4
 8007294:	f001 fee0 	bl	8009058 <__lshift>
 8007298:	901e      	str	r0, [sp, #120]	; 0x78
 800729a:	2800      	cmp	r0, #0
 800729c:	f47f af66 	bne.w	800716c <_strtod_l+0x764>
 80072a0:	e5fe      	b.n	8006ea0 <_strtod_l+0x498>
 80072a2:	465f      	mov	r7, fp
 80072a4:	d16e      	bne.n	8007384 <_strtod_l+0x97c>
 80072a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072ac:	b342      	cbz	r2, 8007300 <_strtod_l+0x8f8>
 80072ae:	4a32      	ldr	r2, [pc, #200]	; (8007378 <_strtod_l+0x970>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d128      	bne.n	8007306 <_strtod_l+0x8fe>
 80072b4:	9b04      	ldr	r3, [sp, #16]
 80072b6:	4650      	mov	r0, sl
 80072b8:	b1eb      	cbz	r3, 80072f6 <_strtod_l+0x8ee>
 80072ba:	4a2d      	ldr	r2, [pc, #180]	; (8007370 <_strtod_l+0x968>)
 80072bc:	403a      	ands	r2, r7
 80072be:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80072c2:	f04f 31ff 	mov.w	r1, #4294967295
 80072c6:	d819      	bhi.n	80072fc <_strtod_l+0x8f4>
 80072c8:	0d12      	lsrs	r2, r2, #20
 80072ca:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80072ce:	fa01 f303 	lsl.w	r3, r1, r3
 80072d2:	4298      	cmp	r0, r3
 80072d4:	d117      	bne.n	8007306 <_strtod_l+0x8fe>
 80072d6:	4b29      	ldr	r3, [pc, #164]	; (800737c <_strtod_l+0x974>)
 80072d8:	429f      	cmp	r7, r3
 80072da:	d102      	bne.n	80072e2 <_strtod_l+0x8da>
 80072dc:	3001      	adds	r0, #1
 80072de:	f43f addf 	beq.w	8006ea0 <_strtod_l+0x498>
 80072e2:	4b23      	ldr	r3, [pc, #140]	; (8007370 <_strtod_l+0x968>)
 80072e4:	403b      	ands	r3, r7
 80072e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80072ea:	f04f 0a00 	mov.w	sl, #0
 80072ee:	9b04      	ldr	r3, [sp, #16]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1a0      	bne.n	8007236 <_strtod_l+0x82e>
 80072f4:	e5de      	b.n	8006eb4 <_strtod_l+0x4ac>
 80072f6:	f04f 33ff 	mov.w	r3, #4294967295
 80072fa:	e7ea      	b.n	80072d2 <_strtod_l+0x8ca>
 80072fc:	460b      	mov	r3, r1
 80072fe:	e7e8      	b.n	80072d2 <_strtod_l+0x8ca>
 8007300:	ea53 030a 	orrs.w	r3, r3, sl
 8007304:	d088      	beq.n	8007218 <_strtod_l+0x810>
 8007306:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007308:	b1db      	cbz	r3, 8007342 <_strtod_l+0x93a>
 800730a:	423b      	tst	r3, r7
 800730c:	d0ef      	beq.n	80072ee <_strtod_l+0x8e6>
 800730e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007310:	9a04      	ldr	r2, [sp, #16]
 8007312:	4650      	mov	r0, sl
 8007314:	4659      	mov	r1, fp
 8007316:	b1c3      	cbz	r3, 800734a <_strtod_l+0x942>
 8007318:	f7ff fb5a 	bl	80069d0 <sulp>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007324:	f7f8 ffc2 	bl	80002ac <__adddf3>
 8007328:	4682      	mov	sl, r0
 800732a:	468b      	mov	fp, r1
 800732c:	e7df      	b.n	80072ee <_strtod_l+0x8e6>
 800732e:	4013      	ands	r3, r2
 8007330:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007334:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007338:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800733c:	f04f 3aff 	mov.w	sl, #4294967295
 8007340:	e7d5      	b.n	80072ee <_strtod_l+0x8e6>
 8007342:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007344:	ea13 0f0a 	tst.w	r3, sl
 8007348:	e7e0      	b.n	800730c <_strtod_l+0x904>
 800734a:	f7ff fb41 	bl	80069d0 <sulp>
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007356:	f7f8 ffa7 	bl	80002a8 <__aeabi_dsub>
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	4682      	mov	sl, r0
 8007360:	468b      	mov	fp, r1
 8007362:	f7f9 fbc1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007366:	2800      	cmp	r0, #0
 8007368:	d0c1      	beq.n	80072ee <_strtod_l+0x8e6>
 800736a:	e60e      	b.n	8006f8a <_strtod_l+0x582>
 800736c:	fffffc02 	.word	0xfffffc02
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	39500000 	.word	0x39500000
 8007378:	000fffff 	.word	0x000fffff
 800737c:	7fefffff 	.word	0x7fefffff
 8007380:	0800a6c8 	.word	0x0800a6c8
 8007384:	4631      	mov	r1, r6
 8007386:	4628      	mov	r0, r5
 8007388:	f002 f84e 	bl	8009428 <__ratio>
 800738c:	ec59 8b10 	vmov	r8, r9, d0
 8007390:	ee10 0a10 	vmov	r0, s0
 8007394:	2200      	movs	r2, #0
 8007396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800739a:	4649      	mov	r1, r9
 800739c:	f7f9 fbb8 	bl	8000b10 <__aeabi_dcmple>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d07c      	beq.n	800749e <_strtod_l+0xa96>
 80073a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d04c      	beq.n	8007444 <_strtod_l+0xa3c>
 80073aa:	4b95      	ldr	r3, [pc, #596]	; (8007600 <_strtod_l+0xbf8>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80073b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007600 <_strtod_l+0xbf8>
 80073b6:	f04f 0800 	mov.w	r8, #0
 80073ba:	4b92      	ldr	r3, [pc, #584]	; (8007604 <_strtod_l+0xbfc>)
 80073bc:	403b      	ands	r3, r7
 80073be:	9311      	str	r3, [sp, #68]	; 0x44
 80073c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80073c2:	4b91      	ldr	r3, [pc, #580]	; (8007608 <_strtod_l+0xc00>)
 80073c4:	429a      	cmp	r2, r3
 80073c6:	f040 80b2 	bne.w	800752e <_strtod_l+0xb26>
 80073ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80073ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073d2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80073d6:	ec4b ab10 	vmov	d0, sl, fp
 80073da:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80073de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80073e2:	f001 ff49 	bl	8009278 <__ulp>
 80073e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073ea:	ec53 2b10 	vmov	r2, r3, d0
 80073ee:	f7f9 f913 	bl	8000618 <__aeabi_dmul>
 80073f2:	4652      	mov	r2, sl
 80073f4:	465b      	mov	r3, fp
 80073f6:	f7f8 ff59 	bl	80002ac <__adddf3>
 80073fa:	460b      	mov	r3, r1
 80073fc:	4981      	ldr	r1, [pc, #516]	; (8007604 <_strtod_l+0xbfc>)
 80073fe:	4a83      	ldr	r2, [pc, #524]	; (800760c <_strtod_l+0xc04>)
 8007400:	4019      	ands	r1, r3
 8007402:	4291      	cmp	r1, r2
 8007404:	4682      	mov	sl, r0
 8007406:	d95e      	bls.n	80074c6 <_strtod_l+0xabe>
 8007408:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800740a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800740e:	4293      	cmp	r3, r2
 8007410:	d103      	bne.n	800741a <_strtod_l+0xa12>
 8007412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007414:	3301      	adds	r3, #1
 8007416:	f43f ad43 	beq.w	8006ea0 <_strtod_l+0x498>
 800741a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007618 <_strtod_l+0xc10>
 800741e:	f04f 3aff 	mov.w	sl, #4294967295
 8007422:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007424:	4620      	mov	r0, r4
 8007426:	f001 fbfb 	bl	8008c20 <_Bfree>
 800742a:	9907      	ldr	r1, [sp, #28]
 800742c:	4620      	mov	r0, r4
 800742e:	f001 fbf7 	bl	8008c20 <_Bfree>
 8007432:	4631      	mov	r1, r6
 8007434:	4620      	mov	r0, r4
 8007436:	f001 fbf3 	bl	8008c20 <_Bfree>
 800743a:	4629      	mov	r1, r5
 800743c:	4620      	mov	r0, r4
 800743e:	f001 fbef 	bl	8008c20 <_Bfree>
 8007442:	e613      	b.n	800706c <_strtod_l+0x664>
 8007444:	f1ba 0f00 	cmp.w	sl, #0
 8007448:	d11b      	bne.n	8007482 <_strtod_l+0xa7a>
 800744a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800744e:	b9f3      	cbnz	r3, 800748e <_strtod_l+0xa86>
 8007450:	4b6b      	ldr	r3, [pc, #428]	; (8007600 <_strtod_l+0xbf8>)
 8007452:	2200      	movs	r2, #0
 8007454:	4640      	mov	r0, r8
 8007456:	4649      	mov	r1, r9
 8007458:	f7f9 fb50 	bl	8000afc <__aeabi_dcmplt>
 800745c:	b9d0      	cbnz	r0, 8007494 <_strtod_l+0xa8c>
 800745e:	4640      	mov	r0, r8
 8007460:	4649      	mov	r1, r9
 8007462:	4b6b      	ldr	r3, [pc, #428]	; (8007610 <_strtod_l+0xc08>)
 8007464:	2200      	movs	r2, #0
 8007466:	f7f9 f8d7 	bl	8000618 <__aeabi_dmul>
 800746a:	4680      	mov	r8, r0
 800746c:	4689      	mov	r9, r1
 800746e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007472:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8007476:	931b      	str	r3, [sp, #108]	; 0x6c
 8007478:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800747c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007480:	e79b      	b.n	80073ba <_strtod_l+0x9b2>
 8007482:	f1ba 0f01 	cmp.w	sl, #1
 8007486:	d102      	bne.n	800748e <_strtod_l+0xa86>
 8007488:	2f00      	cmp	r7, #0
 800748a:	f43f ad7e 	beq.w	8006f8a <_strtod_l+0x582>
 800748e:	4b61      	ldr	r3, [pc, #388]	; (8007614 <_strtod_l+0xc0c>)
 8007490:	2200      	movs	r2, #0
 8007492:	e78c      	b.n	80073ae <_strtod_l+0x9a6>
 8007494:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007610 <_strtod_l+0xc08>
 8007498:	f04f 0800 	mov.w	r8, #0
 800749c:	e7e7      	b.n	800746e <_strtod_l+0xa66>
 800749e:	4b5c      	ldr	r3, [pc, #368]	; (8007610 <_strtod_l+0xc08>)
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	2200      	movs	r2, #0
 80074a6:	f7f9 f8b7 	bl	8000618 <__aeabi_dmul>
 80074aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074ac:	4680      	mov	r8, r0
 80074ae:	4689      	mov	r9, r1
 80074b0:	b933      	cbnz	r3, 80074c0 <_strtod_l+0xab8>
 80074b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074b6:	9012      	str	r0, [sp, #72]	; 0x48
 80074b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80074ba:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80074be:	e7dd      	b.n	800747c <_strtod_l+0xa74>
 80074c0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80074c4:	e7f9      	b.n	80074ba <_strtod_l+0xab2>
 80074c6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80074ca:	9b04      	ldr	r3, [sp, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1a8      	bne.n	8007422 <_strtod_l+0xa1a>
 80074d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80074d6:	0d1b      	lsrs	r3, r3, #20
 80074d8:	051b      	lsls	r3, r3, #20
 80074da:	429a      	cmp	r2, r3
 80074dc:	d1a1      	bne.n	8007422 <_strtod_l+0xa1a>
 80074de:	4640      	mov	r0, r8
 80074e0:	4649      	mov	r1, r9
 80074e2:	f7f9 fbf9 	bl	8000cd8 <__aeabi_d2lz>
 80074e6:	f7f9 f869 	bl	80005bc <__aeabi_l2d>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4640      	mov	r0, r8
 80074f0:	4649      	mov	r1, r9
 80074f2:	f7f8 fed9 	bl	80002a8 <__aeabi_dsub>
 80074f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074fc:	ea43 030a 	orr.w	r3, r3, sl
 8007500:	4313      	orrs	r3, r2
 8007502:	4680      	mov	r8, r0
 8007504:	4689      	mov	r9, r1
 8007506:	d053      	beq.n	80075b0 <_strtod_l+0xba8>
 8007508:	a335      	add	r3, pc, #212	; (adr r3, 80075e0 <_strtod_l+0xbd8>)
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	f7f9 faf5 	bl	8000afc <__aeabi_dcmplt>
 8007512:	2800      	cmp	r0, #0
 8007514:	f47f acce 	bne.w	8006eb4 <_strtod_l+0x4ac>
 8007518:	a333      	add	r3, pc, #204	; (adr r3, 80075e8 <_strtod_l+0xbe0>)
 800751a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751e:	4640      	mov	r0, r8
 8007520:	4649      	mov	r1, r9
 8007522:	f7f9 fb09 	bl	8000b38 <__aeabi_dcmpgt>
 8007526:	2800      	cmp	r0, #0
 8007528:	f43f af7b 	beq.w	8007422 <_strtod_l+0xa1a>
 800752c:	e4c2      	b.n	8006eb4 <_strtod_l+0x4ac>
 800752e:	9b04      	ldr	r3, [sp, #16]
 8007530:	b333      	cbz	r3, 8007580 <_strtod_l+0xb78>
 8007532:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007534:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007538:	d822      	bhi.n	8007580 <_strtod_l+0xb78>
 800753a:	a32d      	add	r3, pc, #180	; (adr r3, 80075f0 <_strtod_l+0xbe8>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	4640      	mov	r0, r8
 8007542:	4649      	mov	r1, r9
 8007544:	f7f9 fae4 	bl	8000b10 <__aeabi_dcmple>
 8007548:	b1a0      	cbz	r0, 8007574 <_strtod_l+0xb6c>
 800754a:	4649      	mov	r1, r9
 800754c:	4640      	mov	r0, r8
 800754e:	f7f9 fb3b 	bl	8000bc8 <__aeabi_d2uiz>
 8007552:	2801      	cmp	r0, #1
 8007554:	bf38      	it	cc
 8007556:	2001      	movcc	r0, #1
 8007558:	f7f8 ffe4 	bl	8000524 <__aeabi_ui2d>
 800755c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800755e:	4680      	mov	r8, r0
 8007560:	4689      	mov	r9, r1
 8007562:	bb13      	cbnz	r3, 80075aa <_strtod_l+0xba2>
 8007564:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007568:	9014      	str	r0, [sp, #80]	; 0x50
 800756a:	9315      	str	r3, [sp, #84]	; 0x54
 800756c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007570:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007576:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007578:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800757c:	1a9b      	subs	r3, r3, r2
 800757e:	930d      	str	r3, [sp, #52]	; 0x34
 8007580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007584:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007588:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800758c:	f001 fe74 	bl	8009278 <__ulp>
 8007590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007594:	ec53 2b10 	vmov	r2, r3, d0
 8007598:	f7f9 f83e 	bl	8000618 <__aeabi_dmul>
 800759c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075a0:	f7f8 fe84 	bl	80002ac <__adddf3>
 80075a4:	4682      	mov	sl, r0
 80075a6:	468b      	mov	fp, r1
 80075a8:	e78f      	b.n	80074ca <_strtod_l+0xac2>
 80075aa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80075ae:	e7dd      	b.n	800756c <_strtod_l+0xb64>
 80075b0:	a311      	add	r3, pc, #68	; (adr r3, 80075f8 <_strtod_l+0xbf0>)
 80075b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b6:	f7f9 faa1 	bl	8000afc <__aeabi_dcmplt>
 80075ba:	e7b4      	b.n	8007526 <_strtod_l+0xb1e>
 80075bc:	2300      	movs	r3, #0
 80075be:	930e      	str	r3, [sp, #56]	; 0x38
 80075c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	f7ff ba65 	b.w	8006a94 <_strtod_l+0x8c>
 80075ca:	2b65      	cmp	r3, #101	; 0x65
 80075cc:	f43f ab5d 	beq.w	8006c8a <_strtod_l+0x282>
 80075d0:	2b45      	cmp	r3, #69	; 0x45
 80075d2:	f43f ab5a 	beq.w	8006c8a <_strtod_l+0x282>
 80075d6:	2201      	movs	r2, #1
 80075d8:	f7ff bb92 	b.w	8006d00 <_strtod_l+0x2f8>
 80075dc:	f3af 8000 	nop.w
 80075e0:	94a03595 	.word	0x94a03595
 80075e4:	3fdfffff 	.word	0x3fdfffff
 80075e8:	35afe535 	.word	0x35afe535
 80075ec:	3fe00000 	.word	0x3fe00000
 80075f0:	ffc00000 	.word	0xffc00000
 80075f4:	41dfffff 	.word	0x41dfffff
 80075f8:	94a03595 	.word	0x94a03595
 80075fc:	3fcfffff 	.word	0x3fcfffff
 8007600:	3ff00000 	.word	0x3ff00000
 8007604:	7ff00000 	.word	0x7ff00000
 8007608:	7fe00000 	.word	0x7fe00000
 800760c:	7c9fffff 	.word	0x7c9fffff
 8007610:	3fe00000 	.word	0x3fe00000
 8007614:	bff00000 	.word	0xbff00000
 8007618:	7fefffff 	.word	0x7fefffff

0800761c <_strtod_r>:
 800761c:	4b01      	ldr	r3, [pc, #4]	; (8007624 <_strtod_r+0x8>)
 800761e:	f7ff b9f3 	b.w	8006a08 <_strtod_l>
 8007622:	bf00      	nop
 8007624:	20001018 	.word	0x20001018

08007628 <_strtol_l.isra.0>:
 8007628:	2b01      	cmp	r3, #1
 800762a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762e:	d001      	beq.n	8007634 <_strtol_l.isra.0+0xc>
 8007630:	2b24      	cmp	r3, #36	; 0x24
 8007632:	d906      	bls.n	8007642 <_strtol_l.isra.0+0x1a>
 8007634:	f7fe fafa 	bl	8005c2c <__errno>
 8007638:	2316      	movs	r3, #22
 800763a:	6003      	str	r3, [r0, #0]
 800763c:	2000      	movs	r0, #0
 800763e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007642:	4f3a      	ldr	r7, [pc, #232]	; (800772c <_strtol_l.isra.0+0x104>)
 8007644:	468e      	mov	lr, r1
 8007646:	4676      	mov	r6, lr
 8007648:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800764c:	5de5      	ldrb	r5, [r4, r7]
 800764e:	f015 0508 	ands.w	r5, r5, #8
 8007652:	d1f8      	bne.n	8007646 <_strtol_l.isra.0+0x1e>
 8007654:	2c2d      	cmp	r4, #45	; 0x2d
 8007656:	d134      	bne.n	80076c2 <_strtol_l.isra.0+0x9a>
 8007658:	f89e 4000 	ldrb.w	r4, [lr]
 800765c:	f04f 0801 	mov.w	r8, #1
 8007660:	f106 0e02 	add.w	lr, r6, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d05c      	beq.n	8007722 <_strtol_l.isra.0+0xfa>
 8007668:	2b10      	cmp	r3, #16
 800766a:	d10c      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 800766c:	2c30      	cmp	r4, #48	; 0x30
 800766e:	d10a      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 8007670:	f89e 4000 	ldrb.w	r4, [lr]
 8007674:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007678:	2c58      	cmp	r4, #88	; 0x58
 800767a:	d14d      	bne.n	8007718 <_strtol_l.isra.0+0xf0>
 800767c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007680:	2310      	movs	r3, #16
 8007682:	f10e 0e02 	add.w	lr, lr, #2
 8007686:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800768a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800768e:	2600      	movs	r6, #0
 8007690:	fbbc f9f3 	udiv	r9, ip, r3
 8007694:	4635      	mov	r5, r6
 8007696:	fb03 ca19 	mls	sl, r3, r9, ip
 800769a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800769e:	2f09      	cmp	r7, #9
 80076a0:	d818      	bhi.n	80076d4 <_strtol_l.isra.0+0xac>
 80076a2:	463c      	mov	r4, r7
 80076a4:	42a3      	cmp	r3, r4
 80076a6:	dd24      	ble.n	80076f2 <_strtol_l.isra.0+0xca>
 80076a8:	2e00      	cmp	r6, #0
 80076aa:	db1f      	blt.n	80076ec <_strtol_l.isra.0+0xc4>
 80076ac:	45a9      	cmp	r9, r5
 80076ae:	d31d      	bcc.n	80076ec <_strtol_l.isra.0+0xc4>
 80076b0:	d101      	bne.n	80076b6 <_strtol_l.isra.0+0x8e>
 80076b2:	45a2      	cmp	sl, r4
 80076b4:	db1a      	blt.n	80076ec <_strtol_l.isra.0+0xc4>
 80076b6:	fb05 4503 	mla	r5, r5, r3, r4
 80076ba:	2601      	movs	r6, #1
 80076bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80076c0:	e7eb      	b.n	800769a <_strtol_l.isra.0+0x72>
 80076c2:	2c2b      	cmp	r4, #43	; 0x2b
 80076c4:	bf08      	it	eq
 80076c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80076ca:	46a8      	mov	r8, r5
 80076cc:	bf08      	it	eq
 80076ce:	f106 0e02 	addeq.w	lr, r6, #2
 80076d2:	e7c7      	b.n	8007664 <_strtol_l.isra.0+0x3c>
 80076d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80076d8:	2f19      	cmp	r7, #25
 80076da:	d801      	bhi.n	80076e0 <_strtol_l.isra.0+0xb8>
 80076dc:	3c37      	subs	r4, #55	; 0x37
 80076de:	e7e1      	b.n	80076a4 <_strtol_l.isra.0+0x7c>
 80076e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80076e4:	2f19      	cmp	r7, #25
 80076e6:	d804      	bhi.n	80076f2 <_strtol_l.isra.0+0xca>
 80076e8:	3c57      	subs	r4, #87	; 0x57
 80076ea:	e7db      	b.n	80076a4 <_strtol_l.isra.0+0x7c>
 80076ec:	f04f 36ff 	mov.w	r6, #4294967295
 80076f0:	e7e4      	b.n	80076bc <_strtol_l.isra.0+0x94>
 80076f2:	2e00      	cmp	r6, #0
 80076f4:	da05      	bge.n	8007702 <_strtol_l.isra.0+0xda>
 80076f6:	2322      	movs	r3, #34	; 0x22
 80076f8:	6003      	str	r3, [r0, #0]
 80076fa:	4665      	mov	r5, ip
 80076fc:	b942      	cbnz	r2, 8007710 <_strtol_l.isra.0+0xe8>
 80076fe:	4628      	mov	r0, r5
 8007700:	e79d      	b.n	800763e <_strtol_l.isra.0+0x16>
 8007702:	f1b8 0f00 	cmp.w	r8, #0
 8007706:	d000      	beq.n	800770a <_strtol_l.isra.0+0xe2>
 8007708:	426d      	negs	r5, r5
 800770a:	2a00      	cmp	r2, #0
 800770c:	d0f7      	beq.n	80076fe <_strtol_l.isra.0+0xd6>
 800770e:	b10e      	cbz	r6, 8007714 <_strtol_l.isra.0+0xec>
 8007710:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007714:	6011      	str	r1, [r2, #0]
 8007716:	e7f2      	b.n	80076fe <_strtol_l.isra.0+0xd6>
 8007718:	2430      	movs	r4, #48	; 0x30
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1b3      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 800771e:	2308      	movs	r3, #8
 8007720:	e7b1      	b.n	8007686 <_strtol_l.isra.0+0x5e>
 8007722:	2c30      	cmp	r4, #48	; 0x30
 8007724:	d0a4      	beq.n	8007670 <_strtol_l.isra.0+0x48>
 8007726:	230a      	movs	r3, #10
 8007728:	e7ad      	b.n	8007686 <_strtol_l.isra.0+0x5e>
 800772a:	bf00      	nop
 800772c:	0800a6f1 	.word	0x0800a6f1

08007730 <_strtol_r>:
 8007730:	f7ff bf7a 	b.w	8007628 <_strtol_l.isra.0>

08007734 <_vsiprintf_r>:
 8007734:	b500      	push	{lr}
 8007736:	b09b      	sub	sp, #108	; 0x6c
 8007738:	9100      	str	r1, [sp, #0]
 800773a:	9104      	str	r1, [sp, #16]
 800773c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007740:	9105      	str	r1, [sp, #20]
 8007742:	9102      	str	r1, [sp, #8]
 8007744:	4905      	ldr	r1, [pc, #20]	; (800775c <_vsiprintf_r+0x28>)
 8007746:	9103      	str	r1, [sp, #12]
 8007748:	4669      	mov	r1, sp
 800774a:	f001 fff9 	bl	8009740 <_svfiprintf_r>
 800774e:	9b00      	ldr	r3, [sp, #0]
 8007750:	2200      	movs	r2, #0
 8007752:	701a      	strb	r2, [r3, #0]
 8007754:	b01b      	add	sp, #108	; 0x6c
 8007756:	f85d fb04 	ldr.w	pc, [sp], #4
 800775a:	bf00      	nop
 800775c:	ffff0208 	.word	0xffff0208

08007760 <vsiprintf>:
 8007760:	4613      	mov	r3, r2
 8007762:	460a      	mov	r2, r1
 8007764:	4601      	mov	r1, r0
 8007766:	4802      	ldr	r0, [pc, #8]	; (8007770 <vsiprintf+0x10>)
 8007768:	6800      	ldr	r0, [r0, #0]
 800776a:	f7ff bfe3 	b.w	8007734 <_vsiprintf_r>
 800776e:	bf00      	nop
 8007770:	20000fb0 	.word	0x20000fb0

08007774 <quorem>:
 8007774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007778:	6903      	ldr	r3, [r0, #16]
 800777a:	690c      	ldr	r4, [r1, #16]
 800777c:	42a3      	cmp	r3, r4
 800777e:	4607      	mov	r7, r0
 8007780:	f2c0 8081 	blt.w	8007886 <quorem+0x112>
 8007784:	3c01      	subs	r4, #1
 8007786:	f101 0814 	add.w	r8, r1, #20
 800778a:	f100 0514 	add.w	r5, r0, #20
 800778e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007792:	9301      	str	r3, [sp, #4]
 8007794:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007798:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800779c:	3301      	adds	r3, #1
 800779e:	429a      	cmp	r2, r3
 80077a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80077ac:	d331      	bcc.n	8007812 <quorem+0x9e>
 80077ae:	f04f 0e00 	mov.w	lr, #0
 80077b2:	4640      	mov	r0, r8
 80077b4:	46ac      	mov	ip, r5
 80077b6:	46f2      	mov	sl, lr
 80077b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80077bc:	b293      	uxth	r3, r2
 80077be:	fb06 e303 	mla	r3, r6, r3, lr
 80077c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	ebaa 0303 	sub.w	r3, sl, r3
 80077cc:	0c12      	lsrs	r2, r2, #16
 80077ce:	f8dc a000 	ldr.w	sl, [ip]
 80077d2:	fb06 e202 	mla	r2, r6, r2, lr
 80077d6:	fa13 f38a 	uxtah	r3, r3, sl
 80077da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077de:	fa1f fa82 	uxth.w	sl, r2
 80077e2:	f8dc 2000 	ldr.w	r2, [ip]
 80077e6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80077ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077f4:	4581      	cmp	r9, r0
 80077f6:	f84c 3b04 	str.w	r3, [ip], #4
 80077fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077fe:	d2db      	bcs.n	80077b8 <quorem+0x44>
 8007800:	f855 300b 	ldr.w	r3, [r5, fp]
 8007804:	b92b      	cbnz	r3, 8007812 <quorem+0x9e>
 8007806:	9b01      	ldr	r3, [sp, #4]
 8007808:	3b04      	subs	r3, #4
 800780a:	429d      	cmp	r5, r3
 800780c:	461a      	mov	r2, r3
 800780e:	d32e      	bcc.n	800786e <quorem+0xfa>
 8007810:	613c      	str	r4, [r7, #16]
 8007812:	4638      	mov	r0, r7
 8007814:	f001 fc8c 	bl	8009130 <__mcmp>
 8007818:	2800      	cmp	r0, #0
 800781a:	db24      	blt.n	8007866 <quorem+0xf2>
 800781c:	3601      	adds	r6, #1
 800781e:	4628      	mov	r0, r5
 8007820:	f04f 0c00 	mov.w	ip, #0
 8007824:	f858 2b04 	ldr.w	r2, [r8], #4
 8007828:	f8d0 e000 	ldr.w	lr, [r0]
 800782c:	b293      	uxth	r3, r2
 800782e:	ebac 0303 	sub.w	r3, ip, r3
 8007832:	0c12      	lsrs	r2, r2, #16
 8007834:	fa13 f38e 	uxtah	r3, r3, lr
 8007838:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800783c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007840:	b29b      	uxth	r3, r3
 8007842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007846:	45c1      	cmp	r9, r8
 8007848:	f840 3b04 	str.w	r3, [r0], #4
 800784c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007850:	d2e8      	bcs.n	8007824 <quorem+0xb0>
 8007852:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007856:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800785a:	b922      	cbnz	r2, 8007866 <quorem+0xf2>
 800785c:	3b04      	subs	r3, #4
 800785e:	429d      	cmp	r5, r3
 8007860:	461a      	mov	r2, r3
 8007862:	d30a      	bcc.n	800787a <quorem+0x106>
 8007864:	613c      	str	r4, [r7, #16]
 8007866:	4630      	mov	r0, r6
 8007868:	b003      	add	sp, #12
 800786a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786e:	6812      	ldr	r2, [r2, #0]
 8007870:	3b04      	subs	r3, #4
 8007872:	2a00      	cmp	r2, #0
 8007874:	d1cc      	bne.n	8007810 <quorem+0x9c>
 8007876:	3c01      	subs	r4, #1
 8007878:	e7c7      	b.n	800780a <quorem+0x96>
 800787a:	6812      	ldr	r2, [r2, #0]
 800787c:	3b04      	subs	r3, #4
 800787e:	2a00      	cmp	r2, #0
 8007880:	d1f0      	bne.n	8007864 <quorem+0xf0>
 8007882:	3c01      	subs	r4, #1
 8007884:	e7eb      	b.n	800785e <quorem+0xea>
 8007886:	2000      	movs	r0, #0
 8007888:	e7ee      	b.n	8007868 <quorem+0xf4>
 800788a:	0000      	movs	r0, r0
 800788c:	0000      	movs	r0, r0
	...

08007890 <_dtoa_r>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	ed2d 8b02 	vpush	{d8}
 8007898:	ec57 6b10 	vmov	r6, r7, d0
 800789c:	b095      	sub	sp, #84	; 0x54
 800789e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078a4:	9105      	str	r1, [sp, #20]
 80078a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80078aa:	4604      	mov	r4, r0
 80078ac:	9209      	str	r2, [sp, #36]	; 0x24
 80078ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80078b0:	b975      	cbnz	r5, 80078d0 <_dtoa_r+0x40>
 80078b2:	2010      	movs	r0, #16
 80078b4:	f001 f94c 	bl	8008b50 <malloc>
 80078b8:	4602      	mov	r2, r0
 80078ba:	6260      	str	r0, [r4, #36]	; 0x24
 80078bc:	b920      	cbnz	r0, 80078c8 <_dtoa_r+0x38>
 80078be:	4bb2      	ldr	r3, [pc, #712]	; (8007b88 <_dtoa_r+0x2f8>)
 80078c0:	21ea      	movs	r1, #234	; 0xea
 80078c2:	48b2      	ldr	r0, [pc, #712]	; (8007b8c <_dtoa_r+0x2fc>)
 80078c4:	f002 f874 	bl	80099b0 <__assert_func>
 80078c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078cc:	6005      	str	r5, [r0, #0]
 80078ce:	60c5      	str	r5, [r0, #12]
 80078d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078d2:	6819      	ldr	r1, [r3, #0]
 80078d4:	b151      	cbz	r1, 80078ec <_dtoa_r+0x5c>
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	604a      	str	r2, [r1, #4]
 80078da:	2301      	movs	r3, #1
 80078dc:	4093      	lsls	r3, r2
 80078de:	608b      	str	r3, [r1, #8]
 80078e0:	4620      	mov	r0, r4
 80078e2:	f001 f99d 	bl	8008c20 <_Bfree>
 80078e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078e8:	2200      	movs	r2, #0
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	1e3b      	subs	r3, r7, #0
 80078ee:	bfb9      	ittee	lt
 80078f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80078f4:	9303      	strlt	r3, [sp, #12]
 80078f6:	2300      	movge	r3, #0
 80078f8:	f8c8 3000 	strge.w	r3, [r8]
 80078fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007900:	4ba3      	ldr	r3, [pc, #652]	; (8007b90 <_dtoa_r+0x300>)
 8007902:	bfbc      	itt	lt
 8007904:	2201      	movlt	r2, #1
 8007906:	f8c8 2000 	strlt.w	r2, [r8]
 800790a:	ea33 0309 	bics.w	r3, r3, r9
 800790e:	d11b      	bne.n	8007948 <_dtoa_r+0xb8>
 8007910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007912:	f242 730f 	movw	r3, #9999	; 0x270f
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800791c:	4333      	orrs	r3, r6
 800791e:	f000 857a 	beq.w	8008416 <_dtoa_r+0xb86>
 8007922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007924:	b963      	cbnz	r3, 8007940 <_dtoa_r+0xb0>
 8007926:	4b9b      	ldr	r3, [pc, #620]	; (8007b94 <_dtoa_r+0x304>)
 8007928:	e024      	b.n	8007974 <_dtoa_r+0xe4>
 800792a:	4b9b      	ldr	r3, [pc, #620]	; (8007b98 <_dtoa_r+0x308>)
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	9800      	ldr	r0, [sp, #0]
 8007936:	b015      	add	sp, #84	; 0x54
 8007938:	ecbd 8b02 	vpop	{d8}
 800793c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007940:	4b94      	ldr	r3, [pc, #592]	; (8007b94 <_dtoa_r+0x304>)
 8007942:	9300      	str	r3, [sp, #0]
 8007944:	3303      	adds	r3, #3
 8007946:	e7f3      	b.n	8007930 <_dtoa_r+0xa0>
 8007948:	ed9d 7b02 	vldr	d7, [sp, #8]
 800794c:	2200      	movs	r2, #0
 800794e:	ec51 0b17 	vmov	r0, r1, d7
 8007952:	2300      	movs	r3, #0
 8007954:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007958:	f7f9 f8c6 	bl	8000ae8 <__aeabi_dcmpeq>
 800795c:	4680      	mov	r8, r0
 800795e:	b158      	cbz	r0, 8007978 <_dtoa_r+0xe8>
 8007960:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007962:	2301      	movs	r3, #1
 8007964:	6013      	str	r3, [r2, #0]
 8007966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 8551 	beq.w	8008410 <_dtoa_r+0xb80>
 800796e:	488b      	ldr	r0, [pc, #556]	; (8007b9c <_dtoa_r+0x30c>)
 8007970:	6018      	str	r0, [r3, #0]
 8007972:	1e43      	subs	r3, r0, #1
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	e7dd      	b.n	8007934 <_dtoa_r+0xa4>
 8007978:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800797c:	aa12      	add	r2, sp, #72	; 0x48
 800797e:	a913      	add	r1, sp, #76	; 0x4c
 8007980:	4620      	mov	r0, r4
 8007982:	f001 fcf5 	bl	8009370 <__d2b>
 8007986:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800798a:	4683      	mov	fp, r0
 800798c:	2d00      	cmp	r5, #0
 800798e:	d07c      	beq.n	8007a8a <_dtoa_r+0x1fa>
 8007990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007992:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007996:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800799a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800799e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80079a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80079a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079aa:	4b7d      	ldr	r3, [pc, #500]	; (8007ba0 <_dtoa_r+0x310>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	4630      	mov	r0, r6
 80079b0:	4639      	mov	r1, r7
 80079b2:	f7f8 fc79 	bl	80002a8 <__aeabi_dsub>
 80079b6:	a36e      	add	r3, pc, #440	; (adr r3, 8007b70 <_dtoa_r+0x2e0>)
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	f7f8 fe2c 	bl	8000618 <__aeabi_dmul>
 80079c0:	a36d      	add	r3, pc, #436	; (adr r3, 8007b78 <_dtoa_r+0x2e8>)
 80079c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c6:	f7f8 fc71 	bl	80002ac <__adddf3>
 80079ca:	4606      	mov	r6, r0
 80079cc:	4628      	mov	r0, r5
 80079ce:	460f      	mov	r7, r1
 80079d0:	f7f8 fdb8 	bl	8000544 <__aeabi_i2d>
 80079d4:	a36a      	add	r3, pc, #424	; (adr r3, 8007b80 <_dtoa_r+0x2f0>)
 80079d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079da:	f7f8 fe1d 	bl	8000618 <__aeabi_dmul>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4630      	mov	r0, r6
 80079e4:	4639      	mov	r1, r7
 80079e6:	f7f8 fc61 	bl	80002ac <__adddf3>
 80079ea:	4606      	mov	r6, r0
 80079ec:	460f      	mov	r7, r1
 80079ee:	f7f9 f8c3 	bl	8000b78 <__aeabi_d2iz>
 80079f2:	2200      	movs	r2, #0
 80079f4:	4682      	mov	sl, r0
 80079f6:	2300      	movs	r3, #0
 80079f8:	4630      	mov	r0, r6
 80079fa:	4639      	mov	r1, r7
 80079fc:	f7f9 f87e 	bl	8000afc <__aeabi_dcmplt>
 8007a00:	b148      	cbz	r0, 8007a16 <_dtoa_r+0x186>
 8007a02:	4650      	mov	r0, sl
 8007a04:	f7f8 fd9e 	bl	8000544 <__aeabi_i2d>
 8007a08:	4632      	mov	r2, r6
 8007a0a:	463b      	mov	r3, r7
 8007a0c:	f7f9 f86c 	bl	8000ae8 <__aeabi_dcmpeq>
 8007a10:	b908      	cbnz	r0, 8007a16 <_dtoa_r+0x186>
 8007a12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a16:	f1ba 0f16 	cmp.w	sl, #22
 8007a1a:	d854      	bhi.n	8007ac6 <_dtoa_r+0x236>
 8007a1c:	4b61      	ldr	r3, [pc, #388]	; (8007ba4 <_dtoa_r+0x314>)
 8007a1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a2a:	f7f9 f867 	bl	8000afc <__aeabi_dcmplt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	d04b      	beq.n	8007aca <_dtoa_r+0x23a>
 8007a32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a36:	2300      	movs	r3, #0
 8007a38:	930e      	str	r3, [sp, #56]	; 0x38
 8007a3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a3c:	1b5d      	subs	r5, r3, r5
 8007a3e:	1e6b      	subs	r3, r5, #1
 8007a40:	9304      	str	r3, [sp, #16]
 8007a42:	bf43      	ittte	mi
 8007a44:	2300      	movmi	r3, #0
 8007a46:	f1c5 0801 	rsbmi	r8, r5, #1
 8007a4a:	9304      	strmi	r3, [sp, #16]
 8007a4c:	f04f 0800 	movpl.w	r8, #0
 8007a50:	f1ba 0f00 	cmp.w	sl, #0
 8007a54:	db3b      	blt.n	8007ace <_dtoa_r+0x23e>
 8007a56:	9b04      	ldr	r3, [sp, #16]
 8007a58:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007a5c:	4453      	add	r3, sl
 8007a5e:	9304      	str	r3, [sp, #16]
 8007a60:	2300      	movs	r3, #0
 8007a62:	9306      	str	r3, [sp, #24]
 8007a64:	9b05      	ldr	r3, [sp, #20]
 8007a66:	2b09      	cmp	r3, #9
 8007a68:	d869      	bhi.n	8007b3e <_dtoa_r+0x2ae>
 8007a6a:	2b05      	cmp	r3, #5
 8007a6c:	bfc4      	itt	gt
 8007a6e:	3b04      	subgt	r3, #4
 8007a70:	9305      	strgt	r3, [sp, #20]
 8007a72:	9b05      	ldr	r3, [sp, #20]
 8007a74:	f1a3 0302 	sub.w	r3, r3, #2
 8007a78:	bfcc      	ite	gt
 8007a7a:	2500      	movgt	r5, #0
 8007a7c:	2501      	movle	r5, #1
 8007a7e:	2b03      	cmp	r3, #3
 8007a80:	d869      	bhi.n	8007b56 <_dtoa_r+0x2c6>
 8007a82:	e8df f003 	tbb	[pc, r3]
 8007a86:	4e2c      	.short	0x4e2c
 8007a88:	5a4c      	.short	0x5a4c
 8007a8a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007a8e:	441d      	add	r5, r3
 8007a90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a94:	2b20      	cmp	r3, #32
 8007a96:	bfc1      	itttt	gt
 8007a98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a9c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007aa0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007aa4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007aa8:	bfda      	itte	le
 8007aaa:	f1c3 0320 	rsble	r3, r3, #32
 8007aae:	fa06 f003 	lslle.w	r0, r6, r3
 8007ab2:	4318      	orrgt	r0, r3
 8007ab4:	f7f8 fd36 	bl	8000524 <__aeabi_ui2d>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	4606      	mov	r6, r0
 8007abc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ac0:	3d01      	subs	r5, #1
 8007ac2:	9310      	str	r3, [sp, #64]	; 0x40
 8007ac4:	e771      	b.n	80079aa <_dtoa_r+0x11a>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e7b6      	b.n	8007a38 <_dtoa_r+0x1a8>
 8007aca:	900e      	str	r0, [sp, #56]	; 0x38
 8007acc:	e7b5      	b.n	8007a3a <_dtoa_r+0x1aa>
 8007ace:	f1ca 0300 	rsb	r3, sl, #0
 8007ad2:	9306      	str	r3, [sp, #24]
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	eba8 080a 	sub.w	r8, r8, sl
 8007ada:	930d      	str	r3, [sp, #52]	; 0x34
 8007adc:	e7c2      	b.n	8007a64 <_dtoa_r+0x1d4>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	9308      	str	r3, [sp, #32]
 8007ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	dc39      	bgt.n	8007b5c <_dtoa_r+0x2cc>
 8007ae8:	f04f 0901 	mov.w	r9, #1
 8007aec:	f8cd 9004 	str.w	r9, [sp, #4]
 8007af0:	464b      	mov	r3, r9
 8007af2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007af6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007af8:	2200      	movs	r2, #0
 8007afa:	6042      	str	r2, [r0, #4]
 8007afc:	2204      	movs	r2, #4
 8007afe:	f102 0614 	add.w	r6, r2, #20
 8007b02:	429e      	cmp	r6, r3
 8007b04:	6841      	ldr	r1, [r0, #4]
 8007b06:	d92f      	bls.n	8007b68 <_dtoa_r+0x2d8>
 8007b08:	4620      	mov	r0, r4
 8007b0a:	f001 f849 	bl	8008ba0 <_Balloc>
 8007b0e:	9000      	str	r0, [sp, #0]
 8007b10:	2800      	cmp	r0, #0
 8007b12:	d14b      	bne.n	8007bac <_dtoa_r+0x31c>
 8007b14:	4b24      	ldr	r3, [pc, #144]	; (8007ba8 <_dtoa_r+0x318>)
 8007b16:	4602      	mov	r2, r0
 8007b18:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b1c:	e6d1      	b.n	80078c2 <_dtoa_r+0x32>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e7de      	b.n	8007ae0 <_dtoa_r+0x250>
 8007b22:	2300      	movs	r3, #0
 8007b24:	9308      	str	r3, [sp, #32]
 8007b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b28:	eb0a 0903 	add.w	r9, sl, r3
 8007b2c:	f109 0301 	add.w	r3, r9, #1
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	9301      	str	r3, [sp, #4]
 8007b34:	bfb8      	it	lt
 8007b36:	2301      	movlt	r3, #1
 8007b38:	e7dd      	b.n	8007af6 <_dtoa_r+0x266>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e7f2      	b.n	8007b24 <_dtoa_r+0x294>
 8007b3e:	2501      	movs	r5, #1
 8007b40:	2300      	movs	r3, #0
 8007b42:	9305      	str	r3, [sp, #20]
 8007b44:	9508      	str	r5, [sp, #32]
 8007b46:	f04f 39ff 	mov.w	r9, #4294967295
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b50:	2312      	movs	r3, #18
 8007b52:	9209      	str	r2, [sp, #36]	; 0x24
 8007b54:	e7cf      	b.n	8007af6 <_dtoa_r+0x266>
 8007b56:	2301      	movs	r3, #1
 8007b58:	9308      	str	r3, [sp, #32]
 8007b5a:	e7f4      	b.n	8007b46 <_dtoa_r+0x2b6>
 8007b5c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007b60:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b64:	464b      	mov	r3, r9
 8007b66:	e7c6      	b.n	8007af6 <_dtoa_r+0x266>
 8007b68:	3101      	adds	r1, #1
 8007b6a:	6041      	str	r1, [r0, #4]
 8007b6c:	0052      	lsls	r2, r2, #1
 8007b6e:	e7c6      	b.n	8007afe <_dtoa_r+0x26e>
 8007b70:	636f4361 	.word	0x636f4361
 8007b74:	3fd287a7 	.word	0x3fd287a7
 8007b78:	8b60c8b3 	.word	0x8b60c8b3
 8007b7c:	3fc68a28 	.word	0x3fc68a28
 8007b80:	509f79fb 	.word	0x509f79fb
 8007b84:	3fd34413 	.word	0x3fd34413
 8007b88:	0800a7fe 	.word	0x0800a7fe
 8007b8c:	0800a815 	.word	0x0800a815
 8007b90:	7ff00000 	.word	0x7ff00000
 8007b94:	0800a7fa 	.word	0x0800a7fa
 8007b98:	0800a7f1 	.word	0x0800a7f1
 8007b9c:	0800a675 	.word	0x0800a675
 8007ba0:	3ff80000 	.word	0x3ff80000
 8007ba4:	0800a990 	.word	0x0800a990
 8007ba8:	0800a874 	.word	0x0800a874
 8007bac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bae:	9a00      	ldr	r2, [sp, #0]
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	9b01      	ldr	r3, [sp, #4]
 8007bb4:	2b0e      	cmp	r3, #14
 8007bb6:	f200 80ad 	bhi.w	8007d14 <_dtoa_r+0x484>
 8007bba:	2d00      	cmp	r5, #0
 8007bbc:	f000 80aa 	beq.w	8007d14 <_dtoa_r+0x484>
 8007bc0:	f1ba 0f00 	cmp.w	sl, #0
 8007bc4:	dd36      	ble.n	8007c34 <_dtoa_r+0x3a4>
 8007bc6:	4ac3      	ldr	r2, [pc, #780]	; (8007ed4 <_dtoa_r+0x644>)
 8007bc8:	f00a 030f 	and.w	r3, sl, #15
 8007bcc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bd0:	ed93 7b00 	vldr	d7, [r3]
 8007bd4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007bd8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007bdc:	eeb0 8a47 	vmov.f32	s16, s14
 8007be0:	eef0 8a67 	vmov.f32	s17, s15
 8007be4:	d016      	beq.n	8007c14 <_dtoa_r+0x384>
 8007be6:	4bbc      	ldr	r3, [pc, #752]	; (8007ed8 <_dtoa_r+0x648>)
 8007be8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007bec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bf0:	f7f8 fe3c 	bl	800086c <__aeabi_ddiv>
 8007bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bf8:	f007 070f 	and.w	r7, r7, #15
 8007bfc:	2503      	movs	r5, #3
 8007bfe:	4eb6      	ldr	r6, [pc, #728]	; (8007ed8 <_dtoa_r+0x648>)
 8007c00:	b957      	cbnz	r7, 8007c18 <_dtoa_r+0x388>
 8007c02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c06:	ec53 2b18 	vmov	r2, r3, d8
 8007c0a:	f7f8 fe2f 	bl	800086c <__aeabi_ddiv>
 8007c0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c12:	e029      	b.n	8007c68 <_dtoa_r+0x3d8>
 8007c14:	2502      	movs	r5, #2
 8007c16:	e7f2      	b.n	8007bfe <_dtoa_r+0x36e>
 8007c18:	07f9      	lsls	r1, r7, #31
 8007c1a:	d508      	bpl.n	8007c2e <_dtoa_r+0x39e>
 8007c1c:	ec51 0b18 	vmov	r0, r1, d8
 8007c20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c24:	f7f8 fcf8 	bl	8000618 <__aeabi_dmul>
 8007c28:	ec41 0b18 	vmov	d8, r0, r1
 8007c2c:	3501      	adds	r5, #1
 8007c2e:	107f      	asrs	r7, r7, #1
 8007c30:	3608      	adds	r6, #8
 8007c32:	e7e5      	b.n	8007c00 <_dtoa_r+0x370>
 8007c34:	f000 80a6 	beq.w	8007d84 <_dtoa_r+0x4f4>
 8007c38:	f1ca 0600 	rsb	r6, sl, #0
 8007c3c:	4ba5      	ldr	r3, [pc, #660]	; (8007ed4 <_dtoa_r+0x644>)
 8007c3e:	4fa6      	ldr	r7, [pc, #664]	; (8007ed8 <_dtoa_r+0x648>)
 8007c40:	f006 020f 	and.w	r2, r6, #15
 8007c44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c50:	f7f8 fce2 	bl	8000618 <__aeabi_dmul>
 8007c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c58:	1136      	asrs	r6, r6, #4
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	2502      	movs	r5, #2
 8007c5e:	2e00      	cmp	r6, #0
 8007c60:	f040 8085 	bne.w	8007d6e <_dtoa_r+0x4de>
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1d2      	bne.n	8007c0e <_dtoa_r+0x37e>
 8007c68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f000 808c 	beq.w	8007d88 <_dtoa_r+0x4f8>
 8007c70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c74:	4b99      	ldr	r3, [pc, #612]	; (8007edc <_dtoa_r+0x64c>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	4630      	mov	r0, r6
 8007c7a:	4639      	mov	r1, r7
 8007c7c:	f7f8 ff3e 	bl	8000afc <__aeabi_dcmplt>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	f000 8081 	beq.w	8007d88 <_dtoa_r+0x4f8>
 8007c86:	9b01      	ldr	r3, [sp, #4]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d07d      	beq.n	8007d88 <_dtoa_r+0x4f8>
 8007c8c:	f1b9 0f00 	cmp.w	r9, #0
 8007c90:	dd3c      	ble.n	8007d0c <_dtoa_r+0x47c>
 8007c92:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007c96:	9307      	str	r3, [sp, #28]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	4b91      	ldr	r3, [pc, #580]	; (8007ee0 <_dtoa_r+0x650>)
 8007c9c:	4630      	mov	r0, r6
 8007c9e:	4639      	mov	r1, r7
 8007ca0:	f7f8 fcba 	bl	8000618 <__aeabi_dmul>
 8007ca4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ca8:	3501      	adds	r5, #1
 8007caa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007cae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f7f8 fc46 	bl	8000544 <__aeabi_i2d>
 8007cb8:	4632      	mov	r2, r6
 8007cba:	463b      	mov	r3, r7
 8007cbc:	f7f8 fcac 	bl	8000618 <__aeabi_dmul>
 8007cc0:	4b88      	ldr	r3, [pc, #544]	; (8007ee4 <_dtoa_r+0x654>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f7f8 faf2 	bl	80002ac <__adddf3>
 8007cc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cd0:	9303      	str	r3, [sp, #12]
 8007cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d15c      	bne.n	8007d92 <_dtoa_r+0x502>
 8007cd8:	4b83      	ldr	r3, [pc, #524]	; (8007ee8 <_dtoa_r+0x658>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	4630      	mov	r0, r6
 8007cde:	4639      	mov	r1, r7
 8007ce0:	f7f8 fae2 	bl	80002a8 <__aeabi_dsub>
 8007ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ce8:	4606      	mov	r6, r0
 8007cea:	460f      	mov	r7, r1
 8007cec:	f7f8 ff24 	bl	8000b38 <__aeabi_dcmpgt>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	f040 8296 	bne.w	8008222 <_dtoa_r+0x992>
 8007cf6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d00:	4639      	mov	r1, r7
 8007d02:	f7f8 fefb 	bl	8000afc <__aeabi_dcmplt>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	f040 8288 	bne.w	800821c <_dtoa_r+0x98c>
 8007d0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	f2c0 8158 	blt.w	8007fcc <_dtoa_r+0x73c>
 8007d1c:	f1ba 0f0e 	cmp.w	sl, #14
 8007d20:	f300 8154 	bgt.w	8007fcc <_dtoa_r+0x73c>
 8007d24:	4b6b      	ldr	r3, [pc, #428]	; (8007ed4 <_dtoa_r+0x644>)
 8007d26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d2a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f280 80e3 	bge.w	8007efc <_dtoa_r+0x66c>
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f300 80df 	bgt.w	8007efc <_dtoa_r+0x66c>
 8007d3e:	f040 826d 	bne.w	800821c <_dtoa_r+0x98c>
 8007d42:	4b69      	ldr	r3, [pc, #420]	; (8007ee8 <_dtoa_r+0x658>)
 8007d44:	2200      	movs	r2, #0
 8007d46:	4640      	mov	r0, r8
 8007d48:	4649      	mov	r1, r9
 8007d4a:	f7f8 fc65 	bl	8000618 <__aeabi_dmul>
 8007d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d52:	f7f8 fee7 	bl	8000b24 <__aeabi_dcmpge>
 8007d56:	9e01      	ldr	r6, [sp, #4]
 8007d58:	4637      	mov	r7, r6
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	f040 8243 	bne.w	80081e6 <_dtoa_r+0x956>
 8007d60:	9d00      	ldr	r5, [sp, #0]
 8007d62:	2331      	movs	r3, #49	; 0x31
 8007d64:	f805 3b01 	strb.w	r3, [r5], #1
 8007d68:	f10a 0a01 	add.w	sl, sl, #1
 8007d6c:	e23f      	b.n	80081ee <_dtoa_r+0x95e>
 8007d6e:	07f2      	lsls	r2, r6, #31
 8007d70:	d505      	bpl.n	8007d7e <_dtoa_r+0x4ee>
 8007d72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d76:	f7f8 fc4f 	bl	8000618 <__aeabi_dmul>
 8007d7a:	3501      	adds	r5, #1
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	1076      	asrs	r6, r6, #1
 8007d80:	3708      	adds	r7, #8
 8007d82:	e76c      	b.n	8007c5e <_dtoa_r+0x3ce>
 8007d84:	2502      	movs	r5, #2
 8007d86:	e76f      	b.n	8007c68 <_dtoa_r+0x3d8>
 8007d88:	9b01      	ldr	r3, [sp, #4]
 8007d8a:	f8cd a01c 	str.w	sl, [sp, #28]
 8007d8e:	930c      	str	r3, [sp, #48]	; 0x30
 8007d90:	e78d      	b.n	8007cae <_dtoa_r+0x41e>
 8007d92:	9900      	ldr	r1, [sp, #0]
 8007d94:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d98:	4b4e      	ldr	r3, [pc, #312]	; (8007ed4 <_dtoa_r+0x644>)
 8007d9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d9e:	4401      	add	r1, r0
 8007da0:	9102      	str	r1, [sp, #8]
 8007da2:	9908      	ldr	r1, [sp, #32]
 8007da4:	eeb0 8a47 	vmov.f32	s16, s14
 8007da8:	eef0 8a67 	vmov.f32	s17, s15
 8007dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007db0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007db4:	2900      	cmp	r1, #0
 8007db6:	d045      	beq.n	8007e44 <_dtoa_r+0x5b4>
 8007db8:	494c      	ldr	r1, [pc, #304]	; (8007eec <_dtoa_r+0x65c>)
 8007dba:	2000      	movs	r0, #0
 8007dbc:	f7f8 fd56 	bl	800086c <__aeabi_ddiv>
 8007dc0:	ec53 2b18 	vmov	r2, r3, d8
 8007dc4:	f7f8 fa70 	bl	80002a8 <__aeabi_dsub>
 8007dc8:	9d00      	ldr	r5, [sp, #0]
 8007dca:	ec41 0b18 	vmov	d8, r0, r1
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f7f8 fed1 	bl	8000b78 <__aeabi_d2iz>
 8007dd6:	900c      	str	r0, [sp, #48]	; 0x30
 8007dd8:	f7f8 fbb4 	bl	8000544 <__aeabi_i2d>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 fa60 	bl	80002a8 <__aeabi_dsub>
 8007de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dea:	3330      	adds	r3, #48	; 0x30
 8007dec:	f805 3b01 	strb.w	r3, [r5], #1
 8007df0:	ec53 2b18 	vmov	r2, r3, d8
 8007df4:	4606      	mov	r6, r0
 8007df6:	460f      	mov	r7, r1
 8007df8:	f7f8 fe80 	bl	8000afc <__aeabi_dcmplt>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d165      	bne.n	8007ecc <_dtoa_r+0x63c>
 8007e00:	4632      	mov	r2, r6
 8007e02:	463b      	mov	r3, r7
 8007e04:	4935      	ldr	r1, [pc, #212]	; (8007edc <_dtoa_r+0x64c>)
 8007e06:	2000      	movs	r0, #0
 8007e08:	f7f8 fa4e 	bl	80002a8 <__aeabi_dsub>
 8007e0c:	ec53 2b18 	vmov	r2, r3, d8
 8007e10:	f7f8 fe74 	bl	8000afc <__aeabi_dcmplt>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f040 80b9 	bne.w	8007f8c <_dtoa_r+0x6fc>
 8007e1a:	9b02      	ldr	r3, [sp, #8]
 8007e1c:	429d      	cmp	r5, r3
 8007e1e:	f43f af75 	beq.w	8007d0c <_dtoa_r+0x47c>
 8007e22:	4b2f      	ldr	r3, [pc, #188]	; (8007ee0 <_dtoa_r+0x650>)
 8007e24:	ec51 0b18 	vmov	r0, r1, d8
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f7f8 fbf5 	bl	8000618 <__aeabi_dmul>
 8007e2e:	4b2c      	ldr	r3, [pc, #176]	; (8007ee0 <_dtoa_r+0x650>)
 8007e30:	ec41 0b18 	vmov	d8, r0, r1
 8007e34:	2200      	movs	r2, #0
 8007e36:	4630      	mov	r0, r6
 8007e38:	4639      	mov	r1, r7
 8007e3a:	f7f8 fbed 	bl	8000618 <__aeabi_dmul>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	460f      	mov	r7, r1
 8007e42:	e7c4      	b.n	8007dce <_dtoa_r+0x53e>
 8007e44:	ec51 0b17 	vmov	r0, r1, d7
 8007e48:	f7f8 fbe6 	bl	8000618 <__aeabi_dmul>
 8007e4c:	9b02      	ldr	r3, [sp, #8]
 8007e4e:	9d00      	ldr	r5, [sp, #0]
 8007e50:	930c      	str	r3, [sp, #48]	; 0x30
 8007e52:	ec41 0b18 	vmov	d8, r0, r1
 8007e56:	4639      	mov	r1, r7
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7f8 fe8d 	bl	8000b78 <__aeabi_d2iz>
 8007e5e:	9011      	str	r0, [sp, #68]	; 0x44
 8007e60:	f7f8 fb70 	bl	8000544 <__aeabi_i2d>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	4630      	mov	r0, r6
 8007e6a:	4639      	mov	r1, r7
 8007e6c:	f7f8 fa1c 	bl	80002a8 <__aeabi_dsub>
 8007e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e72:	3330      	adds	r3, #48	; 0x30
 8007e74:	f805 3b01 	strb.w	r3, [r5], #1
 8007e78:	9b02      	ldr	r3, [sp, #8]
 8007e7a:	429d      	cmp	r5, r3
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	460f      	mov	r7, r1
 8007e80:	f04f 0200 	mov.w	r2, #0
 8007e84:	d134      	bne.n	8007ef0 <_dtoa_r+0x660>
 8007e86:	4b19      	ldr	r3, [pc, #100]	; (8007eec <_dtoa_r+0x65c>)
 8007e88:	ec51 0b18 	vmov	r0, r1, d8
 8007e8c:	f7f8 fa0e 	bl	80002ac <__adddf3>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	4630      	mov	r0, r6
 8007e96:	4639      	mov	r1, r7
 8007e98:	f7f8 fe4e 	bl	8000b38 <__aeabi_dcmpgt>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d175      	bne.n	8007f8c <_dtoa_r+0x6fc>
 8007ea0:	ec53 2b18 	vmov	r2, r3, d8
 8007ea4:	4911      	ldr	r1, [pc, #68]	; (8007eec <_dtoa_r+0x65c>)
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	f7f8 f9fe 	bl	80002a8 <__aeabi_dsub>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	f7f8 fe22 	bl	8000afc <__aeabi_dcmplt>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	f43f af27 	beq.w	8007d0c <_dtoa_r+0x47c>
 8007ebe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ec0:	1e6b      	subs	r3, r5, #1
 8007ec2:	930c      	str	r3, [sp, #48]	; 0x30
 8007ec4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ec8:	2b30      	cmp	r3, #48	; 0x30
 8007eca:	d0f8      	beq.n	8007ebe <_dtoa_r+0x62e>
 8007ecc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ed0:	e04a      	b.n	8007f68 <_dtoa_r+0x6d8>
 8007ed2:	bf00      	nop
 8007ed4:	0800a990 	.word	0x0800a990
 8007ed8:	0800a968 	.word	0x0800a968
 8007edc:	3ff00000 	.word	0x3ff00000
 8007ee0:	40240000 	.word	0x40240000
 8007ee4:	401c0000 	.word	0x401c0000
 8007ee8:	40140000 	.word	0x40140000
 8007eec:	3fe00000 	.word	0x3fe00000
 8007ef0:	4baf      	ldr	r3, [pc, #700]	; (80081b0 <_dtoa_r+0x920>)
 8007ef2:	f7f8 fb91 	bl	8000618 <__aeabi_dmul>
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	460f      	mov	r7, r1
 8007efa:	e7ac      	b.n	8007e56 <_dtoa_r+0x5c6>
 8007efc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f00:	9d00      	ldr	r5, [sp, #0]
 8007f02:	4642      	mov	r2, r8
 8007f04:	464b      	mov	r3, r9
 8007f06:	4630      	mov	r0, r6
 8007f08:	4639      	mov	r1, r7
 8007f0a:	f7f8 fcaf 	bl	800086c <__aeabi_ddiv>
 8007f0e:	f7f8 fe33 	bl	8000b78 <__aeabi_d2iz>
 8007f12:	9002      	str	r0, [sp, #8]
 8007f14:	f7f8 fb16 	bl	8000544 <__aeabi_i2d>
 8007f18:	4642      	mov	r2, r8
 8007f1a:	464b      	mov	r3, r9
 8007f1c:	f7f8 fb7c 	bl	8000618 <__aeabi_dmul>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	4630      	mov	r0, r6
 8007f26:	4639      	mov	r1, r7
 8007f28:	f7f8 f9be 	bl	80002a8 <__aeabi_dsub>
 8007f2c:	9e02      	ldr	r6, [sp, #8]
 8007f2e:	9f01      	ldr	r7, [sp, #4]
 8007f30:	3630      	adds	r6, #48	; 0x30
 8007f32:	f805 6b01 	strb.w	r6, [r5], #1
 8007f36:	9e00      	ldr	r6, [sp, #0]
 8007f38:	1bae      	subs	r6, r5, r6
 8007f3a:	42b7      	cmp	r7, r6
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	d137      	bne.n	8007fb2 <_dtoa_r+0x722>
 8007f42:	f7f8 f9b3 	bl	80002ac <__adddf3>
 8007f46:	4642      	mov	r2, r8
 8007f48:	464b      	mov	r3, r9
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	f7f8 fdf3 	bl	8000b38 <__aeabi_dcmpgt>
 8007f52:	b9c8      	cbnz	r0, 8007f88 <_dtoa_r+0x6f8>
 8007f54:	4642      	mov	r2, r8
 8007f56:	464b      	mov	r3, r9
 8007f58:	4630      	mov	r0, r6
 8007f5a:	4639      	mov	r1, r7
 8007f5c:	f7f8 fdc4 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f60:	b110      	cbz	r0, 8007f68 <_dtoa_r+0x6d8>
 8007f62:	9b02      	ldr	r3, [sp, #8]
 8007f64:	07d9      	lsls	r1, r3, #31
 8007f66:	d40f      	bmi.n	8007f88 <_dtoa_r+0x6f8>
 8007f68:	4620      	mov	r0, r4
 8007f6a:	4659      	mov	r1, fp
 8007f6c:	f000 fe58 	bl	8008c20 <_Bfree>
 8007f70:	2300      	movs	r3, #0
 8007f72:	702b      	strb	r3, [r5, #0]
 8007f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f76:	f10a 0001 	add.w	r0, sl, #1
 8007f7a:	6018      	str	r0, [r3, #0]
 8007f7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f43f acd8 	beq.w	8007934 <_dtoa_r+0xa4>
 8007f84:	601d      	str	r5, [r3, #0]
 8007f86:	e4d5      	b.n	8007934 <_dtoa_r+0xa4>
 8007f88:	f8cd a01c 	str.w	sl, [sp, #28]
 8007f8c:	462b      	mov	r3, r5
 8007f8e:	461d      	mov	r5, r3
 8007f90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f94:	2a39      	cmp	r2, #57	; 0x39
 8007f96:	d108      	bne.n	8007faa <_dtoa_r+0x71a>
 8007f98:	9a00      	ldr	r2, [sp, #0]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d1f7      	bne.n	8007f8e <_dtoa_r+0x6fe>
 8007f9e:	9a07      	ldr	r2, [sp, #28]
 8007fa0:	9900      	ldr	r1, [sp, #0]
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	9207      	str	r2, [sp, #28]
 8007fa6:	2230      	movs	r2, #48	; 0x30
 8007fa8:	700a      	strb	r2, [r1, #0]
 8007faa:	781a      	ldrb	r2, [r3, #0]
 8007fac:	3201      	adds	r2, #1
 8007fae:	701a      	strb	r2, [r3, #0]
 8007fb0:	e78c      	b.n	8007ecc <_dtoa_r+0x63c>
 8007fb2:	4b7f      	ldr	r3, [pc, #508]	; (80081b0 <_dtoa_r+0x920>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f7f8 fb2f 	bl	8000618 <__aeabi_dmul>
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4606      	mov	r6, r0
 8007fc0:	460f      	mov	r7, r1
 8007fc2:	f7f8 fd91 	bl	8000ae8 <__aeabi_dcmpeq>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	d09b      	beq.n	8007f02 <_dtoa_r+0x672>
 8007fca:	e7cd      	b.n	8007f68 <_dtoa_r+0x6d8>
 8007fcc:	9a08      	ldr	r2, [sp, #32]
 8007fce:	2a00      	cmp	r2, #0
 8007fd0:	f000 80c4 	beq.w	800815c <_dtoa_r+0x8cc>
 8007fd4:	9a05      	ldr	r2, [sp, #20]
 8007fd6:	2a01      	cmp	r2, #1
 8007fd8:	f300 80a8 	bgt.w	800812c <_dtoa_r+0x89c>
 8007fdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007fde:	2a00      	cmp	r2, #0
 8007fe0:	f000 80a0 	beq.w	8008124 <_dtoa_r+0x894>
 8007fe4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fe8:	9e06      	ldr	r6, [sp, #24]
 8007fea:	4645      	mov	r5, r8
 8007fec:	9a04      	ldr	r2, [sp, #16]
 8007fee:	2101      	movs	r1, #1
 8007ff0:	441a      	add	r2, r3
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	4498      	add	r8, r3
 8007ff6:	9204      	str	r2, [sp, #16]
 8007ff8:	f000 ff18 	bl	8008e2c <__i2b>
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	2d00      	cmp	r5, #0
 8008000:	dd0b      	ble.n	800801a <_dtoa_r+0x78a>
 8008002:	9b04      	ldr	r3, [sp, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	dd08      	ble.n	800801a <_dtoa_r+0x78a>
 8008008:	42ab      	cmp	r3, r5
 800800a:	9a04      	ldr	r2, [sp, #16]
 800800c:	bfa8      	it	ge
 800800e:	462b      	movge	r3, r5
 8008010:	eba8 0803 	sub.w	r8, r8, r3
 8008014:	1aed      	subs	r5, r5, r3
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	9b06      	ldr	r3, [sp, #24]
 800801c:	b1fb      	cbz	r3, 800805e <_dtoa_r+0x7ce>
 800801e:	9b08      	ldr	r3, [sp, #32]
 8008020:	2b00      	cmp	r3, #0
 8008022:	f000 809f 	beq.w	8008164 <_dtoa_r+0x8d4>
 8008026:	2e00      	cmp	r6, #0
 8008028:	dd11      	ble.n	800804e <_dtoa_r+0x7be>
 800802a:	4639      	mov	r1, r7
 800802c:	4632      	mov	r2, r6
 800802e:	4620      	mov	r0, r4
 8008030:	f000 ffb8 	bl	8008fa4 <__pow5mult>
 8008034:	465a      	mov	r2, fp
 8008036:	4601      	mov	r1, r0
 8008038:	4607      	mov	r7, r0
 800803a:	4620      	mov	r0, r4
 800803c:	f000 ff0c 	bl	8008e58 <__multiply>
 8008040:	4659      	mov	r1, fp
 8008042:	9007      	str	r0, [sp, #28]
 8008044:	4620      	mov	r0, r4
 8008046:	f000 fdeb 	bl	8008c20 <_Bfree>
 800804a:	9b07      	ldr	r3, [sp, #28]
 800804c:	469b      	mov	fp, r3
 800804e:	9b06      	ldr	r3, [sp, #24]
 8008050:	1b9a      	subs	r2, r3, r6
 8008052:	d004      	beq.n	800805e <_dtoa_r+0x7ce>
 8008054:	4659      	mov	r1, fp
 8008056:	4620      	mov	r0, r4
 8008058:	f000 ffa4 	bl	8008fa4 <__pow5mult>
 800805c:	4683      	mov	fp, r0
 800805e:	2101      	movs	r1, #1
 8008060:	4620      	mov	r0, r4
 8008062:	f000 fee3 	bl	8008e2c <__i2b>
 8008066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008068:	2b00      	cmp	r3, #0
 800806a:	4606      	mov	r6, r0
 800806c:	dd7c      	ble.n	8008168 <_dtoa_r+0x8d8>
 800806e:	461a      	mov	r2, r3
 8008070:	4601      	mov	r1, r0
 8008072:	4620      	mov	r0, r4
 8008074:	f000 ff96 	bl	8008fa4 <__pow5mult>
 8008078:	9b05      	ldr	r3, [sp, #20]
 800807a:	2b01      	cmp	r3, #1
 800807c:	4606      	mov	r6, r0
 800807e:	dd76      	ble.n	800816e <_dtoa_r+0x8de>
 8008080:	2300      	movs	r3, #0
 8008082:	9306      	str	r3, [sp, #24]
 8008084:	6933      	ldr	r3, [r6, #16]
 8008086:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800808a:	6918      	ldr	r0, [r3, #16]
 800808c:	f000 fe7e 	bl	8008d8c <__hi0bits>
 8008090:	f1c0 0020 	rsb	r0, r0, #32
 8008094:	9b04      	ldr	r3, [sp, #16]
 8008096:	4418      	add	r0, r3
 8008098:	f010 001f 	ands.w	r0, r0, #31
 800809c:	f000 8086 	beq.w	80081ac <_dtoa_r+0x91c>
 80080a0:	f1c0 0320 	rsb	r3, r0, #32
 80080a4:	2b04      	cmp	r3, #4
 80080a6:	dd7f      	ble.n	80081a8 <_dtoa_r+0x918>
 80080a8:	f1c0 001c 	rsb	r0, r0, #28
 80080ac:	9b04      	ldr	r3, [sp, #16]
 80080ae:	4403      	add	r3, r0
 80080b0:	4480      	add	r8, r0
 80080b2:	4405      	add	r5, r0
 80080b4:	9304      	str	r3, [sp, #16]
 80080b6:	f1b8 0f00 	cmp.w	r8, #0
 80080ba:	dd05      	ble.n	80080c8 <_dtoa_r+0x838>
 80080bc:	4659      	mov	r1, fp
 80080be:	4642      	mov	r2, r8
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 ffc9 	bl	8009058 <__lshift>
 80080c6:	4683      	mov	fp, r0
 80080c8:	9b04      	ldr	r3, [sp, #16]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dd05      	ble.n	80080da <_dtoa_r+0x84a>
 80080ce:	4631      	mov	r1, r6
 80080d0:	461a      	mov	r2, r3
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 ffc0 	bl	8009058 <__lshift>
 80080d8:	4606      	mov	r6, r0
 80080da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d069      	beq.n	80081b4 <_dtoa_r+0x924>
 80080e0:	4631      	mov	r1, r6
 80080e2:	4658      	mov	r0, fp
 80080e4:	f001 f824 	bl	8009130 <__mcmp>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	da63      	bge.n	80081b4 <_dtoa_r+0x924>
 80080ec:	2300      	movs	r3, #0
 80080ee:	4659      	mov	r1, fp
 80080f0:	220a      	movs	r2, #10
 80080f2:	4620      	mov	r0, r4
 80080f4:	f000 fdb6 	bl	8008c64 <__multadd>
 80080f8:	9b08      	ldr	r3, [sp, #32]
 80080fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080fe:	4683      	mov	fp, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	f000 818f 	beq.w	8008424 <_dtoa_r+0xb94>
 8008106:	4639      	mov	r1, r7
 8008108:	2300      	movs	r3, #0
 800810a:	220a      	movs	r2, #10
 800810c:	4620      	mov	r0, r4
 800810e:	f000 fda9 	bl	8008c64 <__multadd>
 8008112:	f1b9 0f00 	cmp.w	r9, #0
 8008116:	4607      	mov	r7, r0
 8008118:	f300 808e 	bgt.w	8008238 <_dtoa_r+0x9a8>
 800811c:	9b05      	ldr	r3, [sp, #20]
 800811e:	2b02      	cmp	r3, #2
 8008120:	dc50      	bgt.n	80081c4 <_dtoa_r+0x934>
 8008122:	e089      	b.n	8008238 <_dtoa_r+0x9a8>
 8008124:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008126:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800812a:	e75d      	b.n	8007fe8 <_dtoa_r+0x758>
 800812c:	9b01      	ldr	r3, [sp, #4]
 800812e:	1e5e      	subs	r6, r3, #1
 8008130:	9b06      	ldr	r3, [sp, #24]
 8008132:	42b3      	cmp	r3, r6
 8008134:	bfbf      	itttt	lt
 8008136:	9b06      	ldrlt	r3, [sp, #24]
 8008138:	9606      	strlt	r6, [sp, #24]
 800813a:	1af2      	sublt	r2, r6, r3
 800813c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800813e:	bfb6      	itet	lt
 8008140:	189b      	addlt	r3, r3, r2
 8008142:	1b9e      	subge	r6, r3, r6
 8008144:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	bfb8      	it	lt
 800814a:	2600      	movlt	r6, #0
 800814c:	2b00      	cmp	r3, #0
 800814e:	bfb5      	itete	lt
 8008150:	eba8 0503 	sublt.w	r5, r8, r3
 8008154:	9b01      	ldrge	r3, [sp, #4]
 8008156:	2300      	movlt	r3, #0
 8008158:	4645      	movge	r5, r8
 800815a:	e747      	b.n	8007fec <_dtoa_r+0x75c>
 800815c:	9e06      	ldr	r6, [sp, #24]
 800815e:	9f08      	ldr	r7, [sp, #32]
 8008160:	4645      	mov	r5, r8
 8008162:	e74c      	b.n	8007ffe <_dtoa_r+0x76e>
 8008164:	9a06      	ldr	r2, [sp, #24]
 8008166:	e775      	b.n	8008054 <_dtoa_r+0x7c4>
 8008168:	9b05      	ldr	r3, [sp, #20]
 800816a:	2b01      	cmp	r3, #1
 800816c:	dc18      	bgt.n	80081a0 <_dtoa_r+0x910>
 800816e:	9b02      	ldr	r3, [sp, #8]
 8008170:	b9b3      	cbnz	r3, 80081a0 <_dtoa_r+0x910>
 8008172:	9b03      	ldr	r3, [sp, #12]
 8008174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008178:	b9a3      	cbnz	r3, 80081a4 <_dtoa_r+0x914>
 800817a:	9b03      	ldr	r3, [sp, #12]
 800817c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008180:	0d1b      	lsrs	r3, r3, #20
 8008182:	051b      	lsls	r3, r3, #20
 8008184:	b12b      	cbz	r3, 8008192 <_dtoa_r+0x902>
 8008186:	9b04      	ldr	r3, [sp, #16]
 8008188:	3301      	adds	r3, #1
 800818a:	9304      	str	r3, [sp, #16]
 800818c:	f108 0801 	add.w	r8, r8, #1
 8008190:	2301      	movs	r3, #1
 8008192:	9306      	str	r3, [sp, #24]
 8008194:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008196:	2b00      	cmp	r3, #0
 8008198:	f47f af74 	bne.w	8008084 <_dtoa_r+0x7f4>
 800819c:	2001      	movs	r0, #1
 800819e:	e779      	b.n	8008094 <_dtoa_r+0x804>
 80081a0:	2300      	movs	r3, #0
 80081a2:	e7f6      	b.n	8008192 <_dtoa_r+0x902>
 80081a4:	9b02      	ldr	r3, [sp, #8]
 80081a6:	e7f4      	b.n	8008192 <_dtoa_r+0x902>
 80081a8:	d085      	beq.n	80080b6 <_dtoa_r+0x826>
 80081aa:	4618      	mov	r0, r3
 80081ac:	301c      	adds	r0, #28
 80081ae:	e77d      	b.n	80080ac <_dtoa_r+0x81c>
 80081b0:	40240000 	.word	0x40240000
 80081b4:	9b01      	ldr	r3, [sp, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	dc38      	bgt.n	800822c <_dtoa_r+0x99c>
 80081ba:	9b05      	ldr	r3, [sp, #20]
 80081bc:	2b02      	cmp	r3, #2
 80081be:	dd35      	ble.n	800822c <_dtoa_r+0x99c>
 80081c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80081c4:	f1b9 0f00 	cmp.w	r9, #0
 80081c8:	d10d      	bne.n	80081e6 <_dtoa_r+0x956>
 80081ca:	4631      	mov	r1, r6
 80081cc:	464b      	mov	r3, r9
 80081ce:	2205      	movs	r2, #5
 80081d0:	4620      	mov	r0, r4
 80081d2:	f000 fd47 	bl	8008c64 <__multadd>
 80081d6:	4601      	mov	r1, r0
 80081d8:	4606      	mov	r6, r0
 80081da:	4658      	mov	r0, fp
 80081dc:	f000 ffa8 	bl	8009130 <__mcmp>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	f73f adbd 	bgt.w	8007d60 <_dtoa_r+0x4d0>
 80081e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081e8:	9d00      	ldr	r5, [sp, #0]
 80081ea:	ea6f 0a03 	mvn.w	sl, r3
 80081ee:	f04f 0800 	mov.w	r8, #0
 80081f2:	4631      	mov	r1, r6
 80081f4:	4620      	mov	r0, r4
 80081f6:	f000 fd13 	bl	8008c20 <_Bfree>
 80081fa:	2f00      	cmp	r7, #0
 80081fc:	f43f aeb4 	beq.w	8007f68 <_dtoa_r+0x6d8>
 8008200:	f1b8 0f00 	cmp.w	r8, #0
 8008204:	d005      	beq.n	8008212 <_dtoa_r+0x982>
 8008206:	45b8      	cmp	r8, r7
 8008208:	d003      	beq.n	8008212 <_dtoa_r+0x982>
 800820a:	4641      	mov	r1, r8
 800820c:	4620      	mov	r0, r4
 800820e:	f000 fd07 	bl	8008c20 <_Bfree>
 8008212:	4639      	mov	r1, r7
 8008214:	4620      	mov	r0, r4
 8008216:	f000 fd03 	bl	8008c20 <_Bfree>
 800821a:	e6a5      	b.n	8007f68 <_dtoa_r+0x6d8>
 800821c:	2600      	movs	r6, #0
 800821e:	4637      	mov	r7, r6
 8008220:	e7e1      	b.n	80081e6 <_dtoa_r+0x956>
 8008222:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008224:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008228:	4637      	mov	r7, r6
 800822a:	e599      	b.n	8007d60 <_dtoa_r+0x4d0>
 800822c:	9b08      	ldr	r3, [sp, #32]
 800822e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	f000 80fd 	beq.w	8008432 <_dtoa_r+0xba2>
 8008238:	2d00      	cmp	r5, #0
 800823a:	dd05      	ble.n	8008248 <_dtoa_r+0x9b8>
 800823c:	4639      	mov	r1, r7
 800823e:	462a      	mov	r2, r5
 8008240:	4620      	mov	r0, r4
 8008242:	f000 ff09 	bl	8009058 <__lshift>
 8008246:	4607      	mov	r7, r0
 8008248:	9b06      	ldr	r3, [sp, #24]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d05c      	beq.n	8008308 <_dtoa_r+0xa78>
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	4620      	mov	r0, r4
 8008252:	f000 fca5 	bl	8008ba0 <_Balloc>
 8008256:	4605      	mov	r5, r0
 8008258:	b928      	cbnz	r0, 8008266 <_dtoa_r+0x9d6>
 800825a:	4b80      	ldr	r3, [pc, #512]	; (800845c <_dtoa_r+0xbcc>)
 800825c:	4602      	mov	r2, r0
 800825e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008262:	f7ff bb2e 	b.w	80078c2 <_dtoa_r+0x32>
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	3202      	adds	r2, #2
 800826a:	0092      	lsls	r2, r2, #2
 800826c:	f107 010c 	add.w	r1, r7, #12
 8008270:	300c      	adds	r0, #12
 8008272:	f000 fc87 	bl	8008b84 <memcpy>
 8008276:	2201      	movs	r2, #1
 8008278:	4629      	mov	r1, r5
 800827a:	4620      	mov	r0, r4
 800827c:	f000 feec 	bl	8009058 <__lshift>
 8008280:	9b00      	ldr	r3, [sp, #0]
 8008282:	3301      	adds	r3, #1
 8008284:	9301      	str	r3, [sp, #4]
 8008286:	9b00      	ldr	r3, [sp, #0]
 8008288:	444b      	add	r3, r9
 800828a:	9307      	str	r3, [sp, #28]
 800828c:	9b02      	ldr	r3, [sp, #8]
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	46b8      	mov	r8, r7
 8008294:	9306      	str	r3, [sp, #24]
 8008296:	4607      	mov	r7, r0
 8008298:	9b01      	ldr	r3, [sp, #4]
 800829a:	4631      	mov	r1, r6
 800829c:	3b01      	subs	r3, #1
 800829e:	4658      	mov	r0, fp
 80082a0:	9302      	str	r3, [sp, #8]
 80082a2:	f7ff fa67 	bl	8007774 <quorem>
 80082a6:	4603      	mov	r3, r0
 80082a8:	3330      	adds	r3, #48	; 0x30
 80082aa:	9004      	str	r0, [sp, #16]
 80082ac:	4641      	mov	r1, r8
 80082ae:	4658      	mov	r0, fp
 80082b0:	9308      	str	r3, [sp, #32]
 80082b2:	f000 ff3d 	bl	8009130 <__mcmp>
 80082b6:	463a      	mov	r2, r7
 80082b8:	4681      	mov	r9, r0
 80082ba:	4631      	mov	r1, r6
 80082bc:	4620      	mov	r0, r4
 80082be:	f000 ff53 	bl	8009168 <__mdiff>
 80082c2:	68c2      	ldr	r2, [r0, #12]
 80082c4:	9b08      	ldr	r3, [sp, #32]
 80082c6:	4605      	mov	r5, r0
 80082c8:	bb02      	cbnz	r2, 800830c <_dtoa_r+0xa7c>
 80082ca:	4601      	mov	r1, r0
 80082cc:	4658      	mov	r0, fp
 80082ce:	f000 ff2f 	bl	8009130 <__mcmp>
 80082d2:	9b08      	ldr	r3, [sp, #32]
 80082d4:	4602      	mov	r2, r0
 80082d6:	4629      	mov	r1, r5
 80082d8:	4620      	mov	r0, r4
 80082da:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80082de:	f000 fc9f 	bl	8008c20 <_Bfree>
 80082e2:	9b05      	ldr	r3, [sp, #20]
 80082e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082e6:	9d01      	ldr	r5, [sp, #4]
 80082e8:	ea43 0102 	orr.w	r1, r3, r2
 80082ec:	9b06      	ldr	r3, [sp, #24]
 80082ee:	430b      	orrs	r3, r1
 80082f0:	9b08      	ldr	r3, [sp, #32]
 80082f2:	d10d      	bne.n	8008310 <_dtoa_r+0xa80>
 80082f4:	2b39      	cmp	r3, #57	; 0x39
 80082f6:	d029      	beq.n	800834c <_dtoa_r+0xabc>
 80082f8:	f1b9 0f00 	cmp.w	r9, #0
 80082fc:	dd01      	ble.n	8008302 <_dtoa_r+0xa72>
 80082fe:	9b04      	ldr	r3, [sp, #16]
 8008300:	3331      	adds	r3, #49	; 0x31
 8008302:	9a02      	ldr	r2, [sp, #8]
 8008304:	7013      	strb	r3, [r2, #0]
 8008306:	e774      	b.n	80081f2 <_dtoa_r+0x962>
 8008308:	4638      	mov	r0, r7
 800830a:	e7b9      	b.n	8008280 <_dtoa_r+0x9f0>
 800830c:	2201      	movs	r2, #1
 800830e:	e7e2      	b.n	80082d6 <_dtoa_r+0xa46>
 8008310:	f1b9 0f00 	cmp.w	r9, #0
 8008314:	db06      	blt.n	8008324 <_dtoa_r+0xa94>
 8008316:	9905      	ldr	r1, [sp, #20]
 8008318:	ea41 0909 	orr.w	r9, r1, r9
 800831c:	9906      	ldr	r1, [sp, #24]
 800831e:	ea59 0101 	orrs.w	r1, r9, r1
 8008322:	d120      	bne.n	8008366 <_dtoa_r+0xad6>
 8008324:	2a00      	cmp	r2, #0
 8008326:	ddec      	ble.n	8008302 <_dtoa_r+0xa72>
 8008328:	4659      	mov	r1, fp
 800832a:	2201      	movs	r2, #1
 800832c:	4620      	mov	r0, r4
 800832e:	9301      	str	r3, [sp, #4]
 8008330:	f000 fe92 	bl	8009058 <__lshift>
 8008334:	4631      	mov	r1, r6
 8008336:	4683      	mov	fp, r0
 8008338:	f000 fefa 	bl	8009130 <__mcmp>
 800833c:	2800      	cmp	r0, #0
 800833e:	9b01      	ldr	r3, [sp, #4]
 8008340:	dc02      	bgt.n	8008348 <_dtoa_r+0xab8>
 8008342:	d1de      	bne.n	8008302 <_dtoa_r+0xa72>
 8008344:	07da      	lsls	r2, r3, #31
 8008346:	d5dc      	bpl.n	8008302 <_dtoa_r+0xa72>
 8008348:	2b39      	cmp	r3, #57	; 0x39
 800834a:	d1d8      	bne.n	80082fe <_dtoa_r+0xa6e>
 800834c:	9a02      	ldr	r2, [sp, #8]
 800834e:	2339      	movs	r3, #57	; 0x39
 8008350:	7013      	strb	r3, [r2, #0]
 8008352:	462b      	mov	r3, r5
 8008354:	461d      	mov	r5, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800835c:	2a39      	cmp	r2, #57	; 0x39
 800835e:	d050      	beq.n	8008402 <_dtoa_r+0xb72>
 8008360:	3201      	adds	r2, #1
 8008362:	701a      	strb	r2, [r3, #0]
 8008364:	e745      	b.n	80081f2 <_dtoa_r+0x962>
 8008366:	2a00      	cmp	r2, #0
 8008368:	dd03      	ble.n	8008372 <_dtoa_r+0xae2>
 800836a:	2b39      	cmp	r3, #57	; 0x39
 800836c:	d0ee      	beq.n	800834c <_dtoa_r+0xabc>
 800836e:	3301      	adds	r3, #1
 8008370:	e7c7      	b.n	8008302 <_dtoa_r+0xa72>
 8008372:	9a01      	ldr	r2, [sp, #4]
 8008374:	9907      	ldr	r1, [sp, #28]
 8008376:	f802 3c01 	strb.w	r3, [r2, #-1]
 800837a:	428a      	cmp	r2, r1
 800837c:	d02a      	beq.n	80083d4 <_dtoa_r+0xb44>
 800837e:	4659      	mov	r1, fp
 8008380:	2300      	movs	r3, #0
 8008382:	220a      	movs	r2, #10
 8008384:	4620      	mov	r0, r4
 8008386:	f000 fc6d 	bl	8008c64 <__multadd>
 800838a:	45b8      	cmp	r8, r7
 800838c:	4683      	mov	fp, r0
 800838e:	f04f 0300 	mov.w	r3, #0
 8008392:	f04f 020a 	mov.w	r2, #10
 8008396:	4641      	mov	r1, r8
 8008398:	4620      	mov	r0, r4
 800839a:	d107      	bne.n	80083ac <_dtoa_r+0xb1c>
 800839c:	f000 fc62 	bl	8008c64 <__multadd>
 80083a0:	4680      	mov	r8, r0
 80083a2:	4607      	mov	r7, r0
 80083a4:	9b01      	ldr	r3, [sp, #4]
 80083a6:	3301      	adds	r3, #1
 80083a8:	9301      	str	r3, [sp, #4]
 80083aa:	e775      	b.n	8008298 <_dtoa_r+0xa08>
 80083ac:	f000 fc5a 	bl	8008c64 <__multadd>
 80083b0:	4639      	mov	r1, r7
 80083b2:	4680      	mov	r8, r0
 80083b4:	2300      	movs	r3, #0
 80083b6:	220a      	movs	r2, #10
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 fc53 	bl	8008c64 <__multadd>
 80083be:	4607      	mov	r7, r0
 80083c0:	e7f0      	b.n	80083a4 <_dtoa_r+0xb14>
 80083c2:	f1b9 0f00 	cmp.w	r9, #0
 80083c6:	9a00      	ldr	r2, [sp, #0]
 80083c8:	bfcc      	ite	gt
 80083ca:	464d      	movgt	r5, r9
 80083cc:	2501      	movle	r5, #1
 80083ce:	4415      	add	r5, r2
 80083d0:	f04f 0800 	mov.w	r8, #0
 80083d4:	4659      	mov	r1, fp
 80083d6:	2201      	movs	r2, #1
 80083d8:	4620      	mov	r0, r4
 80083da:	9301      	str	r3, [sp, #4]
 80083dc:	f000 fe3c 	bl	8009058 <__lshift>
 80083e0:	4631      	mov	r1, r6
 80083e2:	4683      	mov	fp, r0
 80083e4:	f000 fea4 	bl	8009130 <__mcmp>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	dcb2      	bgt.n	8008352 <_dtoa_r+0xac2>
 80083ec:	d102      	bne.n	80083f4 <_dtoa_r+0xb64>
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	07db      	lsls	r3, r3, #31
 80083f2:	d4ae      	bmi.n	8008352 <_dtoa_r+0xac2>
 80083f4:	462b      	mov	r3, r5
 80083f6:	461d      	mov	r5, r3
 80083f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083fc:	2a30      	cmp	r2, #48	; 0x30
 80083fe:	d0fa      	beq.n	80083f6 <_dtoa_r+0xb66>
 8008400:	e6f7      	b.n	80081f2 <_dtoa_r+0x962>
 8008402:	9a00      	ldr	r2, [sp, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d1a5      	bne.n	8008354 <_dtoa_r+0xac4>
 8008408:	f10a 0a01 	add.w	sl, sl, #1
 800840c:	2331      	movs	r3, #49	; 0x31
 800840e:	e779      	b.n	8008304 <_dtoa_r+0xa74>
 8008410:	4b13      	ldr	r3, [pc, #76]	; (8008460 <_dtoa_r+0xbd0>)
 8008412:	f7ff baaf 	b.w	8007974 <_dtoa_r+0xe4>
 8008416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008418:	2b00      	cmp	r3, #0
 800841a:	f47f aa86 	bne.w	800792a <_dtoa_r+0x9a>
 800841e:	4b11      	ldr	r3, [pc, #68]	; (8008464 <_dtoa_r+0xbd4>)
 8008420:	f7ff baa8 	b.w	8007974 <_dtoa_r+0xe4>
 8008424:	f1b9 0f00 	cmp.w	r9, #0
 8008428:	dc03      	bgt.n	8008432 <_dtoa_r+0xba2>
 800842a:	9b05      	ldr	r3, [sp, #20]
 800842c:	2b02      	cmp	r3, #2
 800842e:	f73f aec9 	bgt.w	80081c4 <_dtoa_r+0x934>
 8008432:	9d00      	ldr	r5, [sp, #0]
 8008434:	4631      	mov	r1, r6
 8008436:	4658      	mov	r0, fp
 8008438:	f7ff f99c 	bl	8007774 <quorem>
 800843c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008440:	f805 3b01 	strb.w	r3, [r5], #1
 8008444:	9a00      	ldr	r2, [sp, #0]
 8008446:	1aaa      	subs	r2, r5, r2
 8008448:	4591      	cmp	r9, r2
 800844a:	ddba      	ble.n	80083c2 <_dtoa_r+0xb32>
 800844c:	4659      	mov	r1, fp
 800844e:	2300      	movs	r3, #0
 8008450:	220a      	movs	r2, #10
 8008452:	4620      	mov	r0, r4
 8008454:	f000 fc06 	bl	8008c64 <__multadd>
 8008458:	4683      	mov	fp, r0
 800845a:	e7eb      	b.n	8008434 <_dtoa_r+0xba4>
 800845c:	0800a874 	.word	0x0800a874
 8008460:	0800a674 	.word	0x0800a674
 8008464:	0800a7f1 	.word	0x0800a7f1

08008468 <rshift>:
 8008468:	6903      	ldr	r3, [r0, #16]
 800846a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800846e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008472:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008476:	f100 0414 	add.w	r4, r0, #20
 800847a:	dd45      	ble.n	8008508 <rshift+0xa0>
 800847c:	f011 011f 	ands.w	r1, r1, #31
 8008480:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008484:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008488:	d10c      	bne.n	80084a4 <rshift+0x3c>
 800848a:	f100 0710 	add.w	r7, r0, #16
 800848e:	4629      	mov	r1, r5
 8008490:	42b1      	cmp	r1, r6
 8008492:	d334      	bcc.n	80084fe <rshift+0x96>
 8008494:	1a9b      	subs	r3, r3, r2
 8008496:	009b      	lsls	r3, r3, #2
 8008498:	1eea      	subs	r2, r5, #3
 800849a:	4296      	cmp	r6, r2
 800849c:	bf38      	it	cc
 800849e:	2300      	movcc	r3, #0
 80084a0:	4423      	add	r3, r4
 80084a2:	e015      	b.n	80084d0 <rshift+0x68>
 80084a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80084a8:	f1c1 0820 	rsb	r8, r1, #32
 80084ac:	40cf      	lsrs	r7, r1
 80084ae:	f105 0e04 	add.w	lr, r5, #4
 80084b2:	46a1      	mov	r9, r4
 80084b4:	4576      	cmp	r6, lr
 80084b6:	46f4      	mov	ip, lr
 80084b8:	d815      	bhi.n	80084e6 <rshift+0x7e>
 80084ba:	1a9b      	subs	r3, r3, r2
 80084bc:	009a      	lsls	r2, r3, #2
 80084be:	3a04      	subs	r2, #4
 80084c0:	3501      	adds	r5, #1
 80084c2:	42ae      	cmp	r6, r5
 80084c4:	bf38      	it	cc
 80084c6:	2200      	movcc	r2, #0
 80084c8:	18a3      	adds	r3, r4, r2
 80084ca:	50a7      	str	r7, [r4, r2]
 80084cc:	b107      	cbz	r7, 80084d0 <rshift+0x68>
 80084ce:	3304      	adds	r3, #4
 80084d0:	1b1a      	subs	r2, r3, r4
 80084d2:	42a3      	cmp	r3, r4
 80084d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80084d8:	bf08      	it	eq
 80084da:	2300      	moveq	r3, #0
 80084dc:	6102      	str	r2, [r0, #16]
 80084de:	bf08      	it	eq
 80084e0:	6143      	streq	r3, [r0, #20]
 80084e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084e6:	f8dc c000 	ldr.w	ip, [ip]
 80084ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80084ee:	ea4c 0707 	orr.w	r7, ip, r7
 80084f2:	f849 7b04 	str.w	r7, [r9], #4
 80084f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80084fa:	40cf      	lsrs	r7, r1
 80084fc:	e7da      	b.n	80084b4 <rshift+0x4c>
 80084fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008502:	f847 cf04 	str.w	ip, [r7, #4]!
 8008506:	e7c3      	b.n	8008490 <rshift+0x28>
 8008508:	4623      	mov	r3, r4
 800850a:	e7e1      	b.n	80084d0 <rshift+0x68>

0800850c <__hexdig_fun>:
 800850c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008510:	2b09      	cmp	r3, #9
 8008512:	d802      	bhi.n	800851a <__hexdig_fun+0xe>
 8008514:	3820      	subs	r0, #32
 8008516:	b2c0      	uxtb	r0, r0
 8008518:	4770      	bx	lr
 800851a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800851e:	2b05      	cmp	r3, #5
 8008520:	d801      	bhi.n	8008526 <__hexdig_fun+0x1a>
 8008522:	3847      	subs	r0, #71	; 0x47
 8008524:	e7f7      	b.n	8008516 <__hexdig_fun+0xa>
 8008526:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800852a:	2b05      	cmp	r3, #5
 800852c:	d801      	bhi.n	8008532 <__hexdig_fun+0x26>
 800852e:	3827      	subs	r0, #39	; 0x27
 8008530:	e7f1      	b.n	8008516 <__hexdig_fun+0xa>
 8008532:	2000      	movs	r0, #0
 8008534:	4770      	bx	lr
	...

08008538 <__gethex>:
 8008538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800853c:	ed2d 8b02 	vpush	{d8}
 8008540:	b089      	sub	sp, #36	; 0x24
 8008542:	ee08 0a10 	vmov	s16, r0
 8008546:	9304      	str	r3, [sp, #16]
 8008548:	4bbc      	ldr	r3, [pc, #752]	; (800883c <__gethex+0x304>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	4618      	mov	r0, r3
 8008550:	468b      	mov	fp, r1
 8008552:	4690      	mov	r8, r2
 8008554:	f7f7 fe46 	bl	80001e4 <strlen>
 8008558:	9b01      	ldr	r3, [sp, #4]
 800855a:	f8db 2000 	ldr.w	r2, [fp]
 800855e:	4403      	add	r3, r0
 8008560:	4682      	mov	sl, r0
 8008562:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008566:	9305      	str	r3, [sp, #20]
 8008568:	1c93      	adds	r3, r2, #2
 800856a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800856e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008572:	32fe      	adds	r2, #254	; 0xfe
 8008574:	18d1      	adds	r1, r2, r3
 8008576:	461f      	mov	r7, r3
 8008578:	f813 0b01 	ldrb.w	r0, [r3], #1
 800857c:	9100      	str	r1, [sp, #0]
 800857e:	2830      	cmp	r0, #48	; 0x30
 8008580:	d0f8      	beq.n	8008574 <__gethex+0x3c>
 8008582:	f7ff ffc3 	bl	800850c <__hexdig_fun>
 8008586:	4604      	mov	r4, r0
 8008588:	2800      	cmp	r0, #0
 800858a:	d13a      	bne.n	8008602 <__gethex+0xca>
 800858c:	9901      	ldr	r1, [sp, #4]
 800858e:	4652      	mov	r2, sl
 8008590:	4638      	mov	r0, r7
 8008592:	f001 f9ed 	bl	8009970 <strncmp>
 8008596:	4605      	mov	r5, r0
 8008598:	2800      	cmp	r0, #0
 800859a:	d168      	bne.n	800866e <__gethex+0x136>
 800859c:	f817 000a 	ldrb.w	r0, [r7, sl]
 80085a0:	eb07 060a 	add.w	r6, r7, sl
 80085a4:	f7ff ffb2 	bl	800850c <__hexdig_fun>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d062      	beq.n	8008672 <__gethex+0x13a>
 80085ac:	4633      	mov	r3, r6
 80085ae:	7818      	ldrb	r0, [r3, #0]
 80085b0:	2830      	cmp	r0, #48	; 0x30
 80085b2:	461f      	mov	r7, r3
 80085b4:	f103 0301 	add.w	r3, r3, #1
 80085b8:	d0f9      	beq.n	80085ae <__gethex+0x76>
 80085ba:	f7ff ffa7 	bl	800850c <__hexdig_fun>
 80085be:	2301      	movs	r3, #1
 80085c0:	fab0 f480 	clz	r4, r0
 80085c4:	0964      	lsrs	r4, r4, #5
 80085c6:	4635      	mov	r5, r6
 80085c8:	9300      	str	r3, [sp, #0]
 80085ca:	463a      	mov	r2, r7
 80085cc:	4616      	mov	r6, r2
 80085ce:	3201      	adds	r2, #1
 80085d0:	7830      	ldrb	r0, [r6, #0]
 80085d2:	f7ff ff9b 	bl	800850c <__hexdig_fun>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d1f8      	bne.n	80085cc <__gethex+0x94>
 80085da:	9901      	ldr	r1, [sp, #4]
 80085dc:	4652      	mov	r2, sl
 80085de:	4630      	mov	r0, r6
 80085e0:	f001 f9c6 	bl	8009970 <strncmp>
 80085e4:	b980      	cbnz	r0, 8008608 <__gethex+0xd0>
 80085e6:	b94d      	cbnz	r5, 80085fc <__gethex+0xc4>
 80085e8:	eb06 050a 	add.w	r5, r6, sl
 80085ec:	462a      	mov	r2, r5
 80085ee:	4616      	mov	r6, r2
 80085f0:	3201      	adds	r2, #1
 80085f2:	7830      	ldrb	r0, [r6, #0]
 80085f4:	f7ff ff8a 	bl	800850c <__hexdig_fun>
 80085f8:	2800      	cmp	r0, #0
 80085fa:	d1f8      	bne.n	80085ee <__gethex+0xb6>
 80085fc:	1bad      	subs	r5, r5, r6
 80085fe:	00ad      	lsls	r5, r5, #2
 8008600:	e004      	b.n	800860c <__gethex+0xd4>
 8008602:	2400      	movs	r4, #0
 8008604:	4625      	mov	r5, r4
 8008606:	e7e0      	b.n	80085ca <__gethex+0x92>
 8008608:	2d00      	cmp	r5, #0
 800860a:	d1f7      	bne.n	80085fc <__gethex+0xc4>
 800860c:	7833      	ldrb	r3, [r6, #0]
 800860e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008612:	2b50      	cmp	r3, #80	; 0x50
 8008614:	d13b      	bne.n	800868e <__gethex+0x156>
 8008616:	7873      	ldrb	r3, [r6, #1]
 8008618:	2b2b      	cmp	r3, #43	; 0x2b
 800861a:	d02c      	beq.n	8008676 <__gethex+0x13e>
 800861c:	2b2d      	cmp	r3, #45	; 0x2d
 800861e:	d02e      	beq.n	800867e <__gethex+0x146>
 8008620:	1c71      	adds	r1, r6, #1
 8008622:	f04f 0900 	mov.w	r9, #0
 8008626:	7808      	ldrb	r0, [r1, #0]
 8008628:	f7ff ff70 	bl	800850c <__hexdig_fun>
 800862c:	1e43      	subs	r3, r0, #1
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b18      	cmp	r3, #24
 8008632:	d82c      	bhi.n	800868e <__gethex+0x156>
 8008634:	f1a0 0210 	sub.w	r2, r0, #16
 8008638:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800863c:	f7ff ff66 	bl	800850c <__hexdig_fun>
 8008640:	1e43      	subs	r3, r0, #1
 8008642:	b2db      	uxtb	r3, r3
 8008644:	2b18      	cmp	r3, #24
 8008646:	d91d      	bls.n	8008684 <__gethex+0x14c>
 8008648:	f1b9 0f00 	cmp.w	r9, #0
 800864c:	d000      	beq.n	8008650 <__gethex+0x118>
 800864e:	4252      	negs	r2, r2
 8008650:	4415      	add	r5, r2
 8008652:	f8cb 1000 	str.w	r1, [fp]
 8008656:	b1e4      	cbz	r4, 8008692 <__gethex+0x15a>
 8008658:	9b00      	ldr	r3, [sp, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	bf14      	ite	ne
 800865e:	2700      	movne	r7, #0
 8008660:	2706      	moveq	r7, #6
 8008662:	4638      	mov	r0, r7
 8008664:	b009      	add	sp, #36	; 0x24
 8008666:	ecbd 8b02 	vpop	{d8}
 800866a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866e:	463e      	mov	r6, r7
 8008670:	4625      	mov	r5, r4
 8008672:	2401      	movs	r4, #1
 8008674:	e7ca      	b.n	800860c <__gethex+0xd4>
 8008676:	f04f 0900 	mov.w	r9, #0
 800867a:	1cb1      	adds	r1, r6, #2
 800867c:	e7d3      	b.n	8008626 <__gethex+0xee>
 800867e:	f04f 0901 	mov.w	r9, #1
 8008682:	e7fa      	b.n	800867a <__gethex+0x142>
 8008684:	230a      	movs	r3, #10
 8008686:	fb03 0202 	mla	r2, r3, r2, r0
 800868a:	3a10      	subs	r2, #16
 800868c:	e7d4      	b.n	8008638 <__gethex+0x100>
 800868e:	4631      	mov	r1, r6
 8008690:	e7df      	b.n	8008652 <__gethex+0x11a>
 8008692:	1bf3      	subs	r3, r6, r7
 8008694:	3b01      	subs	r3, #1
 8008696:	4621      	mov	r1, r4
 8008698:	2b07      	cmp	r3, #7
 800869a:	dc0b      	bgt.n	80086b4 <__gethex+0x17c>
 800869c:	ee18 0a10 	vmov	r0, s16
 80086a0:	f000 fa7e 	bl	8008ba0 <_Balloc>
 80086a4:	4604      	mov	r4, r0
 80086a6:	b940      	cbnz	r0, 80086ba <__gethex+0x182>
 80086a8:	4b65      	ldr	r3, [pc, #404]	; (8008840 <__gethex+0x308>)
 80086aa:	4602      	mov	r2, r0
 80086ac:	21de      	movs	r1, #222	; 0xde
 80086ae:	4865      	ldr	r0, [pc, #404]	; (8008844 <__gethex+0x30c>)
 80086b0:	f001 f97e 	bl	80099b0 <__assert_func>
 80086b4:	3101      	adds	r1, #1
 80086b6:	105b      	asrs	r3, r3, #1
 80086b8:	e7ee      	b.n	8008698 <__gethex+0x160>
 80086ba:	f100 0914 	add.w	r9, r0, #20
 80086be:	f04f 0b00 	mov.w	fp, #0
 80086c2:	f1ca 0301 	rsb	r3, sl, #1
 80086c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80086ca:	f8cd b000 	str.w	fp, [sp]
 80086ce:	9306      	str	r3, [sp, #24]
 80086d0:	42b7      	cmp	r7, r6
 80086d2:	d340      	bcc.n	8008756 <__gethex+0x21e>
 80086d4:	9802      	ldr	r0, [sp, #8]
 80086d6:	9b00      	ldr	r3, [sp, #0]
 80086d8:	f840 3b04 	str.w	r3, [r0], #4
 80086dc:	eba0 0009 	sub.w	r0, r0, r9
 80086e0:	1080      	asrs	r0, r0, #2
 80086e2:	0146      	lsls	r6, r0, #5
 80086e4:	6120      	str	r0, [r4, #16]
 80086e6:	4618      	mov	r0, r3
 80086e8:	f000 fb50 	bl	8008d8c <__hi0bits>
 80086ec:	1a30      	subs	r0, r6, r0
 80086ee:	f8d8 6000 	ldr.w	r6, [r8]
 80086f2:	42b0      	cmp	r0, r6
 80086f4:	dd63      	ble.n	80087be <__gethex+0x286>
 80086f6:	1b87      	subs	r7, r0, r6
 80086f8:	4639      	mov	r1, r7
 80086fa:	4620      	mov	r0, r4
 80086fc:	f000 feea 	bl	80094d4 <__any_on>
 8008700:	4682      	mov	sl, r0
 8008702:	b1a8      	cbz	r0, 8008730 <__gethex+0x1f8>
 8008704:	1e7b      	subs	r3, r7, #1
 8008706:	1159      	asrs	r1, r3, #5
 8008708:	f003 021f 	and.w	r2, r3, #31
 800870c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008710:	f04f 0a01 	mov.w	sl, #1
 8008714:	fa0a f202 	lsl.w	r2, sl, r2
 8008718:	420a      	tst	r2, r1
 800871a:	d009      	beq.n	8008730 <__gethex+0x1f8>
 800871c:	4553      	cmp	r3, sl
 800871e:	dd05      	ble.n	800872c <__gethex+0x1f4>
 8008720:	1eb9      	subs	r1, r7, #2
 8008722:	4620      	mov	r0, r4
 8008724:	f000 fed6 	bl	80094d4 <__any_on>
 8008728:	2800      	cmp	r0, #0
 800872a:	d145      	bne.n	80087b8 <__gethex+0x280>
 800872c:	f04f 0a02 	mov.w	sl, #2
 8008730:	4639      	mov	r1, r7
 8008732:	4620      	mov	r0, r4
 8008734:	f7ff fe98 	bl	8008468 <rshift>
 8008738:	443d      	add	r5, r7
 800873a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800873e:	42ab      	cmp	r3, r5
 8008740:	da4c      	bge.n	80087dc <__gethex+0x2a4>
 8008742:	ee18 0a10 	vmov	r0, s16
 8008746:	4621      	mov	r1, r4
 8008748:	f000 fa6a 	bl	8008c20 <_Bfree>
 800874c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800874e:	2300      	movs	r3, #0
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	27a3      	movs	r7, #163	; 0xa3
 8008754:	e785      	b.n	8008662 <__gethex+0x12a>
 8008756:	1e73      	subs	r3, r6, #1
 8008758:	9a05      	ldr	r2, [sp, #20]
 800875a:	9303      	str	r3, [sp, #12]
 800875c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008760:	4293      	cmp	r3, r2
 8008762:	d019      	beq.n	8008798 <__gethex+0x260>
 8008764:	f1bb 0f20 	cmp.w	fp, #32
 8008768:	d107      	bne.n	800877a <__gethex+0x242>
 800876a:	9b02      	ldr	r3, [sp, #8]
 800876c:	9a00      	ldr	r2, [sp, #0]
 800876e:	f843 2b04 	str.w	r2, [r3], #4
 8008772:	9302      	str	r3, [sp, #8]
 8008774:	2300      	movs	r3, #0
 8008776:	9300      	str	r3, [sp, #0]
 8008778:	469b      	mov	fp, r3
 800877a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800877e:	f7ff fec5 	bl	800850c <__hexdig_fun>
 8008782:	9b00      	ldr	r3, [sp, #0]
 8008784:	f000 000f 	and.w	r0, r0, #15
 8008788:	fa00 f00b 	lsl.w	r0, r0, fp
 800878c:	4303      	orrs	r3, r0
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	f10b 0b04 	add.w	fp, fp, #4
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	e00d      	b.n	80087b4 <__gethex+0x27c>
 8008798:	9b03      	ldr	r3, [sp, #12]
 800879a:	9a06      	ldr	r2, [sp, #24]
 800879c:	4413      	add	r3, r2
 800879e:	42bb      	cmp	r3, r7
 80087a0:	d3e0      	bcc.n	8008764 <__gethex+0x22c>
 80087a2:	4618      	mov	r0, r3
 80087a4:	9901      	ldr	r1, [sp, #4]
 80087a6:	9307      	str	r3, [sp, #28]
 80087a8:	4652      	mov	r2, sl
 80087aa:	f001 f8e1 	bl	8009970 <strncmp>
 80087ae:	9b07      	ldr	r3, [sp, #28]
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d1d7      	bne.n	8008764 <__gethex+0x22c>
 80087b4:	461e      	mov	r6, r3
 80087b6:	e78b      	b.n	80086d0 <__gethex+0x198>
 80087b8:	f04f 0a03 	mov.w	sl, #3
 80087bc:	e7b8      	b.n	8008730 <__gethex+0x1f8>
 80087be:	da0a      	bge.n	80087d6 <__gethex+0x29e>
 80087c0:	1a37      	subs	r7, r6, r0
 80087c2:	4621      	mov	r1, r4
 80087c4:	ee18 0a10 	vmov	r0, s16
 80087c8:	463a      	mov	r2, r7
 80087ca:	f000 fc45 	bl	8009058 <__lshift>
 80087ce:	1bed      	subs	r5, r5, r7
 80087d0:	4604      	mov	r4, r0
 80087d2:	f100 0914 	add.w	r9, r0, #20
 80087d6:	f04f 0a00 	mov.w	sl, #0
 80087da:	e7ae      	b.n	800873a <__gethex+0x202>
 80087dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80087e0:	42a8      	cmp	r0, r5
 80087e2:	dd72      	ble.n	80088ca <__gethex+0x392>
 80087e4:	1b45      	subs	r5, r0, r5
 80087e6:	42ae      	cmp	r6, r5
 80087e8:	dc36      	bgt.n	8008858 <__gethex+0x320>
 80087ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d02a      	beq.n	8008848 <__gethex+0x310>
 80087f2:	2b03      	cmp	r3, #3
 80087f4:	d02c      	beq.n	8008850 <__gethex+0x318>
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d115      	bne.n	8008826 <__gethex+0x2ee>
 80087fa:	42ae      	cmp	r6, r5
 80087fc:	d113      	bne.n	8008826 <__gethex+0x2ee>
 80087fe:	2e01      	cmp	r6, #1
 8008800:	d10b      	bne.n	800881a <__gethex+0x2e2>
 8008802:	9a04      	ldr	r2, [sp, #16]
 8008804:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	2301      	movs	r3, #1
 800880c:	6123      	str	r3, [r4, #16]
 800880e:	f8c9 3000 	str.w	r3, [r9]
 8008812:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008814:	2762      	movs	r7, #98	; 0x62
 8008816:	601c      	str	r4, [r3, #0]
 8008818:	e723      	b.n	8008662 <__gethex+0x12a>
 800881a:	1e71      	subs	r1, r6, #1
 800881c:	4620      	mov	r0, r4
 800881e:	f000 fe59 	bl	80094d4 <__any_on>
 8008822:	2800      	cmp	r0, #0
 8008824:	d1ed      	bne.n	8008802 <__gethex+0x2ca>
 8008826:	ee18 0a10 	vmov	r0, s16
 800882a:	4621      	mov	r1, r4
 800882c:	f000 f9f8 	bl	8008c20 <_Bfree>
 8008830:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008832:	2300      	movs	r3, #0
 8008834:	6013      	str	r3, [r2, #0]
 8008836:	2750      	movs	r7, #80	; 0x50
 8008838:	e713      	b.n	8008662 <__gethex+0x12a>
 800883a:	bf00      	nop
 800883c:	0800a8f0 	.word	0x0800a8f0
 8008840:	0800a874 	.word	0x0800a874
 8008844:	0800a885 	.word	0x0800a885
 8008848:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800884a:	2b00      	cmp	r3, #0
 800884c:	d1eb      	bne.n	8008826 <__gethex+0x2ee>
 800884e:	e7d8      	b.n	8008802 <__gethex+0x2ca>
 8008850:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1d5      	bne.n	8008802 <__gethex+0x2ca>
 8008856:	e7e6      	b.n	8008826 <__gethex+0x2ee>
 8008858:	1e6f      	subs	r7, r5, #1
 800885a:	f1ba 0f00 	cmp.w	sl, #0
 800885e:	d131      	bne.n	80088c4 <__gethex+0x38c>
 8008860:	b127      	cbz	r7, 800886c <__gethex+0x334>
 8008862:	4639      	mov	r1, r7
 8008864:	4620      	mov	r0, r4
 8008866:	f000 fe35 	bl	80094d4 <__any_on>
 800886a:	4682      	mov	sl, r0
 800886c:	117b      	asrs	r3, r7, #5
 800886e:	2101      	movs	r1, #1
 8008870:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008874:	f007 071f 	and.w	r7, r7, #31
 8008878:	fa01 f707 	lsl.w	r7, r1, r7
 800887c:	421f      	tst	r7, r3
 800887e:	4629      	mov	r1, r5
 8008880:	4620      	mov	r0, r4
 8008882:	bf18      	it	ne
 8008884:	f04a 0a02 	orrne.w	sl, sl, #2
 8008888:	1b76      	subs	r6, r6, r5
 800888a:	f7ff fded 	bl	8008468 <rshift>
 800888e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008892:	2702      	movs	r7, #2
 8008894:	f1ba 0f00 	cmp.w	sl, #0
 8008898:	d048      	beq.n	800892c <__gethex+0x3f4>
 800889a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800889e:	2b02      	cmp	r3, #2
 80088a0:	d015      	beq.n	80088ce <__gethex+0x396>
 80088a2:	2b03      	cmp	r3, #3
 80088a4:	d017      	beq.n	80088d6 <__gethex+0x39e>
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d109      	bne.n	80088be <__gethex+0x386>
 80088aa:	f01a 0f02 	tst.w	sl, #2
 80088ae:	d006      	beq.n	80088be <__gethex+0x386>
 80088b0:	f8d9 0000 	ldr.w	r0, [r9]
 80088b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80088b8:	f01a 0f01 	tst.w	sl, #1
 80088bc:	d10e      	bne.n	80088dc <__gethex+0x3a4>
 80088be:	f047 0710 	orr.w	r7, r7, #16
 80088c2:	e033      	b.n	800892c <__gethex+0x3f4>
 80088c4:	f04f 0a01 	mov.w	sl, #1
 80088c8:	e7d0      	b.n	800886c <__gethex+0x334>
 80088ca:	2701      	movs	r7, #1
 80088cc:	e7e2      	b.n	8008894 <__gethex+0x35c>
 80088ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d0:	f1c3 0301 	rsb	r3, r3, #1
 80088d4:	9315      	str	r3, [sp, #84]	; 0x54
 80088d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d0f0      	beq.n	80088be <__gethex+0x386>
 80088dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80088e0:	f104 0314 	add.w	r3, r4, #20
 80088e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80088e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80088ec:	f04f 0c00 	mov.w	ip, #0
 80088f0:	4618      	mov	r0, r3
 80088f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80088f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80088fa:	d01c      	beq.n	8008936 <__gethex+0x3fe>
 80088fc:	3201      	adds	r2, #1
 80088fe:	6002      	str	r2, [r0, #0]
 8008900:	2f02      	cmp	r7, #2
 8008902:	f104 0314 	add.w	r3, r4, #20
 8008906:	d13f      	bne.n	8008988 <__gethex+0x450>
 8008908:	f8d8 2000 	ldr.w	r2, [r8]
 800890c:	3a01      	subs	r2, #1
 800890e:	42b2      	cmp	r2, r6
 8008910:	d10a      	bne.n	8008928 <__gethex+0x3f0>
 8008912:	1171      	asrs	r1, r6, #5
 8008914:	2201      	movs	r2, #1
 8008916:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800891a:	f006 061f 	and.w	r6, r6, #31
 800891e:	fa02 f606 	lsl.w	r6, r2, r6
 8008922:	421e      	tst	r6, r3
 8008924:	bf18      	it	ne
 8008926:	4617      	movne	r7, r2
 8008928:	f047 0720 	orr.w	r7, r7, #32
 800892c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800892e:	601c      	str	r4, [r3, #0]
 8008930:	9b04      	ldr	r3, [sp, #16]
 8008932:	601d      	str	r5, [r3, #0]
 8008934:	e695      	b.n	8008662 <__gethex+0x12a>
 8008936:	4299      	cmp	r1, r3
 8008938:	f843 cc04 	str.w	ip, [r3, #-4]
 800893c:	d8d8      	bhi.n	80088f0 <__gethex+0x3b8>
 800893e:	68a3      	ldr	r3, [r4, #8]
 8008940:	459b      	cmp	fp, r3
 8008942:	db19      	blt.n	8008978 <__gethex+0x440>
 8008944:	6861      	ldr	r1, [r4, #4]
 8008946:	ee18 0a10 	vmov	r0, s16
 800894a:	3101      	adds	r1, #1
 800894c:	f000 f928 	bl	8008ba0 <_Balloc>
 8008950:	4681      	mov	r9, r0
 8008952:	b918      	cbnz	r0, 800895c <__gethex+0x424>
 8008954:	4b1a      	ldr	r3, [pc, #104]	; (80089c0 <__gethex+0x488>)
 8008956:	4602      	mov	r2, r0
 8008958:	2184      	movs	r1, #132	; 0x84
 800895a:	e6a8      	b.n	80086ae <__gethex+0x176>
 800895c:	6922      	ldr	r2, [r4, #16]
 800895e:	3202      	adds	r2, #2
 8008960:	f104 010c 	add.w	r1, r4, #12
 8008964:	0092      	lsls	r2, r2, #2
 8008966:	300c      	adds	r0, #12
 8008968:	f000 f90c 	bl	8008b84 <memcpy>
 800896c:	4621      	mov	r1, r4
 800896e:	ee18 0a10 	vmov	r0, s16
 8008972:	f000 f955 	bl	8008c20 <_Bfree>
 8008976:	464c      	mov	r4, r9
 8008978:	6923      	ldr	r3, [r4, #16]
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008980:	6122      	str	r2, [r4, #16]
 8008982:	2201      	movs	r2, #1
 8008984:	615a      	str	r2, [r3, #20]
 8008986:	e7bb      	b.n	8008900 <__gethex+0x3c8>
 8008988:	6922      	ldr	r2, [r4, #16]
 800898a:	455a      	cmp	r2, fp
 800898c:	dd0b      	ble.n	80089a6 <__gethex+0x46e>
 800898e:	2101      	movs	r1, #1
 8008990:	4620      	mov	r0, r4
 8008992:	f7ff fd69 	bl	8008468 <rshift>
 8008996:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800899a:	3501      	adds	r5, #1
 800899c:	42ab      	cmp	r3, r5
 800899e:	f6ff aed0 	blt.w	8008742 <__gethex+0x20a>
 80089a2:	2701      	movs	r7, #1
 80089a4:	e7c0      	b.n	8008928 <__gethex+0x3f0>
 80089a6:	f016 061f 	ands.w	r6, r6, #31
 80089aa:	d0fa      	beq.n	80089a2 <__gethex+0x46a>
 80089ac:	449a      	add	sl, r3
 80089ae:	f1c6 0620 	rsb	r6, r6, #32
 80089b2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80089b6:	f000 f9e9 	bl	8008d8c <__hi0bits>
 80089ba:	42b0      	cmp	r0, r6
 80089bc:	dbe7      	blt.n	800898e <__gethex+0x456>
 80089be:	e7f0      	b.n	80089a2 <__gethex+0x46a>
 80089c0:	0800a874 	.word	0x0800a874

080089c4 <L_shift>:
 80089c4:	f1c2 0208 	rsb	r2, r2, #8
 80089c8:	0092      	lsls	r2, r2, #2
 80089ca:	b570      	push	{r4, r5, r6, lr}
 80089cc:	f1c2 0620 	rsb	r6, r2, #32
 80089d0:	6843      	ldr	r3, [r0, #4]
 80089d2:	6804      	ldr	r4, [r0, #0]
 80089d4:	fa03 f506 	lsl.w	r5, r3, r6
 80089d8:	432c      	orrs	r4, r5
 80089da:	40d3      	lsrs	r3, r2
 80089dc:	6004      	str	r4, [r0, #0]
 80089de:	f840 3f04 	str.w	r3, [r0, #4]!
 80089e2:	4288      	cmp	r0, r1
 80089e4:	d3f4      	bcc.n	80089d0 <L_shift+0xc>
 80089e6:	bd70      	pop	{r4, r5, r6, pc}

080089e8 <__match>:
 80089e8:	b530      	push	{r4, r5, lr}
 80089ea:	6803      	ldr	r3, [r0, #0]
 80089ec:	3301      	adds	r3, #1
 80089ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089f2:	b914      	cbnz	r4, 80089fa <__match+0x12>
 80089f4:	6003      	str	r3, [r0, #0]
 80089f6:	2001      	movs	r0, #1
 80089f8:	bd30      	pop	{r4, r5, pc}
 80089fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a02:	2d19      	cmp	r5, #25
 8008a04:	bf98      	it	ls
 8008a06:	3220      	addls	r2, #32
 8008a08:	42a2      	cmp	r2, r4
 8008a0a:	d0f0      	beq.n	80089ee <__match+0x6>
 8008a0c:	2000      	movs	r0, #0
 8008a0e:	e7f3      	b.n	80089f8 <__match+0x10>

08008a10 <__hexnan>:
 8008a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	680b      	ldr	r3, [r1, #0]
 8008a16:	6801      	ldr	r1, [r0, #0]
 8008a18:	115e      	asrs	r6, r3, #5
 8008a1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a1e:	f013 031f 	ands.w	r3, r3, #31
 8008a22:	b087      	sub	sp, #28
 8008a24:	bf18      	it	ne
 8008a26:	3604      	addne	r6, #4
 8008a28:	2500      	movs	r5, #0
 8008a2a:	1f37      	subs	r7, r6, #4
 8008a2c:	4682      	mov	sl, r0
 8008a2e:	4690      	mov	r8, r2
 8008a30:	9301      	str	r3, [sp, #4]
 8008a32:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a36:	46b9      	mov	r9, r7
 8008a38:	463c      	mov	r4, r7
 8008a3a:	9502      	str	r5, [sp, #8]
 8008a3c:	46ab      	mov	fp, r5
 8008a3e:	784a      	ldrb	r2, [r1, #1]
 8008a40:	1c4b      	adds	r3, r1, #1
 8008a42:	9303      	str	r3, [sp, #12]
 8008a44:	b342      	cbz	r2, 8008a98 <__hexnan+0x88>
 8008a46:	4610      	mov	r0, r2
 8008a48:	9105      	str	r1, [sp, #20]
 8008a4a:	9204      	str	r2, [sp, #16]
 8008a4c:	f7ff fd5e 	bl	800850c <__hexdig_fun>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d14f      	bne.n	8008af4 <__hexnan+0xe4>
 8008a54:	9a04      	ldr	r2, [sp, #16]
 8008a56:	9905      	ldr	r1, [sp, #20]
 8008a58:	2a20      	cmp	r2, #32
 8008a5a:	d818      	bhi.n	8008a8e <__hexnan+0x7e>
 8008a5c:	9b02      	ldr	r3, [sp, #8]
 8008a5e:	459b      	cmp	fp, r3
 8008a60:	dd13      	ble.n	8008a8a <__hexnan+0x7a>
 8008a62:	454c      	cmp	r4, r9
 8008a64:	d206      	bcs.n	8008a74 <__hexnan+0x64>
 8008a66:	2d07      	cmp	r5, #7
 8008a68:	dc04      	bgt.n	8008a74 <__hexnan+0x64>
 8008a6a:	462a      	mov	r2, r5
 8008a6c:	4649      	mov	r1, r9
 8008a6e:	4620      	mov	r0, r4
 8008a70:	f7ff ffa8 	bl	80089c4 <L_shift>
 8008a74:	4544      	cmp	r4, r8
 8008a76:	d950      	bls.n	8008b1a <__hexnan+0x10a>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	f1a4 0904 	sub.w	r9, r4, #4
 8008a7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a82:	f8cd b008 	str.w	fp, [sp, #8]
 8008a86:	464c      	mov	r4, r9
 8008a88:	461d      	mov	r5, r3
 8008a8a:	9903      	ldr	r1, [sp, #12]
 8008a8c:	e7d7      	b.n	8008a3e <__hexnan+0x2e>
 8008a8e:	2a29      	cmp	r2, #41	; 0x29
 8008a90:	d156      	bne.n	8008b40 <__hexnan+0x130>
 8008a92:	3102      	adds	r1, #2
 8008a94:	f8ca 1000 	str.w	r1, [sl]
 8008a98:	f1bb 0f00 	cmp.w	fp, #0
 8008a9c:	d050      	beq.n	8008b40 <__hexnan+0x130>
 8008a9e:	454c      	cmp	r4, r9
 8008aa0:	d206      	bcs.n	8008ab0 <__hexnan+0xa0>
 8008aa2:	2d07      	cmp	r5, #7
 8008aa4:	dc04      	bgt.n	8008ab0 <__hexnan+0xa0>
 8008aa6:	462a      	mov	r2, r5
 8008aa8:	4649      	mov	r1, r9
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f7ff ff8a 	bl	80089c4 <L_shift>
 8008ab0:	4544      	cmp	r4, r8
 8008ab2:	d934      	bls.n	8008b1e <__hexnan+0x10e>
 8008ab4:	f1a8 0204 	sub.w	r2, r8, #4
 8008ab8:	4623      	mov	r3, r4
 8008aba:	f853 1b04 	ldr.w	r1, [r3], #4
 8008abe:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ac2:	429f      	cmp	r7, r3
 8008ac4:	d2f9      	bcs.n	8008aba <__hexnan+0xaa>
 8008ac6:	1b3b      	subs	r3, r7, r4
 8008ac8:	f023 0303 	bic.w	r3, r3, #3
 8008acc:	3304      	adds	r3, #4
 8008ace:	3401      	adds	r4, #1
 8008ad0:	3e03      	subs	r6, #3
 8008ad2:	42b4      	cmp	r4, r6
 8008ad4:	bf88      	it	hi
 8008ad6:	2304      	movhi	r3, #4
 8008ad8:	4443      	add	r3, r8
 8008ada:	2200      	movs	r2, #0
 8008adc:	f843 2b04 	str.w	r2, [r3], #4
 8008ae0:	429f      	cmp	r7, r3
 8008ae2:	d2fb      	bcs.n	8008adc <__hexnan+0xcc>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	b91b      	cbnz	r3, 8008af0 <__hexnan+0xe0>
 8008ae8:	4547      	cmp	r7, r8
 8008aea:	d127      	bne.n	8008b3c <__hexnan+0x12c>
 8008aec:	2301      	movs	r3, #1
 8008aee:	603b      	str	r3, [r7, #0]
 8008af0:	2005      	movs	r0, #5
 8008af2:	e026      	b.n	8008b42 <__hexnan+0x132>
 8008af4:	3501      	adds	r5, #1
 8008af6:	2d08      	cmp	r5, #8
 8008af8:	f10b 0b01 	add.w	fp, fp, #1
 8008afc:	dd06      	ble.n	8008b0c <__hexnan+0xfc>
 8008afe:	4544      	cmp	r4, r8
 8008b00:	d9c3      	bls.n	8008a8a <__hexnan+0x7a>
 8008b02:	2300      	movs	r3, #0
 8008b04:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b08:	2501      	movs	r5, #1
 8008b0a:	3c04      	subs	r4, #4
 8008b0c:	6822      	ldr	r2, [r4, #0]
 8008b0e:	f000 000f 	and.w	r0, r0, #15
 8008b12:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008b16:	6022      	str	r2, [r4, #0]
 8008b18:	e7b7      	b.n	8008a8a <__hexnan+0x7a>
 8008b1a:	2508      	movs	r5, #8
 8008b1c:	e7b5      	b.n	8008a8a <__hexnan+0x7a>
 8008b1e:	9b01      	ldr	r3, [sp, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d0df      	beq.n	8008ae4 <__hexnan+0xd4>
 8008b24:	f04f 32ff 	mov.w	r2, #4294967295
 8008b28:	f1c3 0320 	rsb	r3, r3, #32
 8008b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b34:	401a      	ands	r2, r3
 8008b36:	f846 2c04 	str.w	r2, [r6, #-4]
 8008b3a:	e7d3      	b.n	8008ae4 <__hexnan+0xd4>
 8008b3c:	3f04      	subs	r7, #4
 8008b3e:	e7d1      	b.n	8008ae4 <__hexnan+0xd4>
 8008b40:	2004      	movs	r0, #4
 8008b42:	b007      	add	sp, #28
 8008b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b48 <_localeconv_r>:
 8008b48:	4800      	ldr	r0, [pc, #0]	; (8008b4c <_localeconv_r+0x4>)
 8008b4a:	4770      	bx	lr
 8008b4c:	20001108 	.word	0x20001108

08008b50 <malloc>:
 8008b50:	4b02      	ldr	r3, [pc, #8]	; (8008b5c <malloc+0xc>)
 8008b52:	4601      	mov	r1, r0
 8008b54:	6818      	ldr	r0, [r3, #0]
 8008b56:	f000 bd3d 	b.w	80095d4 <_malloc_r>
 8008b5a:	bf00      	nop
 8008b5c:	20000fb0 	.word	0x20000fb0

08008b60 <__ascii_mbtowc>:
 8008b60:	b082      	sub	sp, #8
 8008b62:	b901      	cbnz	r1, 8008b66 <__ascii_mbtowc+0x6>
 8008b64:	a901      	add	r1, sp, #4
 8008b66:	b142      	cbz	r2, 8008b7a <__ascii_mbtowc+0x1a>
 8008b68:	b14b      	cbz	r3, 8008b7e <__ascii_mbtowc+0x1e>
 8008b6a:	7813      	ldrb	r3, [r2, #0]
 8008b6c:	600b      	str	r3, [r1, #0]
 8008b6e:	7812      	ldrb	r2, [r2, #0]
 8008b70:	1e10      	subs	r0, r2, #0
 8008b72:	bf18      	it	ne
 8008b74:	2001      	movne	r0, #1
 8008b76:	b002      	add	sp, #8
 8008b78:	4770      	bx	lr
 8008b7a:	4610      	mov	r0, r2
 8008b7c:	e7fb      	b.n	8008b76 <__ascii_mbtowc+0x16>
 8008b7e:	f06f 0001 	mvn.w	r0, #1
 8008b82:	e7f8      	b.n	8008b76 <__ascii_mbtowc+0x16>

08008b84 <memcpy>:
 8008b84:	440a      	add	r2, r1
 8008b86:	4291      	cmp	r1, r2
 8008b88:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b8c:	d100      	bne.n	8008b90 <memcpy+0xc>
 8008b8e:	4770      	bx	lr
 8008b90:	b510      	push	{r4, lr}
 8008b92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b9a:	4291      	cmp	r1, r2
 8008b9c:	d1f9      	bne.n	8008b92 <memcpy+0xe>
 8008b9e:	bd10      	pop	{r4, pc}

08008ba0 <_Balloc>:
 8008ba0:	b570      	push	{r4, r5, r6, lr}
 8008ba2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	460d      	mov	r5, r1
 8008ba8:	b976      	cbnz	r6, 8008bc8 <_Balloc+0x28>
 8008baa:	2010      	movs	r0, #16
 8008bac:	f7ff ffd0 	bl	8008b50 <malloc>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	6260      	str	r0, [r4, #36]	; 0x24
 8008bb4:	b920      	cbnz	r0, 8008bc0 <_Balloc+0x20>
 8008bb6:	4b18      	ldr	r3, [pc, #96]	; (8008c18 <_Balloc+0x78>)
 8008bb8:	4818      	ldr	r0, [pc, #96]	; (8008c1c <_Balloc+0x7c>)
 8008bba:	2166      	movs	r1, #102	; 0x66
 8008bbc:	f000 fef8 	bl	80099b0 <__assert_func>
 8008bc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bc4:	6006      	str	r6, [r0, #0]
 8008bc6:	60c6      	str	r6, [r0, #12]
 8008bc8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bca:	68f3      	ldr	r3, [r6, #12]
 8008bcc:	b183      	cbz	r3, 8008bf0 <_Balloc+0x50>
 8008bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bd6:	b9b8      	cbnz	r0, 8008c08 <_Balloc+0x68>
 8008bd8:	2101      	movs	r1, #1
 8008bda:	fa01 f605 	lsl.w	r6, r1, r5
 8008bde:	1d72      	adds	r2, r6, #5
 8008be0:	0092      	lsls	r2, r2, #2
 8008be2:	4620      	mov	r0, r4
 8008be4:	f000 fc97 	bl	8009516 <_calloc_r>
 8008be8:	b160      	cbz	r0, 8008c04 <_Balloc+0x64>
 8008bea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bee:	e00e      	b.n	8008c0e <_Balloc+0x6e>
 8008bf0:	2221      	movs	r2, #33	; 0x21
 8008bf2:	2104      	movs	r1, #4
 8008bf4:	4620      	mov	r0, r4
 8008bf6:	f000 fc8e 	bl	8009516 <_calloc_r>
 8008bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bfc:	60f0      	str	r0, [r6, #12]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1e4      	bne.n	8008bce <_Balloc+0x2e>
 8008c04:	2000      	movs	r0, #0
 8008c06:	bd70      	pop	{r4, r5, r6, pc}
 8008c08:	6802      	ldr	r2, [r0, #0]
 8008c0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c0e:	2300      	movs	r3, #0
 8008c10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c14:	e7f7      	b.n	8008c06 <_Balloc+0x66>
 8008c16:	bf00      	nop
 8008c18:	0800a7fe 	.word	0x0800a7fe
 8008c1c:	0800a904 	.word	0x0800a904

08008c20 <_Bfree>:
 8008c20:	b570      	push	{r4, r5, r6, lr}
 8008c22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c24:	4605      	mov	r5, r0
 8008c26:	460c      	mov	r4, r1
 8008c28:	b976      	cbnz	r6, 8008c48 <_Bfree+0x28>
 8008c2a:	2010      	movs	r0, #16
 8008c2c:	f7ff ff90 	bl	8008b50 <malloc>
 8008c30:	4602      	mov	r2, r0
 8008c32:	6268      	str	r0, [r5, #36]	; 0x24
 8008c34:	b920      	cbnz	r0, 8008c40 <_Bfree+0x20>
 8008c36:	4b09      	ldr	r3, [pc, #36]	; (8008c5c <_Bfree+0x3c>)
 8008c38:	4809      	ldr	r0, [pc, #36]	; (8008c60 <_Bfree+0x40>)
 8008c3a:	218a      	movs	r1, #138	; 0x8a
 8008c3c:	f000 feb8 	bl	80099b0 <__assert_func>
 8008c40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c44:	6006      	str	r6, [r0, #0]
 8008c46:	60c6      	str	r6, [r0, #12]
 8008c48:	b13c      	cbz	r4, 8008c5a <_Bfree+0x3a>
 8008c4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c4c:	6862      	ldr	r2, [r4, #4]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c54:	6021      	str	r1, [r4, #0]
 8008c56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c5a:	bd70      	pop	{r4, r5, r6, pc}
 8008c5c:	0800a7fe 	.word	0x0800a7fe
 8008c60:	0800a904 	.word	0x0800a904

08008c64 <__multadd>:
 8008c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c68:	690e      	ldr	r6, [r1, #16]
 8008c6a:	4607      	mov	r7, r0
 8008c6c:	4698      	mov	r8, r3
 8008c6e:	460c      	mov	r4, r1
 8008c70:	f101 0014 	add.w	r0, r1, #20
 8008c74:	2300      	movs	r3, #0
 8008c76:	6805      	ldr	r5, [r0, #0]
 8008c78:	b2a9      	uxth	r1, r5
 8008c7a:	fb02 8101 	mla	r1, r2, r1, r8
 8008c7e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008c82:	0c2d      	lsrs	r5, r5, #16
 8008c84:	fb02 c505 	mla	r5, r2, r5, ip
 8008c88:	b289      	uxth	r1, r1
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008c90:	429e      	cmp	r6, r3
 8008c92:	f840 1b04 	str.w	r1, [r0], #4
 8008c96:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008c9a:	dcec      	bgt.n	8008c76 <__multadd+0x12>
 8008c9c:	f1b8 0f00 	cmp.w	r8, #0
 8008ca0:	d022      	beq.n	8008ce8 <__multadd+0x84>
 8008ca2:	68a3      	ldr	r3, [r4, #8]
 8008ca4:	42b3      	cmp	r3, r6
 8008ca6:	dc19      	bgt.n	8008cdc <__multadd+0x78>
 8008ca8:	6861      	ldr	r1, [r4, #4]
 8008caa:	4638      	mov	r0, r7
 8008cac:	3101      	adds	r1, #1
 8008cae:	f7ff ff77 	bl	8008ba0 <_Balloc>
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	b928      	cbnz	r0, 8008cc2 <__multadd+0x5e>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	4b0d      	ldr	r3, [pc, #52]	; (8008cf0 <__multadd+0x8c>)
 8008cba:	480e      	ldr	r0, [pc, #56]	; (8008cf4 <__multadd+0x90>)
 8008cbc:	21b5      	movs	r1, #181	; 0xb5
 8008cbe:	f000 fe77 	bl	80099b0 <__assert_func>
 8008cc2:	6922      	ldr	r2, [r4, #16]
 8008cc4:	3202      	adds	r2, #2
 8008cc6:	f104 010c 	add.w	r1, r4, #12
 8008cca:	0092      	lsls	r2, r2, #2
 8008ccc:	300c      	adds	r0, #12
 8008cce:	f7ff ff59 	bl	8008b84 <memcpy>
 8008cd2:	4621      	mov	r1, r4
 8008cd4:	4638      	mov	r0, r7
 8008cd6:	f7ff ffa3 	bl	8008c20 <_Bfree>
 8008cda:	462c      	mov	r4, r5
 8008cdc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008ce0:	3601      	adds	r6, #1
 8008ce2:	f8c3 8014 	str.w	r8, [r3, #20]
 8008ce6:	6126      	str	r6, [r4, #16]
 8008ce8:	4620      	mov	r0, r4
 8008cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cee:	bf00      	nop
 8008cf0:	0800a874 	.word	0x0800a874
 8008cf4:	0800a904 	.word	0x0800a904

08008cf8 <__s2b>:
 8008cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	4615      	mov	r5, r2
 8008d00:	461f      	mov	r7, r3
 8008d02:	2209      	movs	r2, #9
 8008d04:	3308      	adds	r3, #8
 8008d06:	4606      	mov	r6, r0
 8008d08:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d0c:	2100      	movs	r1, #0
 8008d0e:	2201      	movs	r2, #1
 8008d10:	429a      	cmp	r2, r3
 8008d12:	db09      	blt.n	8008d28 <__s2b+0x30>
 8008d14:	4630      	mov	r0, r6
 8008d16:	f7ff ff43 	bl	8008ba0 <_Balloc>
 8008d1a:	b940      	cbnz	r0, 8008d2e <__s2b+0x36>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	4b19      	ldr	r3, [pc, #100]	; (8008d84 <__s2b+0x8c>)
 8008d20:	4819      	ldr	r0, [pc, #100]	; (8008d88 <__s2b+0x90>)
 8008d22:	21ce      	movs	r1, #206	; 0xce
 8008d24:	f000 fe44 	bl	80099b0 <__assert_func>
 8008d28:	0052      	lsls	r2, r2, #1
 8008d2a:	3101      	adds	r1, #1
 8008d2c:	e7f0      	b.n	8008d10 <__s2b+0x18>
 8008d2e:	9b08      	ldr	r3, [sp, #32]
 8008d30:	6143      	str	r3, [r0, #20]
 8008d32:	2d09      	cmp	r5, #9
 8008d34:	f04f 0301 	mov.w	r3, #1
 8008d38:	6103      	str	r3, [r0, #16]
 8008d3a:	dd16      	ble.n	8008d6a <__s2b+0x72>
 8008d3c:	f104 0909 	add.w	r9, r4, #9
 8008d40:	46c8      	mov	r8, r9
 8008d42:	442c      	add	r4, r5
 8008d44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d48:	4601      	mov	r1, r0
 8008d4a:	3b30      	subs	r3, #48	; 0x30
 8008d4c:	220a      	movs	r2, #10
 8008d4e:	4630      	mov	r0, r6
 8008d50:	f7ff ff88 	bl	8008c64 <__multadd>
 8008d54:	45a0      	cmp	r8, r4
 8008d56:	d1f5      	bne.n	8008d44 <__s2b+0x4c>
 8008d58:	f1a5 0408 	sub.w	r4, r5, #8
 8008d5c:	444c      	add	r4, r9
 8008d5e:	1b2d      	subs	r5, r5, r4
 8008d60:	1963      	adds	r3, r4, r5
 8008d62:	42bb      	cmp	r3, r7
 8008d64:	db04      	blt.n	8008d70 <__s2b+0x78>
 8008d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d6a:	340a      	adds	r4, #10
 8008d6c:	2509      	movs	r5, #9
 8008d6e:	e7f6      	b.n	8008d5e <__s2b+0x66>
 8008d70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d74:	4601      	mov	r1, r0
 8008d76:	3b30      	subs	r3, #48	; 0x30
 8008d78:	220a      	movs	r2, #10
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	f7ff ff72 	bl	8008c64 <__multadd>
 8008d80:	e7ee      	b.n	8008d60 <__s2b+0x68>
 8008d82:	bf00      	nop
 8008d84:	0800a874 	.word	0x0800a874
 8008d88:	0800a904 	.word	0x0800a904

08008d8c <__hi0bits>:
 8008d8c:	0c03      	lsrs	r3, r0, #16
 8008d8e:	041b      	lsls	r3, r3, #16
 8008d90:	b9d3      	cbnz	r3, 8008dc8 <__hi0bits+0x3c>
 8008d92:	0400      	lsls	r0, r0, #16
 8008d94:	2310      	movs	r3, #16
 8008d96:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d9a:	bf04      	itt	eq
 8008d9c:	0200      	lsleq	r0, r0, #8
 8008d9e:	3308      	addeq	r3, #8
 8008da0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008da4:	bf04      	itt	eq
 8008da6:	0100      	lsleq	r0, r0, #4
 8008da8:	3304      	addeq	r3, #4
 8008daa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008dae:	bf04      	itt	eq
 8008db0:	0080      	lsleq	r0, r0, #2
 8008db2:	3302      	addeq	r3, #2
 8008db4:	2800      	cmp	r0, #0
 8008db6:	db05      	blt.n	8008dc4 <__hi0bits+0x38>
 8008db8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008dbc:	f103 0301 	add.w	r3, r3, #1
 8008dc0:	bf08      	it	eq
 8008dc2:	2320      	moveq	r3, #32
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	4770      	bx	lr
 8008dc8:	2300      	movs	r3, #0
 8008dca:	e7e4      	b.n	8008d96 <__hi0bits+0xa>

08008dcc <__lo0bits>:
 8008dcc:	6803      	ldr	r3, [r0, #0]
 8008dce:	f013 0207 	ands.w	r2, r3, #7
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	d00b      	beq.n	8008dee <__lo0bits+0x22>
 8008dd6:	07da      	lsls	r2, r3, #31
 8008dd8:	d424      	bmi.n	8008e24 <__lo0bits+0x58>
 8008dda:	0798      	lsls	r0, r3, #30
 8008ddc:	bf49      	itett	mi
 8008dde:	085b      	lsrmi	r3, r3, #1
 8008de0:	089b      	lsrpl	r3, r3, #2
 8008de2:	2001      	movmi	r0, #1
 8008de4:	600b      	strmi	r3, [r1, #0]
 8008de6:	bf5c      	itt	pl
 8008de8:	600b      	strpl	r3, [r1, #0]
 8008dea:	2002      	movpl	r0, #2
 8008dec:	4770      	bx	lr
 8008dee:	b298      	uxth	r0, r3
 8008df0:	b9b0      	cbnz	r0, 8008e20 <__lo0bits+0x54>
 8008df2:	0c1b      	lsrs	r3, r3, #16
 8008df4:	2010      	movs	r0, #16
 8008df6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008dfa:	bf04      	itt	eq
 8008dfc:	0a1b      	lsreq	r3, r3, #8
 8008dfe:	3008      	addeq	r0, #8
 8008e00:	071a      	lsls	r2, r3, #28
 8008e02:	bf04      	itt	eq
 8008e04:	091b      	lsreq	r3, r3, #4
 8008e06:	3004      	addeq	r0, #4
 8008e08:	079a      	lsls	r2, r3, #30
 8008e0a:	bf04      	itt	eq
 8008e0c:	089b      	lsreq	r3, r3, #2
 8008e0e:	3002      	addeq	r0, #2
 8008e10:	07da      	lsls	r2, r3, #31
 8008e12:	d403      	bmi.n	8008e1c <__lo0bits+0x50>
 8008e14:	085b      	lsrs	r3, r3, #1
 8008e16:	f100 0001 	add.w	r0, r0, #1
 8008e1a:	d005      	beq.n	8008e28 <__lo0bits+0x5c>
 8008e1c:	600b      	str	r3, [r1, #0]
 8008e1e:	4770      	bx	lr
 8008e20:	4610      	mov	r0, r2
 8008e22:	e7e8      	b.n	8008df6 <__lo0bits+0x2a>
 8008e24:	2000      	movs	r0, #0
 8008e26:	4770      	bx	lr
 8008e28:	2020      	movs	r0, #32
 8008e2a:	4770      	bx	lr

08008e2c <__i2b>:
 8008e2c:	b510      	push	{r4, lr}
 8008e2e:	460c      	mov	r4, r1
 8008e30:	2101      	movs	r1, #1
 8008e32:	f7ff feb5 	bl	8008ba0 <_Balloc>
 8008e36:	4602      	mov	r2, r0
 8008e38:	b928      	cbnz	r0, 8008e46 <__i2b+0x1a>
 8008e3a:	4b05      	ldr	r3, [pc, #20]	; (8008e50 <__i2b+0x24>)
 8008e3c:	4805      	ldr	r0, [pc, #20]	; (8008e54 <__i2b+0x28>)
 8008e3e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e42:	f000 fdb5 	bl	80099b0 <__assert_func>
 8008e46:	2301      	movs	r3, #1
 8008e48:	6144      	str	r4, [r0, #20]
 8008e4a:	6103      	str	r3, [r0, #16]
 8008e4c:	bd10      	pop	{r4, pc}
 8008e4e:	bf00      	nop
 8008e50:	0800a874 	.word	0x0800a874
 8008e54:	0800a904 	.word	0x0800a904

08008e58 <__multiply>:
 8008e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5c:	4614      	mov	r4, r2
 8008e5e:	690a      	ldr	r2, [r1, #16]
 8008e60:	6923      	ldr	r3, [r4, #16]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	bfb8      	it	lt
 8008e66:	460b      	movlt	r3, r1
 8008e68:	460d      	mov	r5, r1
 8008e6a:	bfbc      	itt	lt
 8008e6c:	4625      	movlt	r5, r4
 8008e6e:	461c      	movlt	r4, r3
 8008e70:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008e74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008e78:	68ab      	ldr	r3, [r5, #8]
 8008e7a:	6869      	ldr	r1, [r5, #4]
 8008e7c:	eb0a 0709 	add.w	r7, sl, r9
 8008e80:	42bb      	cmp	r3, r7
 8008e82:	b085      	sub	sp, #20
 8008e84:	bfb8      	it	lt
 8008e86:	3101      	addlt	r1, #1
 8008e88:	f7ff fe8a 	bl	8008ba0 <_Balloc>
 8008e8c:	b930      	cbnz	r0, 8008e9c <__multiply+0x44>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	4b42      	ldr	r3, [pc, #264]	; (8008f9c <__multiply+0x144>)
 8008e92:	4843      	ldr	r0, [pc, #268]	; (8008fa0 <__multiply+0x148>)
 8008e94:	f240 115d 	movw	r1, #349	; 0x15d
 8008e98:	f000 fd8a 	bl	80099b0 <__assert_func>
 8008e9c:	f100 0614 	add.w	r6, r0, #20
 8008ea0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008ea4:	4633      	mov	r3, r6
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	4543      	cmp	r3, r8
 8008eaa:	d31e      	bcc.n	8008eea <__multiply+0x92>
 8008eac:	f105 0c14 	add.w	ip, r5, #20
 8008eb0:	f104 0314 	add.w	r3, r4, #20
 8008eb4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008eb8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008ebc:	9202      	str	r2, [sp, #8]
 8008ebe:	ebac 0205 	sub.w	r2, ip, r5
 8008ec2:	3a15      	subs	r2, #21
 8008ec4:	f022 0203 	bic.w	r2, r2, #3
 8008ec8:	3204      	adds	r2, #4
 8008eca:	f105 0115 	add.w	r1, r5, #21
 8008ece:	458c      	cmp	ip, r1
 8008ed0:	bf38      	it	cc
 8008ed2:	2204      	movcc	r2, #4
 8008ed4:	9201      	str	r2, [sp, #4]
 8008ed6:	9a02      	ldr	r2, [sp, #8]
 8008ed8:	9303      	str	r3, [sp, #12]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d808      	bhi.n	8008ef0 <__multiply+0x98>
 8008ede:	2f00      	cmp	r7, #0
 8008ee0:	dc55      	bgt.n	8008f8e <__multiply+0x136>
 8008ee2:	6107      	str	r7, [r0, #16]
 8008ee4:	b005      	add	sp, #20
 8008ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eea:	f843 2b04 	str.w	r2, [r3], #4
 8008eee:	e7db      	b.n	8008ea8 <__multiply+0x50>
 8008ef0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ef4:	f1ba 0f00 	cmp.w	sl, #0
 8008ef8:	d020      	beq.n	8008f3c <__multiply+0xe4>
 8008efa:	f105 0e14 	add.w	lr, r5, #20
 8008efe:	46b1      	mov	r9, r6
 8008f00:	2200      	movs	r2, #0
 8008f02:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008f06:	f8d9 b000 	ldr.w	fp, [r9]
 8008f0a:	b2a1      	uxth	r1, r4
 8008f0c:	fa1f fb8b 	uxth.w	fp, fp
 8008f10:	fb0a b101 	mla	r1, sl, r1, fp
 8008f14:	4411      	add	r1, r2
 8008f16:	f8d9 2000 	ldr.w	r2, [r9]
 8008f1a:	0c24      	lsrs	r4, r4, #16
 8008f1c:	0c12      	lsrs	r2, r2, #16
 8008f1e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008f22:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008f26:	b289      	uxth	r1, r1
 8008f28:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008f2c:	45f4      	cmp	ip, lr
 8008f2e:	f849 1b04 	str.w	r1, [r9], #4
 8008f32:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008f36:	d8e4      	bhi.n	8008f02 <__multiply+0xaa>
 8008f38:	9901      	ldr	r1, [sp, #4]
 8008f3a:	5072      	str	r2, [r6, r1]
 8008f3c:	9a03      	ldr	r2, [sp, #12]
 8008f3e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008f42:	3304      	adds	r3, #4
 8008f44:	f1b9 0f00 	cmp.w	r9, #0
 8008f48:	d01f      	beq.n	8008f8a <__multiply+0x132>
 8008f4a:	6834      	ldr	r4, [r6, #0]
 8008f4c:	f105 0114 	add.w	r1, r5, #20
 8008f50:	46b6      	mov	lr, r6
 8008f52:	f04f 0a00 	mov.w	sl, #0
 8008f56:	880a      	ldrh	r2, [r1, #0]
 8008f58:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008f5c:	fb09 b202 	mla	r2, r9, r2, fp
 8008f60:	4492      	add	sl, r2
 8008f62:	b2a4      	uxth	r4, r4
 8008f64:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008f68:	f84e 4b04 	str.w	r4, [lr], #4
 8008f6c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008f70:	f8be 2000 	ldrh.w	r2, [lr]
 8008f74:	0c24      	lsrs	r4, r4, #16
 8008f76:	fb09 2404 	mla	r4, r9, r4, r2
 8008f7a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008f7e:	458c      	cmp	ip, r1
 8008f80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008f84:	d8e7      	bhi.n	8008f56 <__multiply+0xfe>
 8008f86:	9a01      	ldr	r2, [sp, #4]
 8008f88:	50b4      	str	r4, [r6, r2]
 8008f8a:	3604      	adds	r6, #4
 8008f8c:	e7a3      	b.n	8008ed6 <__multiply+0x7e>
 8008f8e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1a5      	bne.n	8008ee2 <__multiply+0x8a>
 8008f96:	3f01      	subs	r7, #1
 8008f98:	e7a1      	b.n	8008ede <__multiply+0x86>
 8008f9a:	bf00      	nop
 8008f9c:	0800a874 	.word	0x0800a874
 8008fa0:	0800a904 	.word	0x0800a904

08008fa4 <__pow5mult>:
 8008fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fa8:	4615      	mov	r5, r2
 8008faa:	f012 0203 	ands.w	r2, r2, #3
 8008fae:	4606      	mov	r6, r0
 8008fb0:	460f      	mov	r7, r1
 8008fb2:	d007      	beq.n	8008fc4 <__pow5mult+0x20>
 8008fb4:	4c25      	ldr	r4, [pc, #148]	; (800904c <__pow5mult+0xa8>)
 8008fb6:	3a01      	subs	r2, #1
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fbe:	f7ff fe51 	bl	8008c64 <__multadd>
 8008fc2:	4607      	mov	r7, r0
 8008fc4:	10ad      	asrs	r5, r5, #2
 8008fc6:	d03d      	beq.n	8009044 <__pow5mult+0xa0>
 8008fc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008fca:	b97c      	cbnz	r4, 8008fec <__pow5mult+0x48>
 8008fcc:	2010      	movs	r0, #16
 8008fce:	f7ff fdbf 	bl	8008b50 <malloc>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	6270      	str	r0, [r6, #36]	; 0x24
 8008fd6:	b928      	cbnz	r0, 8008fe4 <__pow5mult+0x40>
 8008fd8:	4b1d      	ldr	r3, [pc, #116]	; (8009050 <__pow5mult+0xac>)
 8008fda:	481e      	ldr	r0, [pc, #120]	; (8009054 <__pow5mult+0xb0>)
 8008fdc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008fe0:	f000 fce6 	bl	80099b0 <__assert_func>
 8008fe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fe8:	6004      	str	r4, [r0, #0]
 8008fea:	60c4      	str	r4, [r0, #12]
 8008fec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ff0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ff4:	b94c      	cbnz	r4, 800900a <__pow5mult+0x66>
 8008ff6:	f240 2171 	movw	r1, #625	; 0x271
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f7ff ff16 	bl	8008e2c <__i2b>
 8009000:	2300      	movs	r3, #0
 8009002:	f8c8 0008 	str.w	r0, [r8, #8]
 8009006:	4604      	mov	r4, r0
 8009008:	6003      	str	r3, [r0, #0]
 800900a:	f04f 0900 	mov.w	r9, #0
 800900e:	07eb      	lsls	r3, r5, #31
 8009010:	d50a      	bpl.n	8009028 <__pow5mult+0x84>
 8009012:	4639      	mov	r1, r7
 8009014:	4622      	mov	r2, r4
 8009016:	4630      	mov	r0, r6
 8009018:	f7ff ff1e 	bl	8008e58 <__multiply>
 800901c:	4639      	mov	r1, r7
 800901e:	4680      	mov	r8, r0
 8009020:	4630      	mov	r0, r6
 8009022:	f7ff fdfd 	bl	8008c20 <_Bfree>
 8009026:	4647      	mov	r7, r8
 8009028:	106d      	asrs	r5, r5, #1
 800902a:	d00b      	beq.n	8009044 <__pow5mult+0xa0>
 800902c:	6820      	ldr	r0, [r4, #0]
 800902e:	b938      	cbnz	r0, 8009040 <__pow5mult+0x9c>
 8009030:	4622      	mov	r2, r4
 8009032:	4621      	mov	r1, r4
 8009034:	4630      	mov	r0, r6
 8009036:	f7ff ff0f 	bl	8008e58 <__multiply>
 800903a:	6020      	str	r0, [r4, #0]
 800903c:	f8c0 9000 	str.w	r9, [r0]
 8009040:	4604      	mov	r4, r0
 8009042:	e7e4      	b.n	800900e <__pow5mult+0x6a>
 8009044:	4638      	mov	r0, r7
 8009046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800904a:	bf00      	nop
 800904c:	0800aa58 	.word	0x0800aa58
 8009050:	0800a7fe 	.word	0x0800a7fe
 8009054:	0800a904 	.word	0x0800a904

08009058 <__lshift>:
 8009058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800905c:	460c      	mov	r4, r1
 800905e:	6849      	ldr	r1, [r1, #4]
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009066:	68a3      	ldr	r3, [r4, #8]
 8009068:	4607      	mov	r7, r0
 800906a:	4691      	mov	r9, r2
 800906c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009070:	f108 0601 	add.w	r6, r8, #1
 8009074:	42b3      	cmp	r3, r6
 8009076:	db0b      	blt.n	8009090 <__lshift+0x38>
 8009078:	4638      	mov	r0, r7
 800907a:	f7ff fd91 	bl	8008ba0 <_Balloc>
 800907e:	4605      	mov	r5, r0
 8009080:	b948      	cbnz	r0, 8009096 <__lshift+0x3e>
 8009082:	4602      	mov	r2, r0
 8009084:	4b28      	ldr	r3, [pc, #160]	; (8009128 <__lshift+0xd0>)
 8009086:	4829      	ldr	r0, [pc, #164]	; (800912c <__lshift+0xd4>)
 8009088:	f240 11d9 	movw	r1, #473	; 0x1d9
 800908c:	f000 fc90 	bl	80099b0 <__assert_func>
 8009090:	3101      	adds	r1, #1
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	e7ee      	b.n	8009074 <__lshift+0x1c>
 8009096:	2300      	movs	r3, #0
 8009098:	f100 0114 	add.w	r1, r0, #20
 800909c:	f100 0210 	add.w	r2, r0, #16
 80090a0:	4618      	mov	r0, r3
 80090a2:	4553      	cmp	r3, sl
 80090a4:	db33      	blt.n	800910e <__lshift+0xb6>
 80090a6:	6920      	ldr	r0, [r4, #16]
 80090a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090ac:	f104 0314 	add.w	r3, r4, #20
 80090b0:	f019 091f 	ands.w	r9, r9, #31
 80090b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090bc:	d02b      	beq.n	8009116 <__lshift+0xbe>
 80090be:	f1c9 0e20 	rsb	lr, r9, #32
 80090c2:	468a      	mov	sl, r1
 80090c4:	2200      	movs	r2, #0
 80090c6:	6818      	ldr	r0, [r3, #0]
 80090c8:	fa00 f009 	lsl.w	r0, r0, r9
 80090cc:	4302      	orrs	r2, r0
 80090ce:	f84a 2b04 	str.w	r2, [sl], #4
 80090d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80090d6:	459c      	cmp	ip, r3
 80090d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80090dc:	d8f3      	bhi.n	80090c6 <__lshift+0x6e>
 80090de:	ebac 0304 	sub.w	r3, ip, r4
 80090e2:	3b15      	subs	r3, #21
 80090e4:	f023 0303 	bic.w	r3, r3, #3
 80090e8:	3304      	adds	r3, #4
 80090ea:	f104 0015 	add.w	r0, r4, #21
 80090ee:	4584      	cmp	ip, r0
 80090f0:	bf38      	it	cc
 80090f2:	2304      	movcc	r3, #4
 80090f4:	50ca      	str	r2, [r1, r3]
 80090f6:	b10a      	cbz	r2, 80090fc <__lshift+0xa4>
 80090f8:	f108 0602 	add.w	r6, r8, #2
 80090fc:	3e01      	subs	r6, #1
 80090fe:	4638      	mov	r0, r7
 8009100:	612e      	str	r6, [r5, #16]
 8009102:	4621      	mov	r1, r4
 8009104:	f7ff fd8c 	bl	8008c20 <_Bfree>
 8009108:	4628      	mov	r0, r5
 800910a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800910e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009112:	3301      	adds	r3, #1
 8009114:	e7c5      	b.n	80090a2 <__lshift+0x4a>
 8009116:	3904      	subs	r1, #4
 8009118:	f853 2b04 	ldr.w	r2, [r3], #4
 800911c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009120:	459c      	cmp	ip, r3
 8009122:	d8f9      	bhi.n	8009118 <__lshift+0xc0>
 8009124:	e7ea      	b.n	80090fc <__lshift+0xa4>
 8009126:	bf00      	nop
 8009128:	0800a874 	.word	0x0800a874
 800912c:	0800a904 	.word	0x0800a904

08009130 <__mcmp>:
 8009130:	b530      	push	{r4, r5, lr}
 8009132:	6902      	ldr	r2, [r0, #16]
 8009134:	690c      	ldr	r4, [r1, #16]
 8009136:	1b12      	subs	r2, r2, r4
 8009138:	d10e      	bne.n	8009158 <__mcmp+0x28>
 800913a:	f100 0314 	add.w	r3, r0, #20
 800913e:	3114      	adds	r1, #20
 8009140:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009144:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009148:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800914c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009150:	42a5      	cmp	r5, r4
 8009152:	d003      	beq.n	800915c <__mcmp+0x2c>
 8009154:	d305      	bcc.n	8009162 <__mcmp+0x32>
 8009156:	2201      	movs	r2, #1
 8009158:	4610      	mov	r0, r2
 800915a:	bd30      	pop	{r4, r5, pc}
 800915c:	4283      	cmp	r3, r0
 800915e:	d3f3      	bcc.n	8009148 <__mcmp+0x18>
 8009160:	e7fa      	b.n	8009158 <__mcmp+0x28>
 8009162:	f04f 32ff 	mov.w	r2, #4294967295
 8009166:	e7f7      	b.n	8009158 <__mcmp+0x28>

08009168 <__mdiff>:
 8009168:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916c:	460c      	mov	r4, r1
 800916e:	4606      	mov	r6, r0
 8009170:	4611      	mov	r1, r2
 8009172:	4620      	mov	r0, r4
 8009174:	4617      	mov	r7, r2
 8009176:	f7ff ffdb 	bl	8009130 <__mcmp>
 800917a:	1e05      	subs	r5, r0, #0
 800917c:	d110      	bne.n	80091a0 <__mdiff+0x38>
 800917e:	4629      	mov	r1, r5
 8009180:	4630      	mov	r0, r6
 8009182:	f7ff fd0d 	bl	8008ba0 <_Balloc>
 8009186:	b930      	cbnz	r0, 8009196 <__mdiff+0x2e>
 8009188:	4b39      	ldr	r3, [pc, #228]	; (8009270 <__mdiff+0x108>)
 800918a:	4602      	mov	r2, r0
 800918c:	f240 2132 	movw	r1, #562	; 0x232
 8009190:	4838      	ldr	r0, [pc, #224]	; (8009274 <__mdiff+0x10c>)
 8009192:	f000 fc0d 	bl	80099b0 <__assert_func>
 8009196:	2301      	movs	r3, #1
 8009198:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800919c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a0:	bfa4      	itt	ge
 80091a2:	463b      	movge	r3, r7
 80091a4:	4627      	movge	r7, r4
 80091a6:	4630      	mov	r0, r6
 80091a8:	6879      	ldr	r1, [r7, #4]
 80091aa:	bfa6      	itte	ge
 80091ac:	461c      	movge	r4, r3
 80091ae:	2500      	movge	r5, #0
 80091b0:	2501      	movlt	r5, #1
 80091b2:	f7ff fcf5 	bl	8008ba0 <_Balloc>
 80091b6:	b920      	cbnz	r0, 80091c2 <__mdiff+0x5a>
 80091b8:	4b2d      	ldr	r3, [pc, #180]	; (8009270 <__mdiff+0x108>)
 80091ba:	4602      	mov	r2, r0
 80091bc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80091c0:	e7e6      	b.n	8009190 <__mdiff+0x28>
 80091c2:	693e      	ldr	r6, [r7, #16]
 80091c4:	60c5      	str	r5, [r0, #12]
 80091c6:	6925      	ldr	r5, [r4, #16]
 80091c8:	f107 0114 	add.w	r1, r7, #20
 80091cc:	f104 0914 	add.w	r9, r4, #20
 80091d0:	f100 0e14 	add.w	lr, r0, #20
 80091d4:	f107 0210 	add.w	r2, r7, #16
 80091d8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80091dc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80091e0:	46f2      	mov	sl, lr
 80091e2:	2700      	movs	r7, #0
 80091e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80091e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80091ec:	fa1f f883 	uxth.w	r8, r3
 80091f0:	fa17 f78b 	uxtah	r7, r7, fp
 80091f4:	0c1b      	lsrs	r3, r3, #16
 80091f6:	eba7 0808 	sub.w	r8, r7, r8
 80091fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80091fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009202:	fa1f f888 	uxth.w	r8, r8
 8009206:	141f      	asrs	r7, r3, #16
 8009208:	454d      	cmp	r5, r9
 800920a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800920e:	f84a 3b04 	str.w	r3, [sl], #4
 8009212:	d8e7      	bhi.n	80091e4 <__mdiff+0x7c>
 8009214:	1b2b      	subs	r3, r5, r4
 8009216:	3b15      	subs	r3, #21
 8009218:	f023 0303 	bic.w	r3, r3, #3
 800921c:	3304      	adds	r3, #4
 800921e:	3415      	adds	r4, #21
 8009220:	42a5      	cmp	r5, r4
 8009222:	bf38      	it	cc
 8009224:	2304      	movcc	r3, #4
 8009226:	4419      	add	r1, r3
 8009228:	4473      	add	r3, lr
 800922a:	469e      	mov	lr, r3
 800922c:	460d      	mov	r5, r1
 800922e:	4565      	cmp	r5, ip
 8009230:	d30e      	bcc.n	8009250 <__mdiff+0xe8>
 8009232:	f10c 0203 	add.w	r2, ip, #3
 8009236:	1a52      	subs	r2, r2, r1
 8009238:	f022 0203 	bic.w	r2, r2, #3
 800923c:	3903      	subs	r1, #3
 800923e:	458c      	cmp	ip, r1
 8009240:	bf38      	it	cc
 8009242:	2200      	movcc	r2, #0
 8009244:	441a      	add	r2, r3
 8009246:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800924a:	b17b      	cbz	r3, 800926c <__mdiff+0x104>
 800924c:	6106      	str	r6, [r0, #16]
 800924e:	e7a5      	b.n	800919c <__mdiff+0x34>
 8009250:	f855 8b04 	ldr.w	r8, [r5], #4
 8009254:	fa17 f488 	uxtah	r4, r7, r8
 8009258:	1422      	asrs	r2, r4, #16
 800925a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800925e:	b2a4      	uxth	r4, r4
 8009260:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009264:	f84e 4b04 	str.w	r4, [lr], #4
 8009268:	1417      	asrs	r7, r2, #16
 800926a:	e7e0      	b.n	800922e <__mdiff+0xc6>
 800926c:	3e01      	subs	r6, #1
 800926e:	e7ea      	b.n	8009246 <__mdiff+0xde>
 8009270:	0800a874 	.word	0x0800a874
 8009274:	0800a904 	.word	0x0800a904

08009278 <__ulp>:
 8009278:	b082      	sub	sp, #8
 800927a:	ed8d 0b00 	vstr	d0, [sp]
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	4912      	ldr	r1, [pc, #72]	; (80092cc <__ulp+0x54>)
 8009282:	4019      	ands	r1, r3
 8009284:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009288:	2900      	cmp	r1, #0
 800928a:	dd05      	ble.n	8009298 <__ulp+0x20>
 800928c:	2200      	movs	r2, #0
 800928e:	460b      	mov	r3, r1
 8009290:	ec43 2b10 	vmov	d0, r2, r3
 8009294:	b002      	add	sp, #8
 8009296:	4770      	bx	lr
 8009298:	4249      	negs	r1, r1
 800929a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800929e:	ea4f 5021 	mov.w	r0, r1, asr #20
 80092a2:	f04f 0200 	mov.w	r2, #0
 80092a6:	f04f 0300 	mov.w	r3, #0
 80092aa:	da04      	bge.n	80092b6 <__ulp+0x3e>
 80092ac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80092b0:	fa41 f300 	asr.w	r3, r1, r0
 80092b4:	e7ec      	b.n	8009290 <__ulp+0x18>
 80092b6:	f1a0 0114 	sub.w	r1, r0, #20
 80092ba:	291e      	cmp	r1, #30
 80092bc:	bfda      	itte	le
 80092be:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80092c2:	fa20 f101 	lsrle.w	r1, r0, r1
 80092c6:	2101      	movgt	r1, #1
 80092c8:	460a      	mov	r2, r1
 80092ca:	e7e1      	b.n	8009290 <__ulp+0x18>
 80092cc:	7ff00000 	.word	0x7ff00000

080092d0 <__b2d>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	6905      	ldr	r5, [r0, #16]
 80092d4:	f100 0714 	add.w	r7, r0, #20
 80092d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80092dc:	1f2e      	subs	r6, r5, #4
 80092de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80092e2:	4620      	mov	r0, r4
 80092e4:	f7ff fd52 	bl	8008d8c <__hi0bits>
 80092e8:	f1c0 0320 	rsb	r3, r0, #32
 80092ec:	280a      	cmp	r0, #10
 80092ee:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800936c <__b2d+0x9c>
 80092f2:	600b      	str	r3, [r1, #0]
 80092f4:	dc14      	bgt.n	8009320 <__b2d+0x50>
 80092f6:	f1c0 0e0b 	rsb	lr, r0, #11
 80092fa:	fa24 f10e 	lsr.w	r1, r4, lr
 80092fe:	42b7      	cmp	r7, r6
 8009300:	ea41 030c 	orr.w	r3, r1, ip
 8009304:	bf34      	ite	cc
 8009306:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800930a:	2100      	movcs	r1, #0
 800930c:	3015      	adds	r0, #21
 800930e:	fa04 f000 	lsl.w	r0, r4, r0
 8009312:	fa21 f10e 	lsr.w	r1, r1, lr
 8009316:	ea40 0201 	orr.w	r2, r0, r1
 800931a:	ec43 2b10 	vmov	d0, r2, r3
 800931e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009320:	42b7      	cmp	r7, r6
 8009322:	bf3a      	itte	cc
 8009324:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009328:	f1a5 0608 	subcc.w	r6, r5, #8
 800932c:	2100      	movcs	r1, #0
 800932e:	380b      	subs	r0, #11
 8009330:	d017      	beq.n	8009362 <__b2d+0x92>
 8009332:	f1c0 0c20 	rsb	ip, r0, #32
 8009336:	fa04 f500 	lsl.w	r5, r4, r0
 800933a:	42be      	cmp	r6, r7
 800933c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009340:	ea45 0504 	orr.w	r5, r5, r4
 8009344:	bf8c      	ite	hi
 8009346:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800934a:	2400      	movls	r4, #0
 800934c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009350:	fa01 f000 	lsl.w	r0, r1, r0
 8009354:	fa24 f40c 	lsr.w	r4, r4, ip
 8009358:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800935c:	ea40 0204 	orr.w	r2, r0, r4
 8009360:	e7db      	b.n	800931a <__b2d+0x4a>
 8009362:	ea44 030c 	orr.w	r3, r4, ip
 8009366:	460a      	mov	r2, r1
 8009368:	e7d7      	b.n	800931a <__b2d+0x4a>
 800936a:	bf00      	nop
 800936c:	3ff00000 	.word	0x3ff00000

08009370 <__d2b>:
 8009370:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009374:	4689      	mov	r9, r1
 8009376:	2101      	movs	r1, #1
 8009378:	ec57 6b10 	vmov	r6, r7, d0
 800937c:	4690      	mov	r8, r2
 800937e:	f7ff fc0f 	bl	8008ba0 <_Balloc>
 8009382:	4604      	mov	r4, r0
 8009384:	b930      	cbnz	r0, 8009394 <__d2b+0x24>
 8009386:	4602      	mov	r2, r0
 8009388:	4b25      	ldr	r3, [pc, #148]	; (8009420 <__d2b+0xb0>)
 800938a:	4826      	ldr	r0, [pc, #152]	; (8009424 <__d2b+0xb4>)
 800938c:	f240 310a 	movw	r1, #778	; 0x30a
 8009390:	f000 fb0e 	bl	80099b0 <__assert_func>
 8009394:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009398:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800939c:	bb35      	cbnz	r5, 80093ec <__d2b+0x7c>
 800939e:	2e00      	cmp	r6, #0
 80093a0:	9301      	str	r3, [sp, #4]
 80093a2:	d028      	beq.n	80093f6 <__d2b+0x86>
 80093a4:	4668      	mov	r0, sp
 80093a6:	9600      	str	r6, [sp, #0]
 80093a8:	f7ff fd10 	bl	8008dcc <__lo0bits>
 80093ac:	9900      	ldr	r1, [sp, #0]
 80093ae:	b300      	cbz	r0, 80093f2 <__d2b+0x82>
 80093b0:	9a01      	ldr	r2, [sp, #4]
 80093b2:	f1c0 0320 	rsb	r3, r0, #32
 80093b6:	fa02 f303 	lsl.w	r3, r2, r3
 80093ba:	430b      	orrs	r3, r1
 80093bc:	40c2      	lsrs	r2, r0
 80093be:	6163      	str	r3, [r4, #20]
 80093c0:	9201      	str	r2, [sp, #4]
 80093c2:	9b01      	ldr	r3, [sp, #4]
 80093c4:	61a3      	str	r3, [r4, #24]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	bf14      	ite	ne
 80093ca:	2202      	movne	r2, #2
 80093cc:	2201      	moveq	r2, #1
 80093ce:	6122      	str	r2, [r4, #16]
 80093d0:	b1d5      	cbz	r5, 8009408 <__d2b+0x98>
 80093d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80093d6:	4405      	add	r5, r0
 80093d8:	f8c9 5000 	str.w	r5, [r9]
 80093dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80093e0:	f8c8 0000 	str.w	r0, [r8]
 80093e4:	4620      	mov	r0, r4
 80093e6:	b003      	add	sp, #12
 80093e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093f0:	e7d5      	b.n	800939e <__d2b+0x2e>
 80093f2:	6161      	str	r1, [r4, #20]
 80093f4:	e7e5      	b.n	80093c2 <__d2b+0x52>
 80093f6:	a801      	add	r0, sp, #4
 80093f8:	f7ff fce8 	bl	8008dcc <__lo0bits>
 80093fc:	9b01      	ldr	r3, [sp, #4]
 80093fe:	6163      	str	r3, [r4, #20]
 8009400:	2201      	movs	r2, #1
 8009402:	6122      	str	r2, [r4, #16]
 8009404:	3020      	adds	r0, #32
 8009406:	e7e3      	b.n	80093d0 <__d2b+0x60>
 8009408:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800940c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009410:	f8c9 0000 	str.w	r0, [r9]
 8009414:	6918      	ldr	r0, [r3, #16]
 8009416:	f7ff fcb9 	bl	8008d8c <__hi0bits>
 800941a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800941e:	e7df      	b.n	80093e0 <__d2b+0x70>
 8009420:	0800a874 	.word	0x0800a874
 8009424:	0800a904 	.word	0x0800a904

08009428 <__ratio>:
 8009428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	4688      	mov	r8, r1
 800942e:	4669      	mov	r1, sp
 8009430:	4681      	mov	r9, r0
 8009432:	f7ff ff4d 	bl	80092d0 <__b2d>
 8009436:	a901      	add	r1, sp, #4
 8009438:	4640      	mov	r0, r8
 800943a:	ec55 4b10 	vmov	r4, r5, d0
 800943e:	f7ff ff47 	bl	80092d0 <__b2d>
 8009442:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009446:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800944a:	eba3 0c02 	sub.w	ip, r3, r2
 800944e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009452:	1a9b      	subs	r3, r3, r2
 8009454:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009458:	ec51 0b10 	vmov	r0, r1, d0
 800945c:	2b00      	cmp	r3, #0
 800945e:	bfd6      	itet	le
 8009460:	460a      	movle	r2, r1
 8009462:	462a      	movgt	r2, r5
 8009464:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009468:	468b      	mov	fp, r1
 800946a:	462f      	mov	r7, r5
 800946c:	bfd4      	ite	le
 800946e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009472:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009476:	4620      	mov	r0, r4
 8009478:	ee10 2a10 	vmov	r2, s0
 800947c:	465b      	mov	r3, fp
 800947e:	4639      	mov	r1, r7
 8009480:	f7f7 f9f4 	bl	800086c <__aeabi_ddiv>
 8009484:	ec41 0b10 	vmov	d0, r0, r1
 8009488:	b003      	add	sp, #12
 800948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800948e <__copybits>:
 800948e:	3901      	subs	r1, #1
 8009490:	b570      	push	{r4, r5, r6, lr}
 8009492:	1149      	asrs	r1, r1, #5
 8009494:	6914      	ldr	r4, [r2, #16]
 8009496:	3101      	adds	r1, #1
 8009498:	f102 0314 	add.w	r3, r2, #20
 800949c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80094a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094a4:	1f05      	subs	r5, r0, #4
 80094a6:	42a3      	cmp	r3, r4
 80094a8:	d30c      	bcc.n	80094c4 <__copybits+0x36>
 80094aa:	1aa3      	subs	r3, r4, r2
 80094ac:	3b11      	subs	r3, #17
 80094ae:	f023 0303 	bic.w	r3, r3, #3
 80094b2:	3211      	adds	r2, #17
 80094b4:	42a2      	cmp	r2, r4
 80094b6:	bf88      	it	hi
 80094b8:	2300      	movhi	r3, #0
 80094ba:	4418      	add	r0, r3
 80094bc:	2300      	movs	r3, #0
 80094be:	4288      	cmp	r0, r1
 80094c0:	d305      	bcc.n	80094ce <__copybits+0x40>
 80094c2:	bd70      	pop	{r4, r5, r6, pc}
 80094c4:	f853 6b04 	ldr.w	r6, [r3], #4
 80094c8:	f845 6f04 	str.w	r6, [r5, #4]!
 80094cc:	e7eb      	b.n	80094a6 <__copybits+0x18>
 80094ce:	f840 3b04 	str.w	r3, [r0], #4
 80094d2:	e7f4      	b.n	80094be <__copybits+0x30>

080094d4 <__any_on>:
 80094d4:	f100 0214 	add.w	r2, r0, #20
 80094d8:	6900      	ldr	r0, [r0, #16]
 80094da:	114b      	asrs	r3, r1, #5
 80094dc:	4298      	cmp	r0, r3
 80094de:	b510      	push	{r4, lr}
 80094e0:	db11      	blt.n	8009506 <__any_on+0x32>
 80094e2:	dd0a      	ble.n	80094fa <__any_on+0x26>
 80094e4:	f011 011f 	ands.w	r1, r1, #31
 80094e8:	d007      	beq.n	80094fa <__any_on+0x26>
 80094ea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094ee:	fa24 f001 	lsr.w	r0, r4, r1
 80094f2:	fa00 f101 	lsl.w	r1, r0, r1
 80094f6:	428c      	cmp	r4, r1
 80094f8:	d10b      	bne.n	8009512 <__any_on+0x3e>
 80094fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094fe:	4293      	cmp	r3, r2
 8009500:	d803      	bhi.n	800950a <__any_on+0x36>
 8009502:	2000      	movs	r0, #0
 8009504:	bd10      	pop	{r4, pc}
 8009506:	4603      	mov	r3, r0
 8009508:	e7f7      	b.n	80094fa <__any_on+0x26>
 800950a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800950e:	2900      	cmp	r1, #0
 8009510:	d0f5      	beq.n	80094fe <__any_on+0x2a>
 8009512:	2001      	movs	r0, #1
 8009514:	e7f6      	b.n	8009504 <__any_on+0x30>

08009516 <_calloc_r>:
 8009516:	b513      	push	{r0, r1, r4, lr}
 8009518:	434a      	muls	r2, r1
 800951a:	4611      	mov	r1, r2
 800951c:	9201      	str	r2, [sp, #4]
 800951e:	f000 f859 	bl	80095d4 <_malloc_r>
 8009522:	4604      	mov	r4, r0
 8009524:	b118      	cbz	r0, 800952e <_calloc_r+0x18>
 8009526:	9a01      	ldr	r2, [sp, #4]
 8009528:	2100      	movs	r1, #0
 800952a:	f7fc fba9 	bl	8005c80 <memset>
 800952e:	4620      	mov	r0, r4
 8009530:	b002      	add	sp, #8
 8009532:	bd10      	pop	{r4, pc}

08009534 <_free_r>:
 8009534:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009536:	2900      	cmp	r1, #0
 8009538:	d048      	beq.n	80095cc <_free_r+0x98>
 800953a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800953e:	9001      	str	r0, [sp, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f1a1 0404 	sub.w	r4, r1, #4
 8009546:	bfb8      	it	lt
 8009548:	18e4      	addlt	r4, r4, r3
 800954a:	f000 fa7b 	bl	8009a44 <__malloc_lock>
 800954e:	4a20      	ldr	r2, [pc, #128]	; (80095d0 <_free_r+0x9c>)
 8009550:	9801      	ldr	r0, [sp, #4]
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	4615      	mov	r5, r2
 8009556:	b933      	cbnz	r3, 8009566 <_free_r+0x32>
 8009558:	6063      	str	r3, [r4, #4]
 800955a:	6014      	str	r4, [r2, #0]
 800955c:	b003      	add	sp, #12
 800955e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009562:	f000 ba75 	b.w	8009a50 <__malloc_unlock>
 8009566:	42a3      	cmp	r3, r4
 8009568:	d90b      	bls.n	8009582 <_free_r+0x4e>
 800956a:	6821      	ldr	r1, [r4, #0]
 800956c:	1862      	adds	r2, r4, r1
 800956e:	4293      	cmp	r3, r2
 8009570:	bf04      	itt	eq
 8009572:	681a      	ldreq	r2, [r3, #0]
 8009574:	685b      	ldreq	r3, [r3, #4]
 8009576:	6063      	str	r3, [r4, #4]
 8009578:	bf04      	itt	eq
 800957a:	1852      	addeq	r2, r2, r1
 800957c:	6022      	streq	r2, [r4, #0]
 800957e:	602c      	str	r4, [r5, #0]
 8009580:	e7ec      	b.n	800955c <_free_r+0x28>
 8009582:	461a      	mov	r2, r3
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	b10b      	cbz	r3, 800958c <_free_r+0x58>
 8009588:	42a3      	cmp	r3, r4
 800958a:	d9fa      	bls.n	8009582 <_free_r+0x4e>
 800958c:	6811      	ldr	r1, [r2, #0]
 800958e:	1855      	adds	r5, r2, r1
 8009590:	42a5      	cmp	r5, r4
 8009592:	d10b      	bne.n	80095ac <_free_r+0x78>
 8009594:	6824      	ldr	r4, [r4, #0]
 8009596:	4421      	add	r1, r4
 8009598:	1854      	adds	r4, r2, r1
 800959a:	42a3      	cmp	r3, r4
 800959c:	6011      	str	r1, [r2, #0]
 800959e:	d1dd      	bne.n	800955c <_free_r+0x28>
 80095a0:	681c      	ldr	r4, [r3, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	6053      	str	r3, [r2, #4]
 80095a6:	4421      	add	r1, r4
 80095a8:	6011      	str	r1, [r2, #0]
 80095aa:	e7d7      	b.n	800955c <_free_r+0x28>
 80095ac:	d902      	bls.n	80095b4 <_free_r+0x80>
 80095ae:	230c      	movs	r3, #12
 80095b0:	6003      	str	r3, [r0, #0]
 80095b2:	e7d3      	b.n	800955c <_free_r+0x28>
 80095b4:	6825      	ldr	r5, [r4, #0]
 80095b6:	1961      	adds	r1, r4, r5
 80095b8:	428b      	cmp	r3, r1
 80095ba:	bf04      	itt	eq
 80095bc:	6819      	ldreq	r1, [r3, #0]
 80095be:	685b      	ldreq	r3, [r3, #4]
 80095c0:	6063      	str	r3, [r4, #4]
 80095c2:	bf04      	itt	eq
 80095c4:	1949      	addeq	r1, r1, r5
 80095c6:	6021      	streq	r1, [r4, #0]
 80095c8:	6054      	str	r4, [r2, #4]
 80095ca:	e7c7      	b.n	800955c <_free_r+0x28>
 80095cc:	b003      	add	sp, #12
 80095ce:	bd30      	pop	{r4, r5, pc}
 80095d0:	200011a4 	.word	0x200011a4

080095d4 <_malloc_r>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	1ccd      	adds	r5, r1, #3
 80095d8:	f025 0503 	bic.w	r5, r5, #3
 80095dc:	3508      	adds	r5, #8
 80095de:	2d0c      	cmp	r5, #12
 80095e0:	bf38      	it	cc
 80095e2:	250c      	movcc	r5, #12
 80095e4:	2d00      	cmp	r5, #0
 80095e6:	4606      	mov	r6, r0
 80095e8:	db01      	blt.n	80095ee <_malloc_r+0x1a>
 80095ea:	42a9      	cmp	r1, r5
 80095ec:	d903      	bls.n	80095f6 <_malloc_r+0x22>
 80095ee:	230c      	movs	r3, #12
 80095f0:	6033      	str	r3, [r6, #0]
 80095f2:	2000      	movs	r0, #0
 80095f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095f6:	f000 fa25 	bl	8009a44 <__malloc_lock>
 80095fa:	4921      	ldr	r1, [pc, #132]	; (8009680 <_malloc_r+0xac>)
 80095fc:	680a      	ldr	r2, [r1, #0]
 80095fe:	4614      	mov	r4, r2
 8009600:	b99c      	cbnz	r4, 800962a <_malloc_r+0x56>
 8009602:	4f20      	ldr	r7, [pc, #128]	; (8009684 <_malloc_r+0xb0>)
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	b923      	cbnz	r3, 8009612 <_malloc_r+0x3e>
 8009608:	4621      	mov	r1, r4
 800960a:	4630      	mov	r0, r6
 800960c:	f000 f9a0 	bl	8009950 <_sbrk_r>
 8009610:	6038      	str	r0, [r7, #0]
 8009612:	4629      	mov	r1, r5
 8009614:	4630      	mov	r0, r6
 8009616:	f000 f99b 	bl	8009950 <_sbrk_r>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	d123      	bne.n	8009666 <_malloc_r+0x92>
 800961e:	230c      	movs	r3, #12
 8009620:	6033      	str	r3, [r6, #0]
 8009622:	4630      	mov	r0, r6
 8009624:	f000 fa14 	bl	8009a50 <__malloc_unlock>
 8009628:	e7e3      	b.n	80095f2 <_malloc_r+0x1e>
 800962a:	6823      	ldr	r3, [r4, #0]
 800962c:	1b5b      	subs	r3, r3, r5
 800962e:	d417      	bmi.n	8009660 <_malloc_r+0x8c>
 8009630:	2b0b      	cmp	r3, #11
 8009632:	d903      	bls.n	800963c <_malloc_r+0x68>
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	441c      	add	r4, r3
 8009638:	6025      	str	r5, [r4, #0]
 800963a:	e004      	b.n	8009646 <_malloc_r+0x72>
 800963c:	6863      	ldr	r3, [r4, #4]
 800963e:	42a2      	cmp	r2, r4
 8009640:	bf0c      	ite	eq
 8009642:	600b      	streq	r3, [r1, #0]
 8009644:	6053      	strne	r3, [r2, #4]
 8009646:	4630      	mov	r0, r6
 8009648:	f000 fa02 	bl	8009a50 <__malloc_unlock>
 800964c:	f104 000b 	add.w	r0, r4, #11
 8009650:	1d23      	adds	r3, r4, #4
 8009652:	f020 0007 	bic.w	r0, r0, #7
 8009656:	1ac2      	subs	r2, r0, r3
 8009658:	d0cc      	beq.n	80095f4 <_malloc_r+0x20>
 800965a:	1a1b      	subs	r3, r3, r0
 800965c:	50a3      	str	r3, [r4, r2]
 800965e:	e7c9      	b.n	80095f4 <_malloc_r+0x20>
 8009660:	4622      	mov	r2, r4
 8009662:	6864      	ldr	r4, [r4, #4]
 8009664:	e7cc      	b.n	8009600 <_malloc_r+0x2c>
 8009666:	1cc4      	adds	r4, r0, #3
 8009668:	f024 0403 	bic.w	r4, r4, #3
 800966c:	42a0      	cmp	r0, r4
 800966e:	d0e3      	beq.n	8009638 <_malloc_r+0x64>
 8009670:	1a21      	subs	r1, r4, r0
 8009672:	4630      	mov	r0, r6
 8009674:	f000 f96c 	bl	8009950 <_sbrk_r>
 8009678:	3001      	adds	r0, #1
 800967a:	d1dd      	bne.n	8009638 <_malloc_r+0x64>
 800967c:	e7cf      	b.n	800961e <_malloc_r+0x4a>
 800967e:	bf00      	nop
 8009680:	200011a4 	.word	0x200011a4
 8009684:	200011a8 	.word	0x200011a8

08009688 <__ssputs_r>:
 8009688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800968c:	688e      	ldr	r6, [r1, #8]
 800968e:	429e      	cmp	r6, r3
 8009690:	4682      	mov	sl, r0
 8009692:	460c      	mov	r4, r1
 8009694:	4690      	mov	r8, r2
 8009696:	461f      	mov	r7, r3
 8009698:	d838      	bhi.n	800970c <__ssputs_r+0x84>
 800969a:	898a      	ldrh	r2, [r1, #12]
 800969c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096a0:	d032      	beq.n	8009708 <__ssputs_r+0x80>
 80096a2:	6825      	ldr	r5, [r4, #0]
 80096a4:	6909      	ldr	r1, [r1, #16]
 80096a6:	eba5 0901 	sub.w	r9, r5, r1
 80096aa:	6965      	ldr	r5, [r4, #20]
 80096ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096b4:	3301      	adds	r3, #1
 80096b6:	444b      	add	r3, r9
 80096b8:	106d      	asrs	r5, r5, #1
 80096ba:	429d      	cmp	r5, r3
 80096bc:	bf38      	it	cc
 80096be:	461d      	movcc	r5, r3
 80096c0:	0553      	lsls	r3, r2, #21
 80096c2:	d531      	bpl.n	8009728 <__ssputs_r+0xa0>
 80096c4:	4629      	mov	r1, r5
 80096c6:	f7ff ff85 	bl	80095d4 <_malloc_r>
 80096ca:	4606      	mov	r6, r0
 80096cc:	b950      	cbnz	r0, 80096e4 <__ssputs_r+0x5c>
 80096ce:	230c      	movs	r3, #12
 80096d0:	f8ca 3000 	str.w	r3, [sl]
 80096d4:	89a3      	ldrh	r3, [r4, #12]
 80096d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096da:	81a3      	strh	r3, [r4, #12]
 80096dc:	f04f 30ff 	mov.w	r0, #4294967295
 80096e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e4:	6921      	ldr	r1, [r4, #16]
 80096e6:	464a      	mov	r2, r9
 80096e8:	f7ff fa4c 	bl	8008b84 <memcpy>
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096f6:	81a3      	strh	r3, [r4, #12]
 80096f8:	6126      	str	r6, [r4, #16]
 80096fa:	6165      	str	r5, [r4, #20]
 80096fc:	444e      	add	r6, r9
 80096fe:	eba5 0509 	sub.w	r5, r5, r9
 8009702:	6026      	str	r6, [r4, #0]
 8009704:	60a5      	str	r5, [r4, #8]
 8009706:	463e      	mov	r6, r7
 8009708:	42be      	cmp	r6, r7
 800970a:	d900      	bls.n	800970e <__ssputs_r+0x86>
 800970c:	463e      	mov	r6, r7
 800970e:	4632      	mov	r2, r6
 8009710:	6820      	ldr	r0, [r4, #0]
 8009712:	4641      	mov	r1, r8
 8009714:	f000 f97c 	bl	8009a10 <memmove>
 8009718:	68a3      	ldr	r3, [r4, #8]
 800971a:	6822      	ldr	r2, [r4, #0]
 800971c:	1b9b      	subs	r3, r3, r6
 800971e:	4432      	add	r2, r6
 8009720:	60a3      	str	r3, [r4, #8]
 8009722:	6022      	str	r2, [r4, #0]
 8009724:	2000      	movs	r0, #0
 8009726:	e7db      	b.n	80096e0 <__ssputs_r+0x58>
 8009728:	462a      	mov	r2, r5
 800972a:	f000 f997 	bl	8009a5c <_realloc_r>
 800972e:	4606      	mov	r6, r0
 8009730:	2800      	cmp	r0, #0
 8009732:	d1e1      	bne.n	80096f8 <__ssputs_r+0x70>
 8009734:	6921      	ldr	r1, [r4, #16]
 8009736:	4650      	mov	r0, sl
 8009738:	f7ff fefc 	bl	8009534 <_free_r>
 800973c:	e7c7      	b.n	80096ce <__ssputs_r+0x46>
	...

08009740 <_svfiprintf_r>:
 8009740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009744:	4698      	mov	r8, r3
 8009746:	898b      	ldrh	r3, [r1, #12]
 8009748:	061b      	lsls	r3, r3, #24
 800974a:	b09d      	sub	sp, #116	; 0x74
 800974c:	4607      	mov	r7, r0
 800974e:	460d      	mov	r5, r1
 8009750:	4614      	mov	r4, r2
 8009752:	d50e      	bpl.n	8009772 <_svfiprintf_r+0x32>
 8009754:	690b      	ldr	r3, [r1, #16]
 8009756:	b963      	cbnz	r3, 8009772 <_svfiprintf_r+0x32>
 8009758:	2140      	movs	r1, #64	; 0x40
 800975a:	f7ff ff3b 	bl	80095d4 <_malloc_r>
 800975e:	6028      	str	r0, [r5, #0]
 8009760:	6128      	str	r0, [r5, #16]
 8009762:	b920      	cbnz	r0, 800976e <_svfiprintf_r+0x2e>
 8009764:	230c      	movs	r3, #12
 8009766:	603b      	str	r3, [r7, #0]
 8009768:	f04f 30ff 	mov.w	r0, #4294967295
 800976c:	e0d1      	b.n	8009912 <_svfiprintf_r+0x1d2>
 800976e:	2340      	movs	r3, #64	; 0x40
 8009770:	616b      	str	r3, [r5, #20]
 8009772:	2300      	movs	r3, #0
 8009774:	9309      	str	r3, [sp, #36]	; 0x24
 8009776:	2320      	movs	r3, #32
 8009778:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800977c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009780:	2330      	movs	r3, #48	; 0x30
 8009782:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800992c <_svfiprintf_r+0x1ec>
 8009786:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800978a:	f04f 0901 	mov.w	r9, #1
 800978e:	4623      	mov	r3, r4
 8009790:	469a      	mov	sl, r3
 8009792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009796:	b10a      	cbz	r2, 800979c <_svfiprintf_r+0x5c>
 8009798:	2a25      	cmp	r2, #37	; 0x25
 800979a:	d1f9      	bne.n	8009790 <_svfiprintf_r+0x50>
 800979c:	ebba 0b04 	subs.w	fp, sl, r4
 80097a0:	d00b      	beq.n	80097ba <_svfiprintf_r+0x7a>
 80097a2:	465b      	mov	r3, fp
 80097a4:	4622      	mov	r2, r4
 80097a6:	4629      	mov	r1, r5
 80097a8:	4638      	mov	r0, r7
 80097aa:	f7ff ff6d 	bl	8009688 <__ssputs_r>
 80097ae:	3001      	adds	r0, #1
 80097b0:	f000 80aa 	beq.w	8009908 <_svfiprintf_r+0x1c8>
 80097b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097b6:	445a      	add	r2, fp
 80097b8:	9209      	str	r2, [sp, #36]	; 0x24
 80097ba:	f89a 3000 	ldrb.w	r3, [sl]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f000 80a2 	beq.w	8009908 <_svfiprintf_r+0x1c8>
 80097c4:	2300      	movs	r3, #0
 80097c6:	f04f 32ff 	mov.w	r2, #4294967295
 80097ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ce:	f10a 0a01 	add.w	sl, sl, #1
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	9307      	str	r3, [sp, #28]
 80097d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097da:	931a      	str	r3, [sp, #104]	; 0x68
 80097dc:	4654      	mov	r4, sl
 80097de:	2205      	movs	r2, #5
 80097e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e4:	4851      	ldr	r0, [pc, #324]	; (800992c <_svfiprintf_r+0x1ec>)
 80097e6:	f7f6 fd0b 	bl	8000200 <memchr>
 80097ea:	9a04      	ldr	r2, [sp, #16]
 80097ec:	b9d8      	cbnz	r0, 8009826 <_svfiprintf_r+0xe6>
 80097ee:	06d0      	lsls	r0, r2, #27
 80097f0:	bf44      	itt	mi
 80097f2:	2320      	movmi	r3, #32
 80097f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097f8:	0711      	lsls	r1, r2, #28
 80097fa:	bf44      	itt	mi
 80097fc:	232b      	movmi	r3, #43	; 0x2b
 80097fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009802:	f89a 3000 	ldrb.w	r3, [sl]
 8009806:	2b2a      	cmp	r3, #42	; 0x2a
 8009808:	d015      	beq.n	8009836 <_svfiprintf_r+0xf6>
 800980a:	9a07      	ldr	r2, [sp, #28]
 800980c:	4654      	mov	r4, sl
 800980e:	2000      	movs	r0, #0
 8009810:	f04f 0c0a 	mov.w	ip, #10
 8009814:	4621      	mov	r1, r4
 8009816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800981a:	3b30      	subs	r3, #48	; 0x30
 800981c:	2b09      	cmp	r3, #9
 800981e:	d94e      	bls.n	80098be <_svfiprintf_r+0x17e>
 8009820:	b1b0      	cbz	r0, 8009850 <_svfiprintf_r+0x110>
 8009822:	9207      	str	r2, [sp, #28]
 8009824:	e014      	b.n	8009850 <_svfiprintf_r+0x110>
 8009826:	eba0 0308 	sub.w	r3, r0, r8
 800982a:	fa09 f303 	lsl.w	r3, r9, r3
 800982e:	4313      	orrs	r3, r2
 8009830:	9304      	str	r3, [sp, #16]
 8009832:	46a2      	mov	sl, r4
 8009834:	e7d2      	b.n	80097dc <_svfiprintf_r+0x9c>
 8009836:	9b03      	ldr	r3, [sp, #12]
 8009838:	1d19      	adds	r1, r3, #4
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	9103      	str	r1, [sp, #12]
 800983e:	2b00      	cmp	r3, #0
 8009840:	bfbb      	ittet	lt
 8009842:	425b      	neglt	r3, r3
 8009844:	f042 0202 	orrlt.w	r2, r2, #2
 8009848:	9307      	strge	r3, [sp, #28]
 800984a:	9307      	strlt	r3, [sp, #28]
 800984c:	bfb8      	it	lt
 800984e:	9204      	strlt	r2, [sp, #16]
 8009850:	7823      	ldrb	r3, [r4, #0]
 8009852:	2b2e      	cmp	r3, #46	; 0x2e
 8009854:	d10c      	bne.n	8009870 <_svfiprintf_r+0x130>
 8009856:	7863      	ldrb	r3, [r4, #1]
 8009858:	2b2a      	cmp	r3, #42	; 0x2a
 800985a:	d135      	bne.n	80098c8 <_svfiprintf_r+0x188>
 800985c:	9b03      	ldr	r3, [sp, #12]
 800985e:	1d1a      	adds	r2, r3, #4
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	9203      	str	r2, [sp, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	bfb8      	it	lt
 8009868:	f04f 33ff 	movlt.w	r3, #4294967295
 800986c:	3402      	adds	r4, #2
 800986e:	9305      	str	r3, [sp, #20]
 8009870:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800993c <_svfiprintf_r+0x1fc>
 8009874:	7821      	ldrb	r1, [r4, #0]
 8009876:	2203      	movs	r2, #3
 8009878:	4650      	mov	r0, sl
 800987a:	f7f6 fcc1 	bl	8000200 <memchr>
 800987e:	b140      	cbz	r0, 8009892 <_svfiprintf_r+0x152>
 8009880:	2340      	movs	r3, #64	; 0x40
 8009882:	eba0 000a 	sub.w	r0, r0, sl
 8009886:	fa03 f000 	lsl.w	r0, r3, r0
 800988a:	9b04      	ldr	r3, [sp, #16]
 800988c:	4303      	orrs	r3, r0
 800988e:	3401      	adds	r4, #1
 8009890:	9304      	str	r3, [sp, #16]
 8009892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009896:	4826      	ldr	r0, [pc, #152]	; (8009930 <_svfiprintf_r+0x1f0>)
 8009898:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800989c:	2206      	movs	r2, #6
 800989e:	f7f6 fcaf 	bl	8000200 <memchr>
 80098a2:	2800      	cmp	r0, #0
 80098a4:	d038      	beq.n	8009918 <_svfiprintf_r+0x1d8>
 80098a6:	4b23      	ldr	r3, [pc, #140]	; (8009934 <_svfiprintf_r+0x1f4>)
 80098a8:	bb1b      	cbnz	r3, 80098f2 <_svfiprintf_r+0x1b2>
 80098aa:	9b03      	ldr	r3, [sp, #12]
 80098ac:	3307      	adds	r3, #7
 80098ae:	f023 0307 	bic.w	r3, r3, #7
 80098b2:	3308      	adds	r3, #8
 80098b4:	9303      	str	r3, [sp, #12]
 80098b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b8:	4433      	add	r3, r6
 80098ba:	9309      	str	r3, [sp, #36]	; 0x24
 80098bc:	e767      	b.n	800978e <_svfiprintf_r+0x4e>
 80098be:	fb0c 3202 	mla	r2, ip, r2, r3
 80098c2:	460c      	mov	r4, r1
 80098c4:	2001      	movs	r0, #1
 80098c6:	e7a5      	b.n	8009814 <_svfiprintf_r+0xd4>
 80098c8:	2300      	movs	r3, #0
 80098ca:	3401      	adds	r4, #1
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	4619      	mov	r1, r3
 80098d0:	f04f 0c0a 	mov.w	ip, #10
 80098d4:	4620      	mov	r0, r4
 80098d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098da:	3a30      	subs	r2, #48	; 0x30
 80098dc:	2a09      	cmp	r2, #9
 80098de:	d903      	bls.n	80098e8 <_svfiprintf_r+0x1a8>
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d0c5      	beq.n	8009870 <_svfiprintf_r+0x130>
 80098e4:	9105      	str	r1, [sp, #20]
 80098e6:	e7c3      	b.n	8009870 <_svfiprintf_r+0x130>
 80098e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80098ec:	4604      	mov	r4, r0
 80098ee:	2301      	movs	r3, #1
 80098f0:	e7f0      	b.n	80098d4 <_svfiprintf_r+0x194>
 80098f2:	ab03      	add	r3, sp, #12
 80098f4:	9300      	str	r3, [sp, #0]
 80098f6:	462a      	mov	r2, r5
 80098f8:	4b0f      	ldr	r3, [pc, #60]	; (8009938 <_svfiprintf_r+0x1f8>)
 80098fa:	a904      	add	r1, sp, #16
 80098fc:	4638      	mov	r0, r7
 80098fe:	f7fc fa67 	bl	8005dd0 <_printf_float>
 8009902:	1c42      	adds	r2, r0, #1
 8009904:	4606      	mov	r6, r0
 8009906:	d1d6      	bne.n	80098b6 <_svfiprintf_r+0x176>
 8009908:	89ab      	ldrh	r3, [r5, #12]
 800990a:	065b      	lsls	r3, r3, #25
 800990c:	f53f af2c 	bmi.w	8009768 <_svfiprintf_r+0x28>
 8009910:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009912:	b01d      	add	sp, #116	; 0x74
 8009914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009918:	ab03      	add	r3, sp, #12
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	462a      	mov	r2, r5
 800991e:	4b06      	ldr	r3, [pc, #24]	; (8009938 <_svfiprintf_r+0x1f8>)
 8009920:	a904      	add	r1, sp, #16
 8009922:	4638      	mov	r0, r7
 8009924:	f7fc fcf8 	bl	8006318 <_printf_i>
 8009928:	e7eb      	b.n	8009902 <_svfiprintf_r+0x1c2>
 800992a:	bf00      	nop
 800992c:	0800aa64 	.word	0x0800aa64
 8009930:	0800aa6e 	.word	0x0800aa6e
 8009934:	08005dd1 	.word	0x08005dd1
 8009938:	08009689 	.word	0x08009689
 800993c:	0800aa6a 	.word	0x0800aa6a

08009940 <nan>:
 8009940:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009948 <nan+0x8>
 8009944:	4770      	bx	lr
 8009946:	bf00      	nop
 8009948:	00000000 	.word	0x00000000
 800994c:	7ff80000 	.word	0x7ff80000

08009950 <_sbrk_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4d06      	ldr	r5, [pc, #24]	; (800996c <_sbrk_r+0x1c>)
 8009954:	2300      	movs	r3, #0
 8009956:	4604      	mov	r4, r0
 8009958:	4608      	mov	r0, r1
 800995a:	602b      	str	r3, [r5, #0]
 800995c:	f7f8 f8ca 	bl	8001af4 <_sbrk>
 8009960:	1c43      	adds	r3, r0, #1
 8009962:	d102      	bne.n	800996a <_sbrk_r+0x1a>
 8009964:	682b      	ldr	r3, [r5, #0]
 8009966:	b103      	cbz	r3, 800996a <_sbrk_r+0x1a>
 8009968:	6023      	str	r3, [r4, #0]
 800996a:	bd38      	pop	{r3, r4, r5, pc}
 800996c:	200027f8 	.word	0x200027f8

08009970 <strncmp>:
 8009970:	b510      	push	{r4, lr}
 8009972:	b16a      	cbz	r2, 8009990 <strncmp+0x20>
 8009974:	3901      	subs	r1, #1
 8009976:	1884      	adds	r4, r0, r2
 8009978:	f810 3b01 	ldrb.w	r3, [r0], #1
 800997c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009980:	4293      	cmp	r3, r2
 8009982:	d103      	bne.n	800998c <strncmp+0x1c>
 8009984:	42a0      	cmp	r0, r4
 8009986:	d001      	beq.n	800998c <strncmp+0x1c>
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1f5      	bne.n	8009978 <strncmp+0x8>
 800998c:	1a98      	subs	r0, r3, r2
 800998e:	bd10      	pop	{r4, pc}
 8009990:	4610      	mov	r0, r2
 8009992:	e7fc      	b.n	800998e <strncmp+0x1e>

08009994 <__ascii_wctomb>:
 8009994:	b149      	cbz	r1, 80099aa <__ascii_wctomb+0x16>
 8009996:	2aff      	cmp	r2, #255	; 0xff
 8009998:	bf85      	ittet	hi
 800999a:	238a      	movhi	r3, #138	; 0x8a
 800999c:	6003      	strhi	r3, [r0, #0]
 800999e:	700a      	strbls	r2, [r1, #0]
 80099a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80099a4:	bf98      	it	ls
 80099a6:	2001      	movls	r0, #1
 80099a8:	4770      	bx	lr
 80099aa:	4608      	mov	r0, r1
 80099ac:	4770      	bx	lr
	...

080099b0 <__assert_func>:
 80099b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099b2:	4614      	mov	r4, r2
 80099b4:	461a      	mov	r2, r3
 80099b6:	4b09      	ldr	r3, [pc, #36]	; (80099dc <__assert_func+0x2c>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4605      	mov	r5, r0
 80099bc:	68d8      	ldr	r0, [r3, #12]
 80099be:	b14c      	cbz	r4, 80099d4 <__assert_func+0x24>
 80099c0:	4b07      	ldr	r3, [pc, #28]	; (80099e0 <__assert_func+0x30>)
 80099c2:	9100      	str	r1, [sp, #0]
 80099c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099c8:	4906      	ldr	r1, [pc, #24]	; (80099e4 <__assert_func+0x34>)
 80099ca:	462b      	mov	r3, r5
 80099cc:	f000 f80e 	bl	80099ec <fiprintf>
 80099d0:	f000 fa84 	bl	8009edc <abort>
 80099d4:	4b04      	ldr	r3, [pc, #16]	; (80099e8 <__assert_func+0x38>)
 80099d6:	461c      	mov	r4, r3
 80099d8:	e7f3      	b.n	80099c2 <__assert_func+0x12>
 80099da:	bf00      	nop
 80099dc:	20000fb0 	.word	0x20000fb0
 80099e0:	0800aa75 	.word	0x0800aa75
 80099e4:	0800aa82 	.word	0x0800aa82
 80099e8:	0800aab0 	.word	0x0800aab0

080099ec <fiprintf>:
 80099ec:	b40e      	push	{r1, r2, r3}
 80099ee:	b503      	push	{r0, r1, lr}
 80099f0:	4601      	mov	r1, r0
 80099f2:	ab03      	add	r3, sp, #12
 80099f4:	4805      	ldr	r0, [pc, #20]	; (8009a0c <fiprintf+0x20>)
 80099f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80099fa:	6800      	ldr	r0, [r0, #0]
 80099fc:	9301      	str	r3, [sp, #4]
 80099fe:	f000 f87d 	bl	8009afc <_vfiprintf_r>
 8009a02:	b002      	add	sp, #8
 8009a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a08:	b003      	add	sp, #12
 8009a0a:	4770      	bx	lr
 8009a0c:	20000fb0 	.word	0x20000fb0

08009a10 <memmove>:
 8009a10:	4288      	cmp	r0, r1
 8009a12:	b510      	push	{r4, lr}
 8009a14:	eb01 0402 	add.w	r4, r1, r2
 8009a18:	d902      	bls.n	8009a20 <memmove+0x10>
 8009a1a:	4284      	cmp	r4, r0
 8009a1c:	4623      	mov	r3, r4
 8009a1e:	d807      	bhi.n	8009a30 <memmove+0x20>
 8009a20:	1e43      	subs	r3, r0, #1
 8009a22:	42a1      	cmp	r1, r4
 8009a24:	d008      	beq.n	8009a38 <memmove+0x28>
 8009a26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a2e:	e7f8      	b.n	8009a22 <memmove+0x12>
 8009a30:	4402      	add	r2, r0
 8009a32:	4601      	mov	r1, r0
 8009a34:	428a      	cmp	r2, r1
 8009a36:	d100      	bne.n	8009a3a <memmove+0x2a>
 8009a38:	bd10      	pop	{r4, pc}
 8009a3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a42:	e7f7      	b.n	8009a34 <memmove+0x24>

08009a44 <__malloc_lock>:
 8009a44:	4801      	ldr	r0, [pc, #4]	; (8009a4c <__malloc_lock+0x8>)
 8009a46:	f000 bc09 	b.w	800a25c <__retarget_lock_acquire_recursive>
 8009a4a:	bf00      	nop
 8009a4c:	20002800 	.word	0x20002800

08009a50 <__malloc_unlock>:
 8009a50:	4801      	ldr	r0, [pc, #4]	; (8009a58 <__malloc_unlock+0x8>)
 8009a52:	f000 bc04 	b.w	800a25e <__retarget_lock_release_recursive>
 8009a56:	bf00      	nop
 8009a58:	20002800 	.word	0x20002800

08009a5c <_realloc_r>:
 8009a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5e:	4607      	mov	r7, r0
 8009a60:	4614      	mov	r4, r2
 8009a62:	460e      	mov	r6, r1
 8009a64:	b921      	cbnz	r1, 8009a70 <_realloc_r+0x14>
 8009a66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a6a:	4611      	mov	r1, r2
 8009a6c:	f7ff bdb2 	b.w	80095d4 <_malloc_r>
 8009a70:	b922      	cbnz	r2, 8009a7c <_realloc_r+0x20>
 8009a72:	f7ff fd5f 	bl	8009534 <_free_r>
 8009a76:	4625      	mov	r5, r4
 8009a78:	4628      	mov	r0, r5
 8009a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a7c:	f000 fc54 	bl	800a328 <_malloc_usable_size_r>
 8009a80:	42a0      	cmp	r0, r4
 8009a82:	d20f      	bcs.n	8009aa4 <_realloc_r+0x48>
 8009a84:	4621      	mov	r1, r4
 8009a86:	4638      	mov	r0, r7
 8009a88:	f7ff fda4 	bl	80095d4 <_malloc_r>
 8009a8c:	4605      	mov	r5, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d0f2      	beq.n	8009a78 <_realloc_r+0x1c>
 8009a92:	4631      	mov	r1, r6
 8009a94:	4622      	mov	r2, r4
 8009a96:	f7ff f875 	bl	8008b84 <memcpy>
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	f7ff fd49 	bl	8009534 <_free_r>
 8009aa2:	e7e9      	b.n	8009a78 <_realloc_r+0x1c>
 8009aa4:	4635      	mov	r5, r6
 8009aa6:	e7e7      	b.n	8009a78 <_realloc_r+0x1c>

08009aa8 <__sfputc_r>:
 8009aa8:	6893      	ldr	r3, [r2, #8]
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	b410      	push	{r4}
 8009ab0:	6093      	str	r3, [r2, #8]
 8009ab2:	da08      	bge.n	8009ac6 <__sfputc_r+0x1e>
 8009ab4:	6994      	ldr	r4, [r2, #24]
 8009ab6:	42a3      	cmp	r3, r4
 8009ab8:	db01      	blt.n	8009abe <__sfputc_r+0x16>
 8009aba:	290a      	cmp	r1, #10
 8009abc:	d103      	bne.n	8009ac6 <__sfputc_r+0x1e>
 8009abe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ac2:	f000 b94b 	b.w	8009d5c <__swbuf_r>
 8009ac6:	6813      	ldr	r3, [r2, #0]
 8009ac8:	1c58      	adds	r0, r3, #1
 8009aca:	6010      	str	r0, [r2, #0]
 8009acc:	7019      	strb	r1, [r3, #0]
 8009ace:	4608      	mov	r0, r1
 8009ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ad4:	4770      	bx	lr

08009ad6 <__sfputs_r>:
 8009ad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ad8:	4606      	mov	r6, r0
 8009ada:	460f      	mov	r7, r1
 8009adc:	4614      	mov	r4, r2
 8009ade:	18d5      	adds	r5, r2, r3
 8009ae0:	42ac      	cmp	r4, r5
 8009ae2:	d101      	bne.n	8009ae8 <__sfputs_r+0x12>
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	e007      	b.n	8009af8 <__sfputs_r+0x22>
 8009ae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aec:	463a      	mov	r2, r7
 8009aee:	4630      	mov	r0, r6
 8009af0:	f7ff ffda 	bl	8009aa8 <__sfputc_r>
 8009af4:	1c43      	adds	r3, r0, #1
 8009af6:	d1f3      	bne.n	8009ae0 <__sfputs_r+0xa>
 8009af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009afc <_vfiprintf_r>:
 8009afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b00:	460d      	mov	r5, r1
 8009b02:	b09d      	sub	sp, #116	; 0x74
 8009b04:	4614      	mov	r4, r2
 8009b06:	4698      	mov	r8, r3
 8009b08:	4606      	mov	r6, r0
 8009b0a:	b118      	cbz	r0, 8009b14 <_vfiprintf_r+0x18>
 8009b0c:	6983      	ldr	r3, [r0, #24]
 8009b0e:	b90b      	cbnz	r3, 8009b14 <_vfiprintf_r+0x18>
 8009b10:	f000 fb06 	bl	800a120 <__sinit>
 8009b14:	4b89      	ldr	r3, [pc, #548]	; (8009d3c <_vfiprintf_r+0x240>)
 8009b16:	429d      	cmp	r5, r3
 8009b18:	d11b      	bne.n	8009b52 <_vfiprintf_r+0x56>
 8009b1a:	6875      	ldr	r5, [r6, #4]
 8009b1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b1e:	07d9      	lsls	r1, r3, #31
 8009b20:	d405      	bmi.n	8009b2e <_vfiprintf_r+0x32>
 8009b22:	89ab      	ldrh	r3, [r5, #12]
 8009b24:	059a      	lsls	r2, r3, #22
 8009b26:	d402      	bmi.n	8009b2e <_vfiprintf_r+0x32>
 8009b28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b2a:	f000 fb97 	bl	800a25c <__retarget_lock_acquire_recursive>
 8009b2e:	89ab      	ldrh	r3, [r5, #12]
 8009b30:	071b      	lsls	r3, r3, #28
 8009b32:	d501      	bpl.n	8009b38 <_vfiprintf_r+0x3c>
 8009b34:	692b      	ldr	r3, [r5, #16]
 8009b36:	b9eb      	cbnz	r3, 8009b74 <_vfiprintf_r+0x78>
 8009b38:	4629      	mov	r1, r5
 8009b3a:	4630      	mov	r0, r6
 8009b3c:	f000 f960 	bl	8009e00 <__swsetup_r>
 8009b40:	b1c0      	cbz	r0, 8009b74 <_vfiprintf_r+0x78>
 8009b42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b44:	07dc      	lsls	r4, r3, #31
 8009b46:	d50e      	bpl.n	8009b66 <_vfiprintf_r+0x6a>
 8009b48:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4c:	b01d      	add	sp, #116	; 0x74
 8009b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b52:	4b7b      	ldr	r3, [pc, #492]	; (8009d40 <_vfiprintf_r+0x244>)
 8009b54:	429d      	cmp	r5, r3
 8009b56:	d101      	bne.n	8009b5c <_vfiprintf_r+0x60>
 8009b58:	68b5      	ldr	r5, [r6, #8]
 8009b5a:	e7df      	b.n	8009b1c <_vfiprintf_r+0x20>
 8009b5c:	4b79      	ldr	r3, [pc, #484]	; (8009d44 <_vfiprintf_r+0x248>)
 8009b5e:	429d      	cmp	r5, r3
 8009b60:	bf08      	it	eq
 8009b62:	68f5      	ldreq	r5, [r6, #12]
 8009b64:	e7da      	b.n	8009b1c <_vfiprintf_r+0x20>
 8009b66:	89ab      	ldrh	r3, [r5, #12]
 8009b68:	0598      	lsls	r0, r3, #22
 8009b6a:	d4ed      	bmi.n	8009b48 <_vfiprintf_r+0x4c>
 8009b6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b6e:	f000 fb76 	bl	800a25e <__retarget_lock_release_recursive>
 8009b72:	e7e9      	b.n	8009b48 <_vfiprintf_r+0x4c>
 8009b74:	2300      	movs	r3, #0
 8009b76:	9309      	str	r3, [sp, #36]	; 0x24
 8009b78:	2320      	movs	r3, #32
 8009b7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b82:	2330      	movs	r3, #48	; 0x30
 8009b84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009d48 <_vfiprintf_r+0x24c>
 8009b88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b8c:	f04f 0901 	mov.w	r9, #1
 8009b90:	4623      	mov	r3, r4
 8009b92:	469a      	mov	sl, r3
 8009b94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b98:	b10a      	cbz	r2, 8009b9e <_vfiprintf_r+0xa2>
 8009b9a:	2a25      	cmp	r2, #37	; 0x25
 8009b9c:	d1f9      	bne.n	8009b92 <_vfiprintf_r+0x96>
 8009b9e:	ebba 0b04 	subs.w	fp, sl, r4
 8009ba2:	d00b      	beq.n	8009bbc <_vfiprintf_r+0xc0>
 8009ba4:	465b      	mov	r3, fp
 8009ba6:	4622      	mov	r2, r4
 8009ba8:	4629      	mov	r1, r5
 8009baa:	4630      	mov	r0, r6
 8009bac:	f7ff ff93 	bl	8009ad6 <__sfputs_r>
 8009bb0:	3001      	adds	r0, #1
 8009bb2:	f000 80aa 	beq.w	8009d0a <_vfiprintf_r+0x20e>
 8009bb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bb8:	445a      	add	r2, fp
 8009bba:	9209      	str	r2, [sp, #36]	; 0x24
 8009bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f000 80a2 	beq.w	8009d0a <_vfiprintf_r+0x20e>
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bd0:	f10a 0a01 	add.w	sl, sl, #1
 8009bd4:	9304      	str	r3, [sp, #16]
 8009bd6:	9307      	str	r3, [sp, #28]
 8009bd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bdc:	931a      	str	r3, [sp, #104]	; 0x68
 8009bde:	4654      	mov	r4, sl
 8009be0:	2205      	movs	r2, #5
 8009be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be6:	4858      	ldr	r0, [pc, #352]	; (8009d48 <_vfiprintf_r+0x24c>)
 8009be8:	f7f6 fb0a 	bl	8000200 <memchr>
 8009bec:	9a04      	ldr	r2, [sp, #16]
 8009bee:	b9d8      	cbnz	r0, 8009c28 <_vfiprintf_r+0x12c>
 8009bf0:	06d1      	lsls	r1, r2, #27
 8009bf2:	bf44      	itt	mi
 8009bf4:	2320      	movmi	r3, #32
 8009bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bfa:	0713      	lsls	r3, r2, #28
 8009bfc:	bf44      	itt	mi
 8009bfe:	232b      	movmi	r3, #43	; 0x2b
 8009c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c04:	f89a 3000 	ldrb.w	r3, [sl]
 8009c08:	2b2a      	cmp	r3, #42	; 0x2a
 8009c0a:	d015      	beq.n	8009c38 <_vfiprintf_r+0x13c>
 8009c0c:	9a07      	ldr	r2, [sp, #28]
 8009c0e:	4654      	mov	r4, sl
 8009c10:	2000      	movs	r0, #0
 8009c12:	f04f 0c0a 	mov.w	ip, #10
 8009c16:	4621      	mov	r1, r4
 8009c18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c1c:	3b30      	subs	r3, #48	; 0x30
 8009c1e:	2b09      	cmp	r3, #9
 8009c20:	d94e      	bls.n	8009cc0 <_vfiprintf_r+0x1c4>
 8009c22:	b1b0      	cbz	r0, 8009c52 <_vfiprintf_r+0x156>
 8009c24:	9207      	str	r2, [sp, #28]
 8009c26:	e014      	b.n	8009c52 <_vfiprintf_r+0x156>
 8009c28:	eba0 0308 	sub.w	r3, r0, r8
 8009c2c:	fa09 f303 	lsl.w	r3, r9, r3
 8009c30:	4313      	orrs	r3, r2
 8009c32:	9304      	str	r3, [sp, #16]
 8009c34:	46a2      	mov	sl, r4
 8009c36:	e7d2      	b.n	8009bde <_vfiprintf_r+0xe2>
 8009c38:	9b03      	ldr	r3, [sp, #12]
 8009c3a:	1d19      	adds	r1, r3, #4
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	9103      	str	r1, [sp, #12]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	bfbb      	ittet	lt
 8009c44:	425b      	neglt	r3, r3
 8009c46:	f042 0202 	orrlt.w	r2, r2, #2
 8009c4a:	9307      	strge	r3, [sp, #28]
 8009c4c:	9307      	strlt	r3, [sp, #28]
 8009c4e:	bfb8      	it	lt
 8009c50:	9204      	strlt	r2, [sp, #16]
 8009c52:	7823      	ldrb	r3, [r4, #0]
 8009c54:	2b2e      	cmp	r3, #46	; 0x2e
 8009c56:	d10c      	bne.n	8009c72 <_vfiprintf_r+0x176>
 8009c58:	7863      	ldrb	r3, [r4, #1]
 8009c5a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c5c:	d135      	bne.n	8009cca <_vfiprintf_r+0x1ce>
 8009c5e:	9b03      	ldr	r3, [sp, #12]
 8009c60:	1d1a      	adds	r2, r3, #4
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	9203      	str	r2, [sp, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	bfb8      	it	lt
 8009c6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c6e:	3402      	adds	r4, #2
 8009c70:	9305      	str	r3, [sp, #20]
 8009c72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009d58 <_vfiprintf_r+0x25c>
 8009c76:	7821      	ldrb	r1, [r4, #0]
 8009c78:	2203      	movs	r2, #3
 8009c7a:	4650      	mov	r0, sl
 8009c7c:	f7f6 fac0 	bl	8000200 <memchr>
 8009c80:	b140      	cbz	r0, 8009c94 <_vfiprintf_r+0x198>
 8009c82:	2340      	movs	r3, #64	; 0x40
 8009c84:	eba0 000a 	sub.w	r0, r0, sl
 8009c88:	fa03 f000 	lsl.w	r0, r3, r0
 8009c8c:	9b04      	ldr	r3, [sp, #16]
 8009c8e:	4303      	orrs	r3, r0
 8009c90:	3401      	adds	r4, #1
 8009c92:	9304      	str	r3, [sp, #16]
 8009c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c98:	482c      	ldr	r0, [pc, #176]	; (8009d4c <_vfiprintf_r+0x250>)
 8009c9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c9e:	2206      	movs	r2, #6
 8009ca0:	f7f6 faae 	bl	8000200 <memchr>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	d03f      	beq.n	8009d28 <_vfiprintf_r+0x22c>
 8009ca8:	4b29      	ldr	r3, [pc, #164]	; (8009d50 <_vfiprintf_r+0x254>)
 8009caa:	bb1b      	cbnz	r3, 8009cf4 <_vfiprintf_r+0x1f8>
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	3307      	adds	r3, #7
 8009cb0:	f023 0307 	bic.w	r3, r3, #7
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	9303      	str	r3, [sp, #12]
 8009cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cba:	443b      	add	r3, r7
 8009cbc:	9309      	str	r3, [sp, #36]	; 0x24
 8009cbe:	e767      	b.n	8009b90 <_vfiprintf_r+0x94>
 8009cc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	2001      	movs	r0, #1
 8009cc8:	e7a5      	b.n	8009c16 <_vfiprintf_r+0x11a>
 8009cca:	2300      	movs	r3, #0
 8009ccc:	3401      	adds	r4, #1
 8009cce:	9305      	str	r3, [sp, #20]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	f04f 0c0a 	mov.w	ip, #10
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cdc:	3a30      	subs	r2, #48	; 0x30
 8009cde:	2a09      	cmp	r2, #9
 8009ce0:	d903      	bls.n	8009cea <_vfiprintf_r+0x1ee>
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d0c5      	beq.n	8009c72 <_vfiprintf_r+0x176>
 8009ce6:	9105      	str	r1, [sp, #20]
 8009ce8:	e7c3      	b.n	8009c72 <_vfiprintf_r+0x176>
 8009cea:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cee:	4604      	mov	r4, r0
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e7f0      	b.n	8009cd6 <_vfiprintf_r+0x1da>
 8009cf4:	ab03      	add	r3, sp, #12
 8009cf6:	9300      	str	r3, [sp, #0]
 8009cf8:	462a      	mov	r2, r5
 8009cfa:	4b16      	ldr	r3, [pc, #88]	; (8009d54 <_vfiprintf_r+0x258>)
 8009cfc:	a904      	add	r1, sp, #16
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f7fc f866 	bl	8005dd0 <_printf_float>
 8009d04:	4607      	mov	r7, r0
 8009d06:	1c78      	adds	r0, r7, #1
 8009d08:	d1d6      	bne.n	8009cb8 <_vfiprintf_r+0x1bc>
 8009d0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d0c:	07d9      	lsls	r1, r3, #31
 8009d0e:	d405      	bmi.n	8009d1c <_vfiprintf_r+0x220>
 8009d10:	89ab      	ldrh	r3, [r5, #12]
 8009d12:	059a      	lsls	r2, r3, #22
 8009d14:	d402      	bmi.n	8009d1c <_vfiprintf_r+0x220>
 8009d16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d18:	f000 faa1 	bl	800a25e <__retarget_lock_release_recursive>
 8009d1c:	89ab      	ldrh	r3, [r5, #12]
 8009d1e:	065b      	lsls	r3, r3, #25
 8009d20:	f53f af12 	bmi.w	8009b48 <_vfiprintf_r+0x4c>
 8009d24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d26:	e711      	b.n	8009b4c <_vfiprintf_r+0x50>
 8009d28:	ab03      	add	r3, sp, #12
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	462a      	mov	r2, r5
 8009d2e:	4b09      	ldr	r3, [pc, #36]	; (8009d54 <_vfiprintf_r+0x258>)
 8009d30:	a904      	add	r1, sp, #16
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7fc faf0 	bl	8006318 <_printf_i>
 8009d38:	e7e4      	b.n	8009d04 <_vfiprintf_r+0x208>
 8009d3a:	bf00      	nop
 8009d3c:	0800aad4 	.word	0x0800aad4
 8009d40:	0800aaf4 	.word	0x0800aaf4
 8009d44:	0800aab4 	.word	0x0800aab4
 8009d48:	0800aa64 	.word	0x0800aa64
 8009d4c:	0800aa6e 	.word	0x0800aa6e
 8009d50:	08005dd1 	.word	0x08005dd1
 8009d54:	08009ad7 	.word	0x08009ad7
 8009d58:	0800aa6a 	.word	0x0800aa6a

08009d5c <__swbuf_r>:
 8009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5e:	460e      	mov	r6, r1
 8009d60:	4614      	mov	r4, r2
 8009d62:	4605      	mov	r5, r0
 8009d64:	b118      	cbz	r0, 8009d6e <__swbuf_r+0x12>
 8009d66:	6983      	ldr	r3, [r0, #24]
 8009d68:	b90b      	cbnz	r3, 8009d6e <__swbuf_r+0x12>
 8009d6a:	f000 f9d9 	bl	800a120 <__sinit>
 8009d6e:	4b21      	ldr	r3, [pc, #132]	; (8009df4 <__swbuf_r+0x98>)
 8009d70:	429c      	cmp	r4, r3
 8009d72:	d12b      	bne.n	8009dcc <__swbuf_r+0x70>
 8009d74:	686c      	ldr	r4, [r5, #4]
 8009d76:	69a3      	ldr	r3, [r4, #24]
 8009d78:	60a3      	str	r3, [r4, #8]
 8009d7a:	89a3      	ldrh	r3, [r4, #12]
 8009d7c:	071a      	lsls	r2, r3, #28
 8009d7e:	d52f      	bpl.n	8009de0 <__swbuf_r+0x84>
 8009d80:	6923      	ldr	r3, [r4, #16]
 8009d82:	b36b      	cbz	r3, 8009de0 <__swbuf_r+0x84>
 8009d84:	6923      	ldr	r3, [r4, #16]
 8009d86:	6820      	ldr	r0, [r4, #0]
 8009d88:	1ac0      	subs	r0, r0, r3
 8009d8a:	6963      	ldr	r3, [r4, #20]
 8009d8c:	b2f6      	uxtb	r6, r6
 8009d8e:	4283      	cmp	r3, r0
 8009d90:	4637      	mov	r7, r6
 8009d92:	dc04      	bgt.n	8009d9e <__swbuf_r+0x42>
 8009d94:	4621      	mov	r1, r4
 8009d96:	4628      	mov	r0, r5
 8009d98:	f000 f92e 	bl	8009ff8 <_fflush_r>
 8009d9c:	bb30      	cbnz	r0, 8009dec <__swbuf_r+0x90>
 8009d9e:	68a3      	ldr	r3, [r4, #8]
 8009da0:	3b01      	subs	r3, #1
 8009da2:	60a3      	str	r3, [r4, #8]
 8009da4:	6823      	ldr	r3, [r4, #0]
 8009da6:	1c5a      	adds	r2, r3, #1
 8009da8:	6022      	str	r2, [r4, #0]
 8009daa:	701e      	strb	r6, [r3, #0]
 8009dac:	6963      	ldr	r3, [r4, #20]
 8009dae:	3001      	adds	r0, #1
 8009db0:	4283      	cmp	r3, r0
 8009db2:	d004      	beq.n	8009dbe <__swbuf_r+0x62>
 8009db4:	89a3      	ldrh	r3, [r4, #12]
 8009db6:	07db      	lsls	r3, r3, #31
 8009db8:	d506      	bpl.n	8009dc8 <__swbuf_r+0x6c>
 8009dba:	2e0a      	cmp	r6, #10
 8009dbc:	d104      	bne.n	8009dc8 <__swbuf_r+0x6c>
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	f000 f919 	bl	8009ff8 <_fflush_r>
 8009dc6:	b988      	cbnz	r0, 8009dec <__swbuf_r+0x90>
 8009dc8:	4638      	mov	r0, r7
 8009dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dcc:	4b0a      	ldr	r3, [pc, #40]	; (8009df8 <__swbuf_r+0x9c>)
 8009dce:	429c      	cmp	r4, r3
 8009dd0:	d101      	bne.n	8009dd6 <__swbuf_r+0x7a>
 8009dd2:	68ac      	ldr	r4, [r5, #8]
 8009dd4:	e7cf      	b.n	8009d76 <__swbuf_r+0x1a>
 8009dd6:	4b09      	ldr	r3, [pc, #36]	; (8009dfc <__swbuf_r+0xa0>)
 8009dd8:	429c      	cmp	r4, r3
 8009dda:	bf08      	it	eq
 8009ddc:	68ec      	ldreq	r4, [r5, #12]
 8009dde:	e7ca      	b.n	8009d76 <__swbuf_r+0x1a>
 8009de0:	4621      	mov	r1, r4
 8009de2:	4628      	mov	r0, r5
 8009de4:	f000 f80c 	bl	8009e00 <__swsetup_r>
 8009de8:	2800      	cmp	r0, #0
 8009dea:	d0cb      	beq.n	8009d84 <__swbuf_r+0x28>
 8009dec:	f04f 37ff 	mov.w	r7, #4294967295
 8009df0:	e7ea      	b.n	8009dc8 <__swbuf_r+0x6c>
 8009df2:	bf00      	nop
 8009df4:	0800aad4 	.word	0x0800aad4
 8009df8:	0800aaf4 	.word	0x0800aaf4
 8009dfc:	0800aab4 	.word	0x0800aab4

08009e00 <__swsetup_r>:
 8009e00:	4b32      	ldr	r3, [pc, #200]	; (8009ecc <__swsetup_r+0xcc>)
 8009e02:	b570      	push	{r4, r5, r6, lr}
 8009e04:	681d      	ldr	r5, [r3, #0]
 8009e06:	4606      	mov	r6, r0
 8009e08:	460c      	mov	r4, r1
 8009e0a:	b125      	cbz	r5, 8009e16 <__swsetup_r+0x16>
 8009e0c:	69ab      	ldr	r3, [r5, #24]
 8009e0e:	b913      	cbnz	r3, 8009e16 <__swsetup_r+0x16>
 8009e10:	4628      	mov	r0, r5
 8009e12:	f000 f985 	bl	800a120 <__sinit>
 8009e16:	4b2e      	ldr	r3, [pc, #184]	; (8009ed0 <__swsetup_r+0xd0>)
 8009e18:	429c      	cmp	r4, r3
 8009e1a:	d10f      	bne.n	8009e3c <__swsetup_r+0x3c>
 8009e1c:	686c      	ldr	r4, [r5, #4]
 8009e1e:	89a3      	ldrh	r3, [r4, #12]
 8009e20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e24:	0719      	lsls	r1, r3, #28
 8009e26:	d42c      	bmi.n	8009e82 <__swsetup_r+0x82>
 8009e28:	06dd      	lsls	r5, r3, #27
 8009e2a:	d411      	bmi.n	8009e50 <__swsetup_r+0x50>
 8009e2c:	2309      	movs	r3, #9
 8009e2e:	6033      	str	r3, [r6, #0]
 8009e30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e34:	81a3      	strh	r3, [r4, #12]
 8009e36:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3a:	e03e      	b.n	8009eba <__swsetup_r+0xba>
 8009e3c:	4b25      	ldr	r3, [pc, #148]	; (8009ed4 <__swsetup_r+0xd4>)
 8009e3e:	429c      	cmp	r4, r3
 8009e40:	d101      	bne.n	8009e46 <__swsetup_r+0x46>
 8009e42:	68ac      	ldr	r4, [r5, #8]
 8009e44:	e7eb      	b.n	8009e1e <__swsetup_r+0x1e>
 8009e46:	4b24      	ldr	r3, [pc, #144]	; (8009ed8 <__swsetup_r+0xd8>)
 8009e48:	429c      	cmp	r4, r3
 8009e4a:	bf08      	it	eq
 8009e4c:	68ec      	ldreq	r4, [r5, #12]
 8009e4e:	e7e6      	b.n	8009e1e <__swsetup_r+0x1e>
 8009e50:	0758      	lsls	r0, r3, #29
 8009e52:	d512      	bpl.n	8009e7a <__swsetup_r+0x7a>
 8009e54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e56:	b141      	cbz	r1, 8009e6a <__swsetup_r+0x6a>
 8009e58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e5c:	4299      	cmp	r1, r3
 8009e5e:	d002      	beq.n	8009e66 <__swsetup_r+0x66>
 8009e60:	4630      	mov	r0, r6
 8009e62:	f7ff fb67 	bl	8009534 <_free_r>
 8009e66:	2300      	movs	r3, #0
 8009e68:	6363      	str	r3, [r4, #52]	; 0x34
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	2300      	movs	r3, #0
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	6923      	ldr	r3, [r4, #16]
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	f043 0308 	orr.w	r3, r3, #8
 8009e80:	81a3      	strh	r3, [r4, #12]
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	b94b      	cbnz	r3, 8009e9a <__swsetup_r+0x9a>
 8009e86:	89a3      	ldrh	r3, [r4, #12]
 8009e88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e90:	d003      	beq.n	8009e9a <__swsetup_r+0x9a>
 8009e92:	4621      	mov	r1, r4
 8009e94:	4630      	mov	r0, r6
 8009e96:	f000 fa07 	bl	800a2a8 <__smakebuf_r>
 8009e9a:	89a0      	ldrh	r0, [r4, #12]
 8009e9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ea0:	f010 0301 	ands.w	r3, r0, #1
 8009ea4:	d00a      	beq.n	8009ebc <__swsetup_r+0xbc>
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	60a3      	str	r3, [r4, #8]
 8009eaa:	6963      	ldr	r3, [r4, #20]
 8009eac:	425b      	negs	r3, r3
 8009eae:	61a3      	str	r3, [r4, #24]
 8009eb0:	6923      	ldr	r3, [r4, #16]
 8009eb2:	b943      	cbnz	r3, 8009ec6 <__swsetup_r+0xc6>
 8009eb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009eb8:	d1ba      	bne.n	8009e30 <__swsetup_r+0x30>
 8009eba:	bd70      	pop	{r4, r5, r6, pc}
 8009ebc:	0781      	lsls	r1, r0, #30
 8009ebe:	bf58      	it	pl
 8009ec0:	6963      	ldrpl	r3, [r4, #20]
 8009ec2:	60a3      	str	r3, [r4, #8]
 8009ec4:	e7f4      	b.n	8009eb0 <__swsetup_r+0xb0>
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	e7f7      	b.n	8009eba <__swsetup_r+0xba>
 8009eca:	bf00      	nop
 8009ecc:	20000fb0 	.word	0x20000fb0
 8009ed0:	0800aad4 	.word	0x0800aad4
 8009ed4:	0800aaf4 	.word	0x0800aaf4
 8009ed8:	0800aab4 	.word	0x0800aab4

08009edc <abort>:
 8009edc:	b508      	push	{r3, lr}
 8009ede:	2006      	movs	r0, #6
 8009ee0:	f000 fa52 	bl	800a388 <raise>
 8009ee4:	2001      	movs	r0, #1
 8009ee6:	f7f7 fd8d 	bl	8001a04 <_exit>
	...

08009eec <__sflush_r>:
 8009eec:	898a      	ldrh	r2, [r1, #12]
 8009eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef2:	4605      	mov	r5, r0
 8009ef4:	0710      	lsls	r0, r2, #28
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	d458      	bmi.n	8009fac <__sflush_r+0xc0>
 8009efa:	684b      	ldr	r3, [r1, #4]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	dc05      	bgt.n	8009f0c <__sflush_r+0x20>
 8009f00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	dc02      	bgt.n	8009f0c <__sflush_r+0x20>
 8009f06:	2000      	movs	r0, #0
 8009f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f0e:	2e00      	cmp	r6, #0
 8009f10:	d0f9      	beq.n	8009f06 <__sflush_r+0x1a>
 8009f12:	2300      	movs	r3, #0
 8009f14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f18:	682f      	ldr	r7, [r5, #0]
 8009f1a:	602b      	str	r3, [r5, #0]
 8009f1c:	d032      	beq.n	8009f84 <__sflush_r+0x98>
 8009f1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f20:	89a3      	ldrh	r3, [r4, #12]
 8009f22:	075a      	lsls	r2, r3, #29
 8009f24:	d505      	bpl.n	8009f32 <__sflush_r+0x46>
 8009f26:	6863      	ldr	r3, [r4, #4]
 8009f28:	1ac0      	subs	r0, r0, r3
 8009f2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f2c:	b10b      	cbz	r3, 8009f32 <__sflush_r+0x46>
 8009f2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f30:	1ac0      	subs	r0, r0, r3
 8009f32:	2300      	movs	r3, #0
 8009f34:	4602      	mov	r2, r0
 8009f36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f38:	6a21      	ldr	r1, [r4, #32]
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	47b0      	blx	r6
 8009f3e:	1c43      	adds	r3, r0, #1
 8009f40:	89a3      	ldrh	r3, [r4, #12]
 8009f42:	d106      	bne.n	8009f52 <__sflush_r+0x66>
 8009f44:	6829      	ldr	r1, [r5, #0]
 8009f46:	291d      	cmp	r1, #29
 8009f48:	d82c      	bhi.n	8009fa4 <__sflush_r+0xb8>
 8009f4a:	4a2a      	ldr	r2, [pc, #168]	; (8009ff4 <__sflush_r+0x108>)
 8009f4c:	40ca      	lsrs	r2, r1
 8009f4e:	07d6      	lsls	r6, r2, #31
 8009f50:	d528      	bpl.n	8009fa4 <__sflush_r+0xb8>
 8009f52:	2200      	movs	r2, #0
 8009f54:	6062      	str	r2, [r4, #4]
 8009f56:	04d9      	lsls	r1, r3, #19
 8009f58:	6922      	ldr	r2, [r4, #16]
 8009f5a:	6022      	str	r2, [r4, #0]
 8009f5c:	d504      	bpl.n	8009f68 <__sflush_r+0x7c>
 8009f5e:	1c42      	adds	r2, r0, #1
 8009f60:	d101      	bne.n	8009f66 <__sflush_r+0x7a>
 8009f62:	682b      	ldr	r3, [r5, #0]
 8009f64:	b903      	cbnz	r3, 8009f68 <__sflush_r+0x7c>
 8009f66:	6560      	str	r0, [r4, #84]	; 0x54
 8009f68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f6a:	602f      	str	r7, [r5, #0]
 8009f6c:	2900      	cmp	r1, #0
 8009f6e:	d0ca      	beq.n	8009f06 <__sflush_r+0x1a>
 8009f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f74:	4299      	cmp	r1, r3
 8009f76:	d002      	beq.n	8009f7e <__sflush_r+0x92>
 8009f78:	4628      	mov	r0, r5
 8009f7a:	f7ff fadb 	bl	8009534 <_free_r>
 8009f7e:	2000      	movs	r0, #0
 8009f80:	6360      	str	r0, [r4, #52]	; 0x34
 8009f82:	e7c1      	b.n	8009f08 <__sflush_r+0x1c>
 8009f84:	6a21      	ldr	r1, [r4, #32]
 8009f86:	2301      	movs	r3, #1
 8009f88:	4628      	mov	r0, r5
 8009f8a:	47b0      	blx	r6
 8009f8c:	1c41      	adds	r1, r0, #1
 8009f8e:	d1c7      	bne.n	8009f20 <__sflush_r+0x34>
 8009f90:	682b      	ldr	r3, [r5, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d0c4      	beq.n	8009f20 <__sflush_r+0x34>
 8009f96:	2b1d      	cmp	r3, #29
 8009f98:	d001      	beq.n	8009f9e <__sflush_r+0xb2>
 8009f9a:	2b16      	cmp	r3, #22
 8009f9c:	d101      	bne.n	8009fa2 <__sflush_r+0xb6>
 8009f9e:	602f      	str	r7, [r5, #0]
 8009fa0:	e7b1      	b.n	8009f06 <__sflush_r+0x1a>
 8009fa2:	89a3      	ldrh	r3, [r4, #12]
 8009fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fa8:	81a3      	strh	r3, [r4, #12]
 8009faa:	e7ad      	b.n	8009f08 <__sflush_r+0x1c>
 8009fac:	690f      	ldr	r7, [r1, #16]
 8009fae:	2f00      	cmp	r7, #0
 8009fb0:	d0a9      	beq.n	8009f06 <__sflush_r+0x1a>
 8009fb2:	0793      	lsls	r3, r2, #30
 8009fb4:	680e      	ldr	r6, [r1, #0]
 8009fb6:	bf08      	it	eq
 8009fb8:	694b      	ldreq	r3, [r1, #20]
 8009fba:	600f      	str	r7, [r1, #0]
 8009fbc:	bf18      	it	ne
 8009fbe:	2300      	movne	r3, #0
 8009fc0:	eba6 0807 	sub.w	r8, r6, r7
 8009fc4:	608b      	str	r3, [r1, #8]
 8009fc6:	f1b8 0f00 	cmp.w	r8, #0
 8009fca:	dd9c      	ble.n	8009f06 <__sflush_r+0x1a>
 8009fcc:	6a21      	ldr	r1, [r4, #32]
 8009fce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009fd0:	4643      	mov	r3, r8
 8009fd2:	463a      	mov	r2, r7
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b0      	blx	r6
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	dc06      	bgt.n	8009fea <__sflush_r+0xfe>
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe8:	e78e      	b.n	8009f08 <__sflush_r+0x1c>
 8009fea:	4407      	add	r7, r0
 8009fec:	eba8 0800 	sub.w	r8, r8, r0
 8009ff0:	e7e9      	b.n	8009fc6 <__sflush_r+0xda>
 8009ff2:	bf00      	nop
 8009ff4:	20400001 	.word	0x20400001

08009ff8 <_fflush_r>:
 8009ff8:	b538      	push	{r3, r4, r5, lr}
 8009ffa:	690b      	ldr	r3, [r1, #16]
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	460c      	mov	r4, r1
 800a000:	b913      	cbnz	r3, 800a008 <_fflush_r+0x10>
 800a002:	2500      	movs	r5, #0
 800a004:	4628      	mov	r0, r5
 800a006:	bd38      	pop	{r3, r4, r5, pc}
 800a008:	b118      	cbz	r0, 800a012 <_fflush_r+0x1a>
 800a00a:	6983      	ldr	r3, [r0, #24]
 800a00c:	b90b      	cbnz	r3, 800a012 <_fflush_r+0x1a>
 800a00e:	f000 f887 	bl	800a120 <__sinit>
 800a012:	4b14      	ldr	r3, [pc, #80]	; (800a064 <_fflush_r+0x6c>)
 800a014:	429c      	cmp	r4, r3
 800a016:	d11b      	bne.n	800a050 <_fflush_r+0x58>
 800a018:	686c      	ldr	r4, [r5, #4]
 800a01a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d0ef      	beq.n	800a002 <_fflush_r+0xa>
 800a022:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a024:	07d0      	lsls	r0, r2, #31
 800a026:	d404      	bmi.n	800a032 <_fflush_r+0x3a>
 800a028:	0599      	lsls	r1, r3, #22
 800a02a:	d402      	bmi.n	800a032 <_fflush_r+0x3a>
 800a02c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a02e:	f000 f915 	bl	800a25c <__retarget_lock_acquire_recursive>
 800a032:	4628      	mov	r0, r5
 800a034:	4621      	mov	r1, r4
 800a036:	f7ff ff59 	bl	8009eec <__sflush_r>
 800a03a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a03c:	07da      	lsls	r2, r3, #31
 800a03e:	4605      	mov	r5, r0
 800a040:	d4e0      	bmi.n	800a004 <_fflush_r+0xc>
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	059b      	lsls	r3, r3, #22
 800a046:	d4dd      	bmi.n	800a004 <_fflush_r+0xc>
 800a048:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a04a:	f000 f908 	bl	800a25e <__retarget_lock_release_recursive>
 800a04e:	e7d9      	b.n	800a004 <_fflush_r+0xc>
 800a050:	4b05      	ldr	r3, [pc, #20]	; (800a068 <_fflush_r+0x70>)
 800a052:	429c      	cmp	r4, r3
 800a054:	d101      	bne.n	800a05a <_fflush_r+0x62>
 800a056:	68ac      	ldr	r4, [r5, #8]
 800a058:	e7df      	b.n	800a01a <_fflush_r+0x22>
 800a05a:	4b04      	ldr	r3, [pc, #16]	; (800a06c <_fflush_r+0x74>)
 800a05c:	429c      	cmp	r4, r3
 800a05e:	bf08      	it	eq
 800a060:	68ec      	ldreq	r4, [r5, #12]
 800a062:	e7da      	b.n	800a01a <_fflush_r+0x22>
 800a064:	0800aad4 	.word	0x0800aad4
 800a068:	0800aaf4 	.word	0x0800aaf4
 800a06c:	0800aab4 	.word	0x0800aab4

0800a070 <std>:
 800a070:	2300      	movs	r3, #0
 800a072:	b510      	push	{r4, lr}
 800a074:	4604      	mov	r4, r0
 800a076:	e9c0 3300 	strd	r3, r3, [r0]
 800a07a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a07e:	6083      	str	r3, [r0, #8]
 800a080:	8181      	strh	r1, [r0, #12]
 800a082:	6643      	str	r3, [r0, #100]	; 0x64
 800a084:	81c2      	strh	r2, [r0, #14]
 800a086:	6183      	str	r3, [r0, #24]
 800a088:	4619      	mov	r1, r3
 800a08a:	2208      	movs	r2, #8
 800a08c:	305c      	adds	r0, #92	; 0x5c
 800a08e:	f7fb fdf7 	bl	8005c80 <memset>
 800a092:	4b05      	ldr	r3, [pc, #20]	; (800a0a8 <std+0x38>)
 800a094:	6263      	str	r3, [r4, #36]	; 0x24
 800a096:	4b05      	ldr	r3, [pc, #20]	; (800a0ac <std+0x3c>)
 800a098:	62a3      	str	r3, [r4, #40]	; 0x28
 800a09a:	4b05      	ldr	r3, [pc, #20]	; (800a0b0 <std+0x40>)
 800a09c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a09e:	4b05      	ldr	r3, [pc, #20]	; (800a0b4 <std+0x44>)
 800a0a0:	6224      	str	r4, [r4, #32]
 800a0a2:	6323      	str	r3, [r4, #48]	; 0x30
 800a0a4:	bd10      	pop	{r4, pc}
 800a0a6:	bf00      	nop
 800a0a8:	0800a3c1 	.word	0x0800a3c1
 800a0ac:	0800a3e3 	.word	0x0800a3e3
 800a0b0:	0800a41b 	.word	0x0800a41b
 800a0b4:	0800a43f 	.word	0x0800a43f

0800a0b8 <_cleanup_r>:
 800a0b8:	4901      	ldr	r1, [pc, #4]	; (800a0c0 <_cleanup_r+0x8>)
 800a0ba:	f000 b8af 	b.w	800a21c <_fwalk_reent>
 800a0be:	bf00      	nop
 800a0c0:	08009ff9 	.word	0x08009ff9

0800a0c4 <__sfmoreglue>:
 800a0c4:	b570      	push	{r4, r5, r6, lr}
 800a0c6:	1e4a      	subs	r2, r1, #1
 800a0c8:	2568      	movs	r5, #104	; 0x68
 800a0ca:	4355      	muls	r5, r2
 800a0cc:	460e      	mov	r6, r1
 800a0ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a0d2:	f7ff fa7f 	bl	80095d4 <_malloc_r>
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	b140      	cbz	r0, 800a0ec <__sfmoreglue+0x28>
 800a0da:	2100      	movs	r1, #0
 800a0dc:	e9c0 1600 	strd	r1, r6, [r0]
 800a0e0:	300c      	adds	r0, #12
 800a0e2:	60a0      	str	r0, [r4, #8]
 800a0e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a0e8:	f7fb fdca 	bl	8005c80 <memset>
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	bd70      	pop	{r4, r5, r6, pc}

0800a0f0 <__sfp_lock_acquire>:
 800a0f0:	4801      	ldr	r0, [pc, #4]	; (800a0f8 <__sfp_lock_acquire+0x8>)
 800a0f2:	f000 b8b3 	b.w	800a25c <__retarget_lock_acquire_recursive>
 800a0f6:	bf00      	nop
 800a0f8:	20002804 	.word	0x20002804

0800a0fc <__sfp_lock_release>:
 800a0fc:	4801      	ldr	r0, [pc, #4]	; (800a104 <__sfp_lock_release+0x8>)
 800a0fe:	f000 b8ae 	b.w	800a25e <__retarget_lock_release_recursive>
 800a102:	bf00      	nop
 800a104:	20002804 	.word	0x20002804

0800a108 <__sinit_lock_acquire>:
 800a108:	4801      	ldr	r0, [pc, #4]	; (800a110 <__sinit_lock_acquire+0x8>)
 800a10a:	f000 b8a7 	b.w	800a25c <__retarget_lock_acquire_recursive>
 800a10e:	bf00      	nop
 800a110:	200027ff 	.word	0x200027ff

0800a114 <__sinit_lock_release>:
 800a114:	4801      	ldr	r0, [pc, #4]	; (800a11c <__sinit_lock_release+0x8>)
 800a116:	f000 b8a2 	b.w	800a25e <__retarget_lock_release_recursive>
 800a11a:	bf00      	nop
 800a11c:	200027ff 	.word	0x200027ff

0800a120 <__sinit>:
 800a120:	b510      	push	{r4, lr}
 800a122:	4604      	mov	r4, r0
 800a124:	f7ff fff0 	bl	800a108 <__sinit_lock_acquire>
 800a128:	69a3      	ldr	r3, [r4, #24]
 800a12a:	b11b      	cbz	r3, 800a134 <__sinit+0x14>
 800a12c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a130:	f7ff bff0 	b.w	800a114 <__sinit_lock_release>
 800a134:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a138:	6523      	str	r3, [r4, #80]	; 0x50
 800a13a:	4b13      	ldr	r3, [pc, #76]	; (800a188 <__sinit+0x68>)
 800a13c:	4a13      	ldr	r2, [pc, #76]	; (800a18c <__sinit+0x6c>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	62a2      	str	r2, [r4, #40]	; 0x28
 800a142:	42a3      	cmp	r3, r4
 800a144:	bf04      	itt	eq
 800a146:	2301      	moveq	r3, #1
 800a148:	61a3      	streq	r3, [r4, #24]
 800a14a:	4620      	mov	r0, r4
 800a14c:	f000 f820 	bl	800a190 <__sfp>
 800a150:	6060      	str	r0, [r4, #4]
 800a152:	4620      	mov	r0, r4
 800a154:	f000 f81c 	bl	800a190 <__sfp>
 800a158:	60a0      	str	r0, [r4, #8]
 800a15a:	4620      	mov	r0, r4
 800a15c:	f000 f818 	bl	800a190 <__sfp>
 800a160:	2200      	movs	r2, #0
 800a162:	60e0      	str	r0, [r4, #12]
 800a164:	2104      	movs	r1, #4
 800a166:	6860      	ldr	r0, [r4, #4]
 800a168:	f7ff ff82 	bl	800a070 <std>
 800a16c:	68a0      	ldr	r0, [r4, #8]
 800a16e:	2201      	movs	r2, #1
 800a170:	2109      	movs	r1, #9
 800a172:	f7ff ff7d 	bl	800a070 <std>
 800a176:	68e0      	ldr	r0, [r4, #12]
 800a178:	2202      	movs	r2, #2
 800a17a:	2112      	movs	r1, #18
 800a17c:	f7ff ff78 	bl	800a070 <std>
 800a180:	2301      	movs	r3, #1
 800a182:	61a3      	str	r3, [r4, #24]
 800a184:	e7d2      	b.n	800a12c <__sinit+0xc>
 800a186:	bf00      	nop
 800a188:	0800a660 	.word	0x0800a660
 800a18c:	0800a0b9 	.word	0x0800a0b9

0800a190 <__sfp>:
 800a190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a192:	4607      	mov	r7, r0
 800a194:	f7ff ffac 	bl	800a0f0 <__sfp_lock_acquire>
 800a198:	4b1e      	ldr	r3, [pc, #120]	; (800a214 <__sfp+0x84>)
 800a19a:	681e      	ldr	r6, [r3, #0]
 800a19c:	69b3      	ldr	r3, [r6, #24]
 800a19e:	b913      	cbnz	r3, 800a1a6 <__sfp+0x16>
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	f7ff ffbd 	bl	800a120 <__sinit>
 800a1a6:	3648      	adds	r6, #72	; 0x48
 800a1a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	d503      	bpl.n	800a1b8 <__sfp+0x28>
 800a1b0:	6833      	ldr	r3, [r6, #0]
 800a1b2:	b30b      	cbz	r3, 800a1f8 <__sfp+0x68>
 800a1b4:	6836      	ldr	r6, [r6, #0]
 800a1b6:	e7f7      	b.n	800a1a8 <__sfp+0x18>
 800a1b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a1bc:	b9d5      	cbnz	r5, 800a1f4 <__sfp+0x64>
 800a1be:	4b16      	ldr	r3, [pc, #88]	; (800a218 <__sfp+0x88>)
 800a1c0:	60e3      	str	r3, [r4, #12]
 800a1c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a1c6:	6665      	str	r5, [r4, #100]	; 0x64
 800a1c8:	f000 f847 	bl	800a25a <__retarget_lock_init_recursive>
 800a1cc:	f7ff ff96 	bl	800a0fc <__sfp_lock_release>
 800a1d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a1d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a1d8:	6025      	str	r5, [r4, #0]
 800a1da:	61a5      	str	r5, [r4, #24]
 800a1dc:	2208      	movs	r2, #8
 800a1de:	4629      	mov	r1, r5
 800a1e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a1e4:	f7fb fd4c 	bl	8005c80 <memset>
 800a1e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a1ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1f4:	3468      	adds	r4, #104	; 0x68
 800a1f6:	e7d9      	b.n	800a1ac <__sfp+0x1c>
 800a1f8:	2104      	movs	r1, #4
 800a1fa:	4638      	mov	r0, r7
 800a1fc:	f7ff ff62 	bl	800a0c4 <__sfmoreglue>
 800a200:	4604      	mov	r4, r0
 800a202:	6030      	str	r0, [r6, #0]
 800a204:	2800      	cmp	r0, #0
 800a206:	d1d5      	bne.n	800a1b4 <__sfp+0x24>
 800a208:	f7ff ff78 	bl	800a0fc <__sfp_lock_release>
 800a20c:	230c      	movs	r3, #12
 800a20e:	603b      	str	r3, [r7, #0]
 800a210:	e7ee      	b.n	800a1f0 <__sfp+0x60>
 800a212:	bf00      	nop
 800a214:	0800a660 	.word	0x0800a660
 800a218:	ffff0001 	.word	0xffff0001

0800a21c <_fwalk_reent>:
 800a21c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a220:	4606      	mov	r6, r0
 800a222:	4688      	mov	r8, r1
 800a224:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a228:	2700      	movs	r7, #0
 800a22a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a22e:	f1b9 0901 	subs.w	r9, r9, #1
 800a232:	d505      	bpl.n	800a240 <_fwalk_reent+0x24>
 800a234:	6824      	ldr	r4, [r4, #0]
 800a236:	2c00      	cmp	r4, #0
 800a238:	d1f7      	bne.n	800a22a <_fwalk_reent+0xe>
 800a23a:	4638      	mov	r0, r7
 800a23c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a240:	89ab      	ldrh	r3, [r5, #12]
 800a242:	2b01      	cmp	r3, #1
 800a244:	d907      	bls.n	800a256 <_fwalk_reent+0x3a>
 800a246:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a24a:	3301      	adds	r3, #1
 800a24c:	d003      	beq.n	800a256 <_fwalk_reent+0x3a>
 800a24e:	4629      	mov	r1, r5
 800a250:	4630      	mov	r0, r6
 800a252:	47c0      	blx	r8
 800a254:	4307      	orrs	r7, r0
 800a256:	3568      	adds	r5, #104	; 0x68
 800a258:	e7e9      	b.n	800a22e <_fwalk_reent+0x12>

0800a25a <__retarget_lock_init_recursive>:
 800a25a:	4770      	bx	lr

0800a25c <__retarget_lock_acquire_recursive>:
 800a25c:	4770      	bx	lr

0800a25e <__retarget_lock_release_recursive>:
 800a25e:	4770      	bx	lr

0800a260 <__swhatbuf_r>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	460e      	mov	r6, r1
 800a264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a268:	2900      	cmp	r1, #0
 800a26a:	b096      	sub	sp, #88	; 0x58
 800a26c:	4614      	mov	r4, r2
 800a26e:	461d      	mov	r5, r3
 800a270:	da07      	bge.n	800a282 <__swhatbuf_r+0x22>
 800a272:	2300      	movs	r3, #0
 800a274:	602b      	str	r3, [r5, #0]
 800a276:	89b3      	ldrh	r3, [r6, #12]
 800a278:	061a      	lsls	r2, r3, #24
 800a27a:	d410      	bmi.n	800a29e <__swhatbuf_r+0x3e>
 800a27c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a280:	e00e      	b.n	800a2a0 <__swhatbuf_r+0x40>
 800a282:	466a      	mov	r2, sp
 800a284:	f000 f902 	bl	800a48c <_fstat_r>
 800a288:	2800      	cmp	r0, #0
 800a28a:	dbf2      	blt.n	800a272 <__swhatbuf_r+0x12>
 800a28c:	9a01      	ldr	r2, [sp, #4]
 800a28e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a292:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a296:	425a      	negs	r2, r3
 800a298:	415a      	adcs	r2, r3
 800a29a:	602a      	str	r2, [r5, #0]
 800a29c:	e7ee      	b.n	800a27c <__swhatbuf_r+0x1c>
 800a29e:	2340      	movs	r3, #64	; 0x40
 800a2a0:	2000      	movs	r0, #0
 800a2a2:	6023      	str	r3, [r4, #0]
 800a2a4:	b016      	add	sp, #88	; 0x58
 800a2a6:	bd70      	pop	{r4, r5, r6, pc}

0800a2a8 <__smakebuf_r>:
 800a2a8:	898b      	ldrh	r3, [r1, #12]
 800a2aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2ac:	079d      	lsls	r5, r3, #30
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	d507      	bpl.n	800a2c4 <__smakebuf_r+0x1c>
 800a2b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2b8:	6023      	str	r3, [r4, #0]
 800a2ba:	6123      	str	r3, [r4, #16]
 800a2bc:	2301      	movs	r3, #1
 800a2be:	6163      	str	r3, [r4, #20]
 800a2c0:	b002      	add	sp, #8
 800a2c2:	bd70      	pop	{r4, r5, r6, pc}
 800a2c4:	ab01      	add	r3, sp, #4
 800a2c6:	466a      	mov	r2, sp
 800a2c8:	f7ff ffca 	bl	800a260 <__swhatbuf_r>
 800a2cc:	9900      	ldr	r1, [sp, #0]
 800a2ce:	4605      	mov	r5, r0
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	f7ff f97f 	bl	80095d4 <_malloc_r>
 800a2d6:	b948      	cbnz	r0, 800a2ec <__smakebuf_r+0x44>
 800a2d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2dc:	059a      	lsls	r2, r3, #22
 800a2de:	d4ef      	bmi.n	800a2c0 <__smakebuf_r+0x18>
 800a2e0:	f023 0303 	bic.w	r3, r3, #3
 800a2e4:	f043 0302 	orr.w	r3, r3, #2
 800a2e8:	81a3      	strh	r3, [r4, #12]
 800a2ea:	e7e3      	b.n	800a2b4 <__smakebuf_r+0xc>
 800a2ec:	4b0d      	ldr	r3, [pc, #52]	; (800a324 <__smakebuf_r+0x7c>)
 800a2ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	6020      	str	r0, [r4, #0]
 800a2f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2f8:	81a3      	strh	r3, [r4, #12]
 800a2fa:	9b00      	ldr	r3, [sp, #0]
 800a2fc:	6163      	str	r3, [r4, #20]
 800a2fe:	9b01      	ldr	r3, [sp, #4]
 800a300:	6120      	str	r0, [r4, #16]
 800a302:	b15b      	cbz	r3, 800a31c <__smakebuf_r+0x74>
 800a304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a308:	4630      	mov	r0, r6
 800a30a:	f000 f8d1 	bl	800a4b0 <_isatty_r>
 800a30e:	b128      	cbz	r0, 800a31c <__smakebuf_r+0x74>
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	f043 0301 	orr.w	r3, r3, #1
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	89a0      	ldrh	r0, [r4, #12]
 800a31e:	4305      	orrs	r5, r0
 800a320:	81a5      	strh	r5, [r4, #12]
 800a322:	e7cd      	b.n	800a2c0 <__smakebuf_r+0x18>
 800a324:	0800a0b9 	.word	0x0800a0b9

0800a328 <_malloc_usable_size_r>:
 800a328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a32c:	1f18      	subs	r0, r3, #4
 800a32e:	2b00      	cmp	r3, #0
 800a330:	bfbc      	itt	lt
 800a332:	580b      	ldrlt	r3, [r1, r0]
 800a334:	18c0      	addlt	r0, r0, r3
 800a336:	4770      	bx	lr

0800a338 <_raise_r>:
 800a338:	291f      	cmp	r1, #31
 800a33a:	b538      	push	{r3, r4, r5, lr}
 800a33c:	4604      	mov	r4, r0
 800a33e:	460d      	mov	r5, r1
 800a340:	d904      	bls.n	800a34c <_raise_r+0x14>
 800a342:	2316      	movs	r3, #22
 800a344:	6003      	str	r3, [r0, #0]
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	bd38      	pop	{r3, r4, r5, pc}
 800a34c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a34e:	b112      	cbz	r2, 800a356 <_raise_r+0x1e>
 800a350:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a354:	b94b      	cbnz	r3, 800a36a <_raise_r+0x32>
 800a356:	4620      	mov	r0, r4
 800a358:	f000 f830 	bl	800a3bc <_getpid_r>
 800a35c:	462a      	mov	r2, r5
 800a35e:	4601      	mov	r1, r0
 800a360:	4620      	mov	r0, r4
 800a362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a366:	f000 b817 	b.w	800a398 <_kill_r>
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d00a      	beq.n	800a384 <_raise_r+0x4c>
 800a36e:	1c59      	adds	r1, r3, #1
 800a370:	d103      	bne.n	800a37a <_raise_r+0x42>
 800a372:	2316      	movs	r3, #22
 800a374:	6003      	str	r3, [r0, #0]
 800a376:	2001      	movs	r0, #1
 800a378:	e7e7      	b.n	800a34a <_raise_r+0x12>
 800a37a:	2400      	movs	r4, #0
 800a37c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a380:	4628      	mov	r0, r5
 800a382:	4798      	blx	r3
 800a384:	2000      	movs	r0, #0
 800a386:	e7e0      	b.n	800a34a <_raise_r+0x12>

0800a388 <raise>:
 800a388:	4b02      	ldr	r3, [pc, #8]	; (800a394 <raise+0xc>)
 800a38a:	4601      	mov	r1, r0
 800a38c:	6818      	ldr	r0, [r3, #0]
 800a38e:	f7ff bfd3 	b.w	800a338 <_raise_r>
 800a392:	bf00      	nop
 800a394:	20000fb0 	.word	0x20000fb0

0800a398 <_kill_r>:
 800a398:	b538      	push	{r3, r4, r5, lr}
 800a39a:	4d07      	ldr	r5, [pc, #28]	; (800a3b8 <_kill_r+0x20>)
 800a39c:	2300      	movs	r3, #0
 800a39e:	4604      	mov	r4, r0
 800a3a0:	4608      	mov	r0, r1
 800a3a2:	4611      	mov	r1, r2
 800a3a4:	602b      	str	r3, [r5, #0]
 800a3a6:	f7f7 fb1d 	bl	80019e4 <_kill>
 800a3aa:	1c43      	adds	r3, r0, #1
 800a3ac:	d102      	bne.n	800a3b4 <_kill_r+0x1c>
 800a3ae:	682b      	ldr	r3, [r5, #0]
 800a3b0:	b103      	cbz	r3, 800a3b4 <_kill_r+0x1c>
 800a3b2:	6023      	str	r3, [r4, #0]
 800a3b4:	bd38      	pop	{r3, r4, r5, pc}
 800a3b6:	bf00      	nop
 800a3b8:	200027f8 	.word	0x200027f8

0800a3bc <_getpid_r>:
 800a3bc:	f7f7 bb0a 	b.w	80019d4 <_getpid>

0800a3c0 <__sread>:
 800a3c0:	b510      	push	{r4, lr}
 800a3c2:	460c      	mov	r4, r1
 800a3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3c8:	f000 f894 	bl	800a4f4 <_read_r>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	bfab      	itete	ge
 800a3d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a3d4:	181b      	addge	r3, r3, r0
 800a3d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3da:	bfac      	ite	ge
 800a3dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3de:	81a3      	strhlt	r3, [r4, #12]
 800a3e0:	bd10      	pop	{r4, pc}

0800a3e2 <__swrite>:
 800a3e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e6:	461f      	mov	r7, r3
 800a3e8:	898b      	ldrh	r3, [r1, #12]
 800a3ea:	05db      	lsls	r3, r3, #23
 800a3ec:	4605      	mov	r5, r0
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	4616      	mov	r6, r2
 800a3f2:	d505      	bpl.n	800a400 <__swrite+0x1e>
 800a3f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f8:	2302      	movs	r3, #2
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f000 f868 	bl	800a4d0 <_lseek_r>
 800a400:	89a3      	ldrh	r3, [r4, #12]
 800a402:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a406:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a40a:	81a3      	strh	r3, [r4, #12]
 800a40c:	4632      	mov	r2, r6
 800a40e:	463b      	mov	r3, r7
 800a410:	4628      	mov	r0, r5
 800a412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a416:	f000 b817 	b.w	800a448 <_write_r>

0800a41a <__sseek>:
 800a41a:	b510      	push	{r4, lr}
 800a41c:	460c      	mov	r4, r1
 800a41e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a422:	f000 f855 	bl	800a4d0 <_lseek_r>
 800a426:	1c43      	adds	r3, r0, #1
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	bf15      	itete	ne
 800a42c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a42e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a432:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a436:	81a3      	strheq	r3, [r4, #12]
 800a438:	bf18      	it	ne
 800a43a:	81a3      	strhne	r3, [r4, #12]
 800a43c:	bd10      	pop	{r4, pc}

0800a43e <__sclose>:
 800a43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a442:	f000 b813 	b.w	800a46c <_close_r>
	...

0800a448 <_write_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	4d07      	ldr	r5, [pc, #28]	; (800a468 <_write_r+0x20>)
 800a44c:	4604      	mov	r4, r0
 800a44e:	4608      	mov	r0, r1
 800a450:	4611      	mov	r1, r2
 800a452:	2200      	movs	r2, #0
 800a454:	602a      	str	r2, [r5, #0]
 800a456:	461a      	mov	r2, r3
 800a458:	f7f7 fafb 	bl	8001a52 <_write>
 800a45c:	1c43      	adds	r3, r0, #1
 800a45e:	d102      	bne.n	800a466 <_write_r+0x1e>
 800a460:	682b      	ldr	r3, [r5, #0]
 800a462:	b103      	cbz	r3, 800a466 <_write_r+0x1e>
 800a464:	6023      	str	r3, [r4, #0]
 800a466:	bd38      	pop	{r3, r4, r5, pc}
 800a468:	200027f8 	.word	0x200027f8

0800a46c <_close_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4d06      	ldr	r5, [pc, #24]	; (800a488 <_close_r+0x1c>)
 800a470:	2300      	movs	r3, #0
 800a472:	4604      	mov	r4, r0
 800a474:	4608      	mov	r0, r1
 800a476:	602b      	str	r3, [r5, #0]
 800a478:	f7f7 fb07 	bl	8001a8a <_close>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_close_r+0x1a>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b103      	cbz	r3, 800a486 <_close_r+0x1a>
 800a484:	6023      	str	r3, [r4, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	200027f8 	.word	0x200027f8

0800a48c <_fstat_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4d07      	ldr	r5, [pc, #28]	; (800a4ac <_fstat_r+0x20>)
 800a490:	2300      	movs	r3, #0
 800a492:	4604      	mov	r4, r0
 800a494:	4608      	mov	r0, r1
 800a496:	4611      	mov	r1, r2
 800a498:	602b      	str	r3, [r5, #0]
 800a49a:	f7f7 fb02 	bl	8001aa2 <_fstat>
 800a49e:	1c43      	adds	r3, r0, #1
 800a4a0:	d102      	bne.n	800a4a8 <_fstat_r+0x1c>
 800a4a2:	682b      	ldr	r3, [r5, #0]
 800a4a4:	b103      	cbz	r3, 800a4a8 <_fstat_r+0x1c>
 800a4a6:	6023      	str	r3, [r4, #0]
 800a4a8:	bd38      	pop	{r3, r4, r5, pc}
 800a4aa:	bf00      	nop
 800a4ac:	200027f8 	.word	0x200027f8

0800a4b0 <_isatty_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4d06      	ldr	r5, [pc, #24]	; (800a4cc <_isatty_r+0x1c>)
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	4608      	mov	r0, r1
 800a4ba:	602b      	str	r3, [r5, #0]
 800a4bc:	f7f7 fb01 	bl	8001ac2 <_isatty>
 800a4c0:	1c43      	adds	r3, r0, #1
 800a4c2:	d102      	bne.n	800a4ca <_isatty_r+0x1a>
 800a4c4:	682b      	ldr	r3, [r5, #0]
 800a4c6:	b103      	cbz	r3, 800a4ca <_isatty_r+0x1a>
 800a4c8:	6023      	str	r3, [r4, #0]
 800a4ca:	bd38      	pop	{r3, r4, r5, pc}
 800a4cc:	200027f8 	.word	0x200027f8

0800a4d0 <_lseek_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	4d07      	ldr	r5, [pc, #28]	; (800a4f0 <_lseek_r+0x20>)
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	4608      	mov	r0, r1
 800a4d8:	4611      	mov	r1, r2
 800a4da:	2200      	movs	r2, #0
 800a4dc:	602a      	str	r2, [r5, #0]
 800a4de:	461a      	mov	r2, r3
 800a4e0:	f7f7 fafa 	bl	8001ad8 <_lseek>
 800a4e4:	1c43      	adds	r3, r0, #1
 800a4e6:	d102      	bne.n	800a4ee <_lseek_r+0x1e>
 800a4e8:	682b      	ldr	r3, [r5, #0]
 800a4ea:	b103      	cbz	r3, 800a4ee <_lseek_r+0x1e>
 800a4ec:	6023      	str	r3, [r4, #0]
 800a4ee:	bd38      	pop	{r3, r4, r5, pc}
 800a4f0:	200027f8 	.word	0x200027f8

0800a4f4 <_read_r>:
 800a4f4:	b538      	push	{r3, r4, r5, lr}
 800a4f6:	4d07      	ldr	r5, [pc, #28]	; (800a514 <_read_r+0x20>)
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	4608      	mov	r0, r1
 800a4fc:	4611      	mov	r1, r2
 800a4fe:	2200      	movs	r2, #0
 800a500:	602a      	str	r2, [r5, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	f7f7 fa88 	bl	8001a18 <_read>
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	d102      	bne.n	800a512 <_read_r+0x1e>
 800a50c:	682b      	ldr	r3, [r5, #0]
 800a50e:	b103      	cbz	r3, 800a512 <_read_r+0x1e>
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	bd38      	pop	{r3, r4, r5, pc}
 800a514:	200027f8 	.word	0x200027f8

0800a518 <_init>:
 800a518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51a:	bf00      	nop
 800a51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a51e:	bc08      	pop	{r3}
 800a520:	469e      	mov	lr, r3
 800a522:	4770      	bx	lr

0800a524 <_fini>:
 800a524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a526:	bf00      	nop
 800a528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a52a:	bc08      	pop	{r3}
 800a52c:	469e      	mov	lr, r3
 800a52e:	4770      	bx	lr
