---
title: x86 Instruction Set
---

# x86 instruction set lookup

Quick reference for common x86/x86-64 instructions and extensions.

## Data movement

| Instruction | Operands | Description | Extensions |
|-------------|----------|-------------|------------|
| MOV | dest, src | Copy src to dest | base |
| MOVZX | dest, src | Move with zero extend | base |
| MOVSX | dest, src | Move with sign extend | base |
| LEA | dest, mem | Load effective address | base |
| PUSH | src | Push onto stack | base |
| POP | dest | Pop from stack | base |

## Arithmetic

| Instruction | Operands | Description | Extensions |
|-------------|----------|-------------|------------|
| ADD | dest, src | dest += src | base |
| SUB | dest, src | dest -= src | base |
| IMUL | dest, src(, imm) | Signed multiply | base |
| DIV | src | Unsigned divide (EDX:EAX / src) | base |
| IDIV | src | Signed divide | base |

## Logic and control flow

| Instruction | Operands | Description | Extensions |
|-------------|----------|-------------|------------|
| AND | dest, src | Bitwise AND | base |
| OR | dest, src | Bitwise OR | base |
| XOR | dest, src | Bitwise XOR | base |
| JMP | target | Unconditional jump | base |
| Jcc | target | Conditional jump (JE, JNE, etc.) | base |
| CALL | target | Call subroutine | base |
| RET | (imm) | Return from subroutine | base |

## SIMD extensions

- **SSE** (Streaming SIMD Extensions): 128-bit registers XMM0â€“XMM7, floating-point and integer ops.
- **SSE2/SSE3/SSSE3/SSE4**: Extensions to SSE.
- **AVX** (Advanced Vector Extensions): 256-bit YMM registers, three-operand form.
- **AVX2**: Integer SIMD in 256-bit, gather, etc.
- **AVX-512**: 512-bit ZMM registers (server/desktop variants).
