Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Mar 27 15:35:28 2018
| Host             : LAPTOP-CDVS80OJ running 64-bit major release  (build 9200)
| Command          : report_power -file SingleCycle_power_routed.rpt -pb SingleCycle_power_summary_routed.pb -rpx SingleCycle_power_routed.rpx
| Design           : SingleCycle
| Device           : xcku5p-ffvb676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.604       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.043       |
| Device Static (W)        | 0.561        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 43.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.664 |      295 |       --- |             --- |
|   LUT as Logic |     0.658 |      183 |    216960 |            0.08 |
|   Register     |     0.005 |       72 |    433920 |            0.02 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |        6 |       --- |             --- |
| Signals        |     0.583 |      285 |       --- |             --- |
| I/O            |     8.796 |       97 |       280 |           34.64 |
| Static Power   |     0.561 |          |           |                 |
| Total          |    10.604 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.850 |     1.743 |       1.468 |      0.275 |
| Vccint_io    |       0.850 |     0.427 |       0.391 |      0.036 |
| Vccint_xiphy |       0.850 |     0.003 |       0.000 |      0.003 |
| Vccbram      |       0.850 |     0.004 |       0.000 |      0.004 |
| Vccaux       |       1.800 |     0.122 |       0.000 |      0.122 |
| Vccaux_io    |       1.800 |     1.072 |       1.040 |      0.031 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     3.661 |       3.661 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc     |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt     |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux   |       1.800 |     0.000 |       0.000 |      0.000 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| SingleCycle     |    10.043 |
|   CLK_IBUF_inst |     0.004 |
|   IFetch        |     1.238 |
|   RF            |     0.004 |
|     R2          |     0.003 |
|     R7          |    <0.001 |
+-----------------+-----------+


