0.7
2020.2
Nov  8 2024
22:36:57
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sim_1/imports/CRC/proj_crc32_tb.v,1747200019,verilog,,,,proj_crc32_tb,,,,,,,,
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_core.v,1747200017,verilog,,D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_gen.v,,proj_crc32_core,,,,,,,,
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_gen.v,1747200014,verilog,,D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_in8.v,,proj_crc32_gen,,,,,,,,
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_in8.v,1747200018,verilog,,D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_mon.v,,proj_crc32_in8,,,,,,,,
D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sources_1/imports/CRC/proj_crc32_mon.v,1747200016,verilog,,D:/BKU/VLSI Desgin/Digital Design/CRC32/CRC32.srcs/sim_1/imports/CRC/proj_crc32_tb.v,,proj_crc32_mon,,,,,,,,
