NUM_BANKS=8
;PER_RANK_STORAGE = NUM_ROWS*NUM_COLS*NUM_BANKS*JEDEC_DATA_BUS_BITS/8 (bytes)
;TOTAL_STORAGE = PER_RANK_STORAGE*NUM_RANKS
;JEDEC_DATA_BUS_BITS=128 (see sys_dramcache.ini)
;assume only 1 rank and 64MB per channel
NUM_ROWS=256
;2k row buffer
NUM_COLS=2048
DEVICE_WIDTH=16

;in nanoseconds
;#define REFRESH_PERIOD 7800
REFRESH_PERIOD=7800
;1GHz frequency
tCK=1 ;*

CL=10 ;*
AL=0 ;*
;AL=3; needs to be tRCD-1 or 0
;RL=(CL+AL)
;WL=(RL-1)

;for alloy cache, fetch 72B for each transaction
;the burst length should be 5
BL=5 ;*
;according to Jaewoong's paper
tRAS=26;* 
tRCD=8 ;*
tRRD=4 ;*
tRC=41 ;*
tRP=15  ;*
tCCD=4 ;*
tRTP=5 ;*
tWTR=5 ;*
tWR=10 ;*
tRTRS=1; -- RANK PARAMETER, TODO 
tRFC=74;*
tFAW=20;*
tCKE=4 ;*
tXP=4 ;*

tCMD=1 ;*

IDD0=110;
IDD1=150;
IDD2P=12;
IDD2Q=60;
IDD2N=65;
IDD3Pf=40;
IDD3Ps=40;
IDD3N=60;
IDD4W=355;
IDD4R=290;
IDD5=240;
IDD6=6;
IDD6L=9;
IDD7=420;

;same bank
;READ_TO_PRE_DELAY=(AL+BL/2+max(tRTP,2)-2)
;WRITE_TO_PRE_DELAY=(WL+BL/2+tWR)
;READ_TO_WRITE_DELAY=(RL+BL/2+tRTRS-WL)
;READ_AUTOPRE_DELAY=(AL+tRTP+tRP)
;WRITE_AUTOPRE_DELAY=(WL+BL/2+tWR+tRP)
;WRITE_TO_READ_DELAY_B=(WL+BL/2+tWTR);interbank
;WRITE_TO_READ_DELAY_R=(WL+BL/2+tRTRS-RL);interrank

Vdd=1.5 ; TODO: double check this
