

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri Jan 12 14:20:25 2024

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 09/02/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ANSELCbits	set	3898
    48   000000                     _ANSELD	set	3899
    49   000000                     _OSCCON	set	4051
    50   000000                     _TRISCbits	set	3988
    51   000000                     _TRISD	set	3989
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   00FFD6                     __pcinit:
    57                           	callstack 0
    58   00FFD6                     start_initialization:
    59                           	callstack 0
    60   00FFD6                     __initialization:
    61                           	callstack 0
    62   00FFD6                     end_of_initialization:
    63                           	callstack 0
    64   00FFD6                     __end_of__initialization:
    65                           	callstack 0
    66   00FFD6  0100               	movlb	0
    67   00FFD8  EFEE  F07F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 32 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2, cstack
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    93 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; Hardware stack levels required when called: 1
    99 ;; This function calls:
   100 ;;		_Configurations
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   00FFDC                     __ptext0:
   108                           	callstack 0
   109   00FFDC                     _main:
   110                           	callstack 30
   111   00FFDC                     
   112                           ;main.c: 35:     Configurations();
   113   00FFDC  ECF4  F07F         	call	_Configurations	;wreg free
   114   00FFE0                     l19:
   115   00FFE0  EFF0  F07F         	goto	l19
   116   00FFE4  EF00  F000         	goto	start
   117   00FFE8                     __end_of_main:
   118                           	callstack 0
   119                           
   120 ;; *************** function _Configurations *****************
   121 ;; Defined at:
   122 ;;		line 44 in file "main.c"
   123 ;; Parameters:    Size  Location     Type
   124 ;;		None
   125 ;; Auto vars:     Size  Location     Type
   126 ;;		None
   127 ;; Return value:  Size  Location     Type
   128 ;;                  1    wreg      void 
   129 ;; Registers used:
   130 ;;		wreg, status,2
   131 ;; Tracked objects:
   132 ;;		On entry : 0/0
   133 ;;		On exit  : 0/0
   134 ;;		Unchanged: 0/0
   135 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   136 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   137 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   138 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   139 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   140 ;;Total ram usage:        0 bytes
   141 ;; Hardware stack levels used: 1
   142 ;; This function calls:
   143 ;;		Nothing
   144 ;; This function is called by:
   145 ;;		_main
   146 ;; This function uses a non-reentrant model
   147 ;;
   148                           
   149                           	psect	text1
   150   00FFE8                     __ptext1:
   151                           	callstack 0
   152   00FFE8                     _Configurations:
   153                           	callstack 30
   154   00FFE8                     
   155                           ;main.c: 46:     OSCCON = 0x72;
   156   00FFE8  0E72               	movlw	114
   157   00FFEA  6ED3               	movwf	211,c	;volatile
   158                           
   159                           ;main.c: 49:     ANSELD = 0x00;
   160   00FFEC  0E00               	movlw	0
   161   00FFEE  010F               	movlb	15	; () banked
   162   00FFF0  6F3B               	movwf	59,b	;volatile
   163   00FFF2                     
   164                           ; BSR set to: 15
   165                           ;main.c: 50:     ANSELCbits.ANSC4 = 0;
   166   00FFF2  993A               	bcf	58,4,b	;volatile
   167   00FFF4                     
   168                           ; BSR set to: 15
   169                           ;main.c: 51:     ANSELCbits.ANSC5 = 0;
   170   00FFF4  9B3A               	bcf	58,5,b	;volatile
   171                           
   172                           ;main.c: 54:     TRISD = 0x00;
   173   00FFF6  0E00               	movlw	0
   174   00FFF8  6E95               	movwf	149,c	;volatile
   175   00FFFA                     
   176                           ; BSR set to: 15
   177                           ;main.c: 55:     TRISCbits.RC4 = 0;
   178   00FFFA  9894               	bcf	148,4,c	;volatile
   179   00FFFC                     
   180                           ; BSR set to: 15
   181                           ;main.c: 56:     TRISCbits.RC5 = 0;
   182   00FFFC  9A94               	bcf	148,5,c	;volatile
   183   00FFFE                     
   184                           ; BSR set to: 15
   185   00FFFE  0012               	return		;funcret
   186   010000                     __end_of_Configurations:
   187                           	callstack 0
   188   000000                     
   189                           	psect	rparam
   190   000000                     
   191                           	psect	config
   192                           
   193                           ; Padding undefined space
   194   300000                     	org	3145728
   195   300000  FF                 	db	255
   196                           
   197                           ;Config register CONFIG1H @ 0x300001
   198                           ;	Oscillator Selection bits
   199                           ;	FOSC = INTIO67, Internal oscillator block
   200                           ;	4X PLL Enable
   201                           ;	PLLCFG = OFF, Oscillator used directly
   202                           ;	Primary clock enable bit
   203                           ;	PRICLKEN = ON, Primary clock is always enabled
   204                           ;	Fail-Safe Clock Monitor Enable bit
   205                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   206                           ;	Internal/External Oscillator Switchover bit
   207                           ;	IESO = OFF, Oscillator Switchover mode disabled
   208   300001                     	org	3145729
   209   300001  28                 	db	40
   210                           
   211                           ;Config register CONFIG2L @ 0x300002
   212                           ;	Power-up Timer Enable bit
   213                           ;	PWRTEN = OFF, Power up timer disabled
   214                           ;	Brown-out Reset Enable bits
   215                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   216                           ;	Brown Out Reset Voltage bits
   217                           ;	BORV = 190, VBOR set to 1.90 V nominal
   218   300002                     	org	3145730
   219   300002  1F                 	db	31
   220                           
   221                           ;Config register CONFIG2H @ 0x300003
   222                           ;	Watchdog Timer Enable bits
   223                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   224                           ;	Watchdog Timer Postscale Select bits
   225                           ;	WDTPS = 32768, 1:32768
   226   300003                     	org	3145731
   227   300003  3C                 	db	60
   228                           
   229                           ; Padding undefined space
   230   300004                     	org	3145732
   231   300004  FF                 	db	255
   232                           
   233                           ;Config register CONFIG3H @ 0x300005
   234                           ;	CCP2 MUX bit
   235                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   236                           ;	PORTB A/D Enable bit
   237                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   238                           ;	P3A/CCP3 Mux bit
   239                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   240                           ;	HFINTOSC Fast Start-up
   241                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   242                           ;	Timer3 Clock input mux bit
   243                           ;	T3CMX = PORTC0, T3CKI is on RC0
   244                           ;	ECCP2 B output mux bit
   245                           ;	P2BMX = PORTD2, P2B is on RD2
   246                           ;	MCLR Pin Enable bit
   247                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   248   300005                     	org	3145733
   249   300005  BD                 	db	189
   250                           
   251                           ;Config register CONFIG4L @ 0x300006
   252                           ;	Stack Full/Underflow Reset Enable bit
   253                           ;	STVREN = ON, Stack full/underflow will cause Reset
   254                           ;	Single-Supply ICSP Enable bit
   255                           ;	LVP = OFF, Single-Supply ICSP disabled
   256                           ;	Extended Instruction Set Enable bit
   257                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   258                           ;	Background Debug
   259                           ;	DEBUG = 0x1, unprogrammed default
   260   300006                     	org	3145734
   261   300006  81                 	db	129
   262                           
   263                           ; Padding undefined space
   264   300007                     	org	3145735
   265   300007  FF                 	db	255
   266                           
   267                           ;Config register CONFIG5L @ 0x300008
   268                           ;	Code Protection Block 0
   269                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   270                           ;	Code Protection Block 1
   271                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   272                           ;	Code Protection Block 2
   273                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   274                           ;	Code Protection Block 3
   275                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   276   300008                     	org	3145736
   277   300008  0F                 	db	15
   278                           
   279                           ;Config register CONFIG5H @ 0x300009
   280                           ;	Boot Block Code Protection bit
   281                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   282                           ;	Data EEPROM Code Protection bit
   283                           ;	CPD = OFF, Data EEPROM not code-protected
   284   300009                     	org	3145737
   285   300009  C0                 	db	192
   286                           
   287                           ;Config register CONFIG6L @ 0x30000A
   288                           ;	Write Protection Block 0
   289                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   290                           ;	Write Protection Block 1
   291                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   292                           ;	Write Protection Block 2
   293                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   294                           ;	Write Protection Block 3
   295                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   296   30000A                     	org	3145738
   297   30000A  0F                 	db	15
   298                           
   299                           ;Config register CONFIG6H @ 0x30000B
   300                           ;	Configuration Register Write Protection bit
   301                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   302                           ;	Boot Block Write Protection bit
   303                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   304                           ;	Data EEPROM Write Protection bit
   305                           ;	WRTD = OFF, Data EEPROM not write-protected
   306   30000B                     	org	3145739
   307   30000B  E0                 	db	224
   308                           
   309                           ;Config register CONFIG7L @ 0x30000C
   310                           ;	Table Read Protection Block 0
   311                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   312                           ;	Table Read Protection Block 1
   313                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   314                           ;	Table Read Protection Block 2
   315                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   316                           ;	Table Read Protection Block 3
   317                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   318   30000C                     	org	3145740
   319   30000C  0F                 	db	15
   320                           
   321                           ;Config register CONFIG7H @ 0x30000D
   322                           ;	Boot Block Table Read Protection bit
   323                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   324   30000D                     	org	3145741
   325   30000D  40                 	db	64
   326                           tosu	equ	0xFFF
   327                           tosh	equ	0xFFE
   328                           tosl	equ	0xFFD
   329                           stkptr	equ	0xFFC
   330                           pclatu	equ	0xFFB
   331                           pclath	equ	0xFFA
   332                           pcl	equ	0xFF9
   333                           tblptru	equ	0xFF8
   334                           tblptrh	equ	0xFF7
   335                           tblptrl	equ	0xFF6
   336                           tablat	equ	0xFF5
   337                           prodh	equ	0xFF4
   338                           prodl	equ	0xFF3
   339                           indf0	equ	0xFEF
   340                           postinc0	equ	0xFEE
   341                           postdec0	equ	0xFED
   342                           preinc0	equ	0xFEC
   343                           plusw0	equ	0xFEB
   344                           fsr0h	equ	0xFEA
   345                           fsr0l	equ	0xFE9
   346                           wreg	equ	0xFE8
   347                           indf1	equ	0xFE7
   348                           postinc1	equ	0xFE6
   349                           postdec1	equ	0xFE5
   350                           preinc1	equ	0xFE4
   351                           plusw1	equ	0xFE3
   352                           fsr1h	equ	0xFE2
   353                           fsr1l	equ	0xFE1
   354                           bsr	equ	0xFE0
   355                           indf2	equ	0xFDF
   356                           postinc2	equ	0xFDE
   357                           postdec2	equ	0xFDD
   358                           preinc2	equ	0xFDC
   359                           plusw2	equ	0xFDB
   360                           fsr2h	equ	0xFDA
   361                           fsr2l	equ	0xFD9
   362                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                     _Configurations
 ---------------------------------------------------------------------------------
 (1) _Configurations                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Configurations

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           38      0       0      34        0.0%
BANK15              38      0       0      35        0.0%
BITBIGSFRh          2C      0       0      36        0.0%
BITBIGSFRlhh        3D      0       0      37        0.0%
BITBIGSFRlhl        58      0       0      38        0.0%
BITBIGSFRll          2      0       0      39        0.0%
ABS                  0      0       0      40        0.0%
BIGRAM             F37      0       0      41        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri Jan 12 14:20:25 2024

                     l20 FFE0                       l25 FFFE                       l19 FFE0  
                    l711 FFF4                      l713 FFFA                      l715 FFFC  
                    l707 FFE8                      l709 FFF2                      l717 FFDC  
                   _main FFDC                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISD 0F95          __initialization FFD6  
           __end_of_main FFE8                   ??_main 0000            __activetblptr 0000  
                 _ANSELD 0F3B                   _OSCCON 0FD3                   isa$std 0001  
             __accesstop 0060  __end_of__initialization FFD6            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit FFD6                  __ramtop 1000                  __ptext0 FFDC  
                __ptext1 FFE8     end_of_initialization FFD6                _TRISCbits 0F94  
    start_initialization FFD6           _Configurations FFE8   __end_of_Configurations 0000  
        ?_Configurations 0000                 __Hrparam 0000                 __Lrparam 0000  
             _ANSELCbits 0F3A                 isa$xinst 0000         ??_Configurations 0000  
