<stg><name>bit_linear</name>


<trans_list>

<trans id="820" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1">
<![CDATA[
entry:19 %input_0_load = load i1 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1">
<![CDATA[
entry:22 %input_0_load_1 = load i1 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %input_1_addr = getelementptr i32 %input_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1">
<![CDATA[
entry:25 %input_1_load = load i1 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
entry:28 %input_1_load_1 = load i1 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %input_2_addr = getelementptr i32 %input_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1">
<![CDATA[
entry:31 %input_2_load = load i1 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1">
<![CDATA[
entry:34 %input_2_load_1 = load i1 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %input_3_addr = getelementptr i32 %input_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1">
<![CDATA[
entry:37 %input_3_load = load i1 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %input_3_addr_1 = getelementptr i32 %input_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_3_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
entry:40 %input_3_load_1 = load i1 %input_3_addr_1

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %weight_0_addr = getelementptr i32 %weight_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="2">
<![CDATA[
entry:169 %data = load i2 %weight_0_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %weight_1_addr = getelementptr i32 %weight_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="2">
<![CDATA[
entry:176 %data_13 = load i2 %weight_1_addr

]]></Node>
<StgValue><ssdm name="data_13"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %weight_0_addr_1 = getelementptr i32 %weight_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_0_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="2">
<![CDATA[
entry:183 %data_14 = load i2 %weight_0_addr_1

]]></Node>
<StgValue><ssdm name="data_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %weight_1_addr_1 = getelementptr i32 %weight_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_1_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="2">
<![CDATA[
entry:190 %data_15 = load i2 %weight_1_addr_1

]]></Node>
<StgValue><ssdm name="data_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1">
<![CDATA[
entry:19 %input_0_load = load i1 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %empty = bitcast i32 %input_0_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1">
<![CDATA[
entry:22 %input_0_load_1 = load i1 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1">
<![CDATA[
entry:25 %input_1_load = load i1 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %empty_7 = bitcast i32 %input_1_load

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
entry:28 %input_1_load_1 = load i1 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1">
<![CDATA[
entry:31 %input_2_load = load i1 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %empty_9 = bitcast i32 %input_2_load

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1">
<![CDATA[
entry:34 %input_2_load_1 = load i1 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1">
<![CDATA[
entry:37 %input_3_load = load i1 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:38 %empty_11 = bitcast i32 %input_3_load

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
entry:40 %input_3_load_1 = load i1 %input_3_addr_1

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="2">
<![CDATA[
entry:169 %data = load i2 %weight_0_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="32">
<![CDATA[
entry:171 %trunc_ln313 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="2">
<![CDATA[
entry:176 %data_13 = load i2 %weight_1_addr

]]></Node>
<StgValue><ssdm name="data_13"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="32">
<![CDATA[
entry:178 %trunc_ln313_4 = trunc i32 %data_13

]]></Node>
<StgValue><ssdm name="trunc_ln313_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="2">
<![CDATA[
entry:183 %data_14 = load i2 %weight_0_addr_1

]]></Node>
<StgValue><ssdm name="data_14"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="32">
<![CDATA[
entry:185 %trunc_ln313_5 = trunc i32 %data_14

]]></Node>
<StgValue><ssdm name="trunc_ln313_5"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="2">
<![CDATA[
entry:190 %data_15 = load i2 %weight_1_addr_1

]]></Node>
<StgValue><ssdm name="data_15"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="32">
<![CDATA[
entry:192 %trunc_ln313_6 = trunc i32 %data_15

]]></Node>
<StgValue><ssdm name="trunc_ln313_6"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %weight_0_addr_2 = getelementptr i32 %weight_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_0_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="2">
<![CDATA[
entry:197 %data_16 = load i2 %weight_0_addr_2

]]></Node>
<StgValue><ssdm name="data_16"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %weight_1_addr_2 = getelementptr i32 %weight_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_1_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="2">
<![CDATA[
entry:204 %data_17 = load i2 %weight_1_addr_2

]]></Node>
<StgValue><ssdm name="data_17"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %weight_0_addr_3 = getelementptr i32 %weight_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_0_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="2">
<![CDATA[
entry:211 %data_18 = load i2 %weight_0_addr_3

]]></Node>
<StgValue><ssdm name="data_18"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %weight_1_addr_3 = getelementptr i32 %weight_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_1_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="2">
<![CDATA[
entry:218 %data_19 = load i2 %weight_1_addr_3

]]></Node>
<StgValue><ssdm name="data_19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %empty_6 = bitcast i32 %input_0_load_1

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %empty_8 = bitcast i32 %input_1_load_1

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:35 %empty_10 = bitcast i32 %input_2_load_1

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:41 %empty_12 = bitcast i32 %input_3_load_1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:172 %t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
entry:173 %bitcast_ln327 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="2">
<![CDATA[
entry:197 %data_16 = load i2 %weight_0_addr_2

]]></Node>
<StgValue><ssdm name="data_16"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="32">
<![CDATA[
entry:199 %trunc_ln313_7 = trunc i32 %data_16

]]></Node>
<StgValue><ssdm name="trunc_ln313_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="2">
<![CDATA[
entry:204 %data_17 = load i2 %weight_1_addr_2

]]></Node>
<StgValue><ssdm name="data_17"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="31" op_0_bw="32">
<![CDATA[
entry:206 %trunc_ln313_8 = trunc i32 %data_17

]]></Node>
<StgValue><ssdm name="trunc_ln313_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="2">
<![CDATA[
entry:211 %data_18 = load i2 %weight_0_addr_3

]]></Node>
<StgValue><ssdm name="data_18"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="32">
<![CDATA[
entry:213 %trunc_ln313_9 = trunc i32 %data_18

]]></Node>
<StgValue><ssdm name="trunc_ln313_9"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="2">
<![CDATA[
entry:218 %data_19 = load i2 %weight_1_addr_3

]]></Node>
<StgValue><ssdm name="data_19"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="32">
<![CDATA[
entry:220 %trunc_ln313_10 = trunc i32 %data_19

]]></Node>
<StgValue><ssdm name="trunc_ln313_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:179 %t_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_4

]]></Node>
<StgValue><ssdm name="t_14"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
entry:180 %bitcast_ln327_1 = bitcast i32 %t_14

]]></Node>
<StgValue><ssdm name="bitcast_ln327_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:181 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:42 %max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %tmp_s = fcmp_olt  i32 %max_val, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:181 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %bitcast_ln47 = bitcast i32 %max_val

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="32">
<![CDATA[
entry:45 %trunc_ln47 = trunc i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:46 %icmp_ln47 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:47 %icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:48 %or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %tmp_s = fcmp_olt  i32 %max_val, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:50 %and_ln47 = and i1 %or_ln47, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:51 %select_ln47 = select i1 %and_ln47, i32 1e-05, i32 %max_val

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:105 %max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112 %tmp_12 = fcmp_olt  i32 %max_val_8, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:181 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry:106 %bitcast_ln47_1 = bitcast i32 %max_val_8

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
entry:108 %trunc_ln47_1 = trunc i32 %bitcast_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %icmp_ln47_2 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47_2"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:110 %icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_3"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:111 %or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112 %tmp_12 = fcmp_olt  i32 %max_val_8, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:113 %and_ln47_1 = and i1 %or_ln47_1, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:114 %select_ln47_1 = select i1 %and_ln47_1, i32 1e-05, i32 %max_val_8

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:186 %t_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_5

]]></Node>
<StgValue><ssdm name="t_15"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
entry:187 %bitcast_ln327_2 = bitcast i32 %t_15

]]></Node>
<StgValue><ssdm name="bitcast_ln327_2"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:188 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:188 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="187" st_id="11" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:188 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="190" st_id="12" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:193 %t_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_6

]]></Node>
<StgValue><ssdm name="t_16"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
entry:194 %bitcast_ln327_3 = bitcast i32 %t_16

]]></Node>
<StgValue><ssdm name="bitcast_ln327_3"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="201" st_id="15" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %scale = fdiv i32 127, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:200 %t_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_7

]]></Node>
<StgValue><ssdm name="t_17"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
entry:201 %bitcast_ln327_4 = bitcast i32 %t_17

]]></Node>
<StgValue><ssdm name="bitcast_ln327_4"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %scaled_val = fmul i32 %empty, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %scaled_val_1 = fmul i32 %empty_7, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_1"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %scaled_val_2 = fmul i32 %empty_9, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_2"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %scale_1 = fdiv i32 127, i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="211" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %scaled_val = fmul i32 %empty, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:54 %rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %scaled_val_1 = fmul i32 %empty_7, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_1"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:67 %rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_1"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %scaled_val_2 = fmul i32 %empty_9, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_2"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %scaled_val_3 = fmul i32 %empty_11, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_3"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %scaled_val_4 = fmul i32 %empty_6, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_4"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %scaled_val_5 = fmul i32 %empty_8, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_5"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:142 %scaled_val_6 = fmul i32 %empty_10, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_6"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:155 %scaled_val_7 = fmul i32 %empty_12, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_7"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="222" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:54 %rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %x_assign_2 = call i32 @generic_fmax<float>, i32 %rounded_val

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %data_20 = bitcast i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="data_20"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %x_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="32">
<![CDATA[
entry:58 %x_fp_sig = trunc i32 %data_20

]]></Node>
<StgValue><ssdm name="x_fp_sig"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %icmp_ln18 = icmp_eq  i8 %x_fp_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:60 %icmp_ln18_2 = icmp_ne  i23 %x_fp_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %and_ln18 = and i1 %icmp_ln18, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %ymaggreater = icmp_slt  i32 %data_20, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63 %res = select i1 %ymaggreater, i32 %x_assign_2, i32 127

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:64 %res_16 = select i1 %and_ln18, i32 127, i32 %res

]]></Node>
<StgValue><ssdm name="res_16"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:67 %rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %x_assign_5 = call i32 @generic_fmax<float>, i32 %rounded_val_1

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %data_21 = bitcast i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="data_21"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %x_fp_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="32">
<![CDATA[
entry:71 %x_fp_sig_1 = trunc i32 %data_21

]]></Node>
<StgValue><ssdm name="x_fp_sig_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:72 %icmp_ln18_3 = icmp_eq  i8 %x_fp_exp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:73 %icmp_ln18_4 = icmp_ne  i23 %x_fp_sig_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %and_ln18_1 = and i1 %icmp_ln18_3, i1 %icmp_ln18_4

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %ymaggreater_2 = icmp_slt  i32 %data_21, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_2"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:76 %res_2 = select i1 %ymaggreater_2, i32 %x_assign_5, i32 127

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:77 %res_17 = select i1 %and_ln18_1, i32 127, i32 %res_2

]]></Node>
<StgValue><ssdm name="res_17"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:80 %rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %scaled_val_3 = fmul i32 %empty_11, i32 %scale

]]></Node>
<StgValue><ssdm name="scaled_val_3"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %scaled_val_4 = fmul i32 %empty_6, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_4"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:117 %rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_4"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %scaled_val_5 = fmul i32 %empty_8, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_5"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:130 %rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_5"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:142 %scaled_val_6 = fmul i32 %empty_10, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_6"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:143 %rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_6"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:155 %scaled_val_7 = fmul i32 %empty_12, i32 %scale_1

]]></Node>
<StgValue><ssdm name="scaled_val_7"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:207 %t_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_8

]]></Node>
<StgValue><ssdm name="t_18"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
entry:208 %bitcast_ln327_5 = bitcast i32 %t_18

]]></Node>
<StgValue><ssdm name="bitcast_ln327_5"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:80 %rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_2"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %x_assign_8 = call i32 @generic_fmax<float>, i32 %rounded_val_2

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %data_22 = bitcast i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="data_22"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %x_fp_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_2"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
entry:84 %x_fp_sig_2 = trunc i32 %data_22

]]></Node>
<StgValue><ssdm name="x_fp_sig_2"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %icmp_ln18_5 = icmp_eq  i8 %x_fp_exp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:86 %icmp_ln18_6 = icmp_ne  i23 %x_fp_sig_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:87 %and_ln18_2 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %ymaggreater_3 = icmp_slt  i32 %data_22, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_3"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89 %res_4 = select i1 %ymaggreater_3, i32 %x_assign_8, i32 127

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:90 %res_18 = select i1 %and_ln18_2, i32 127, i32 %res_4

]]></Node>
<StgValue><ssdm name="res_18"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:93 %rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_3"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:117 %rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_4"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %x_assign_1 = call i32 @generic_fmax<float>, i32 %rounded_val_4

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
entry:119 %data_24 = bitcast i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="data_24"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:120 %x_fp_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_24, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_4"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="23" op_0_bw="32">
<![CDATA[
entry:121 %x_fp_sig_4 = trunc i32 %data_24

]]></Node>
<StgValue><ssdm name="x_fp_sig_4"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:122 %icmp_ln18_9 = icmp_eq  i8 %x_fp_exp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_9"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:123 %icmp_ln18_10 = icmp_ne  i23 %x_fp_sig_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_10"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:124 %and_ln18_4 = and i1 %icmp_ln18_9, i1 %icmp_ln18_10

]]></Node>
<StgValue><ssdm name="and_ln18_4"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %ymaggreater_5 = icmp_slt  i32 %data_24, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_5"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:126 %res_8 = select i1 %ymaggreater_5, i32 %x_assign_1, i32 127

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:127 %res_20 = select i1 %and_ln18_4, i32 127, i32 %res_8

]]></Node>
<StgValue><ssdm name="res_20"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:130 %rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_5"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %x_assign_3 = call i32 @generic_fmax<float>, i32 %rounded_val_5

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
entry:132 %data_25 = bitcast i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="data_25"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133 %x_fp_exp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_25, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_5"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="32">
<![CDATA[
entry:134 %x_fp_sig_5 = trunc i32 %data_25

]]></Node>
<StgValue><ssdm name="x_fp_sig_5"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:135 %icmp_ln18_11 = icmp_eq  i8 %x_fp_exp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_11"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:136 %icmp_ln18_12 = icmp_ne  i23 %x_fp_sig_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_12"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:137 %and_ln18_5 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12

]]></Node>
<StgValue><ssdm name="and_ln18_5"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %ymaggreater_6 = icmp_slt  i32 %data_25, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_6"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:139 %res_10 = select i1 %ymaggreater_6, i32 %x_assign_3, i32 127

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:140 %res_21 = select i1 %and_ln18_5, i32 127, i32 %res_10

]]></Node>
<StgValue><ssdm name="res_21"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:143 %rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_6"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:156 %rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_7"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="295" st_id="20" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:93 %rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_3"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %x_assign_s = call i32 @generic_fmax<float>, i32 %rounded_val_3

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
entry:95 %data_23 = bitcast i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="data_23"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:96 %x_fp_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_3"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="32">
<![CDATA[
entry:97 %x_fp_sig_3 = trunc i32 %data_23

]]></Node>
<StgValue><ssdm name="x_fp_sig_3"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:98 %icmp_ln18_7 = icmp_eq  i8 %x_fp_exp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:99 %icmp_ln18_8 = icmp_ne  i23 %x_fp_sig_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:100 %and_ln18_3 = and i1 %icmp_ln18_7, i1 %icmp_ln18_8

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %ymaggreater_4 = icmp_slt  i32 %data_23, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_4"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:102 %res_6 = select i1 %ymaggreater_4, i32 %x_assign_s, i32 127

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:103 %res_19 = select i1 %and_ln18_3, i32 127, i32 %res_6

]]></Node>
<StgValue><ssdm name="res_19"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:144 %x_assign_4 = call i32 @generic_fmax<float>, i32 %rounded_val_6

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:145 %data_26 = bitcast i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="data_26"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %x_fp_exp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_6"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="32">
<![CDATA[
entry:147 %x_fp_sig_6 = trunc i32 %data_26

]]></Node>
<StgValue><ssdm name="x_fp_sig_6"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %icmp_ln18_13 = icmp_eq  i8 %x_fp_exp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_13"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:149 %icmp_ln18_14 = icmp_ne  i23 %x_fp_sig_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_14"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:150 %and_ln18_6 = and i1 %icmp_ln18_13, i1 %icmp_ln18_14

]]></Node>
<StgValue><ssdm name="and_ln18_6"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %ymaggreater_7 = icmp_slt  i32 %data_26, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_7"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152 %res_12 = select i1 %ymaggreater_7, i32 %x_assign_4, i32 127

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:153 %res_22 = select i1 %and_ln18_6, i32 127, i32 %res_12

]]></Node>
<StgValue><ssdm name="res_22"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:156 %rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="rounded_val_7"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:157 %x_assign_6 = call i32 @generic_fmax<float>, i32 %rounded_val_7

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
entry:158 %data_27 = bitcast i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="data_27"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %x_fp_exp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="x_fp_exp_7"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
entry:160 %x_fp_sig_7 = trunc i32 %data_27

]]></Node>
<StgValue><ssdm name="x_fp_sig_7"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:161 %icmp_ln18_15 = icmp_eq  i8 %x_fp_exp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_15"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:162 %icmp_ln18_16 = icmp_ne  i23 %x_fp_sig_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_16"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:163 %and_ln18_7 = and i1 %icmp_ln18_15, i1 %icmp_ln18_16

]]></Node>
<StgValue><ssdm name="and_ln18_7"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164 %ymaggreater_8 = icmp_slt  i32 %data_27, i32 1123942400

]]></Node>
<StgValue><ssdm name="ymaggreater_8"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:165 %res_14 = select i1 %ymaggreater_8, i32 %x_assign_6, i32 127

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:166 %res_23 = select i1 %and_ln18_7, i32 127, i32 %res_14

]]></Node>
<StgValue><ssdm name="res_23"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:214 %t_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_9

]]></Node>
<StgValue><ssdm name="t_19"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
entry:215 %bitcast_ln327_6 = bitcast i32 %t_19

]]></Node>
<StgValue><ssdm name="bitcast_ln327_6"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="343" st_id="22" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="352" st_id="23" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="361" st_id="24" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:221 %t_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_10

]]></Node>
<StgValue><ssdm name="t_20"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
entry:222 %bitcast_ln327_7 = bitcast i32 %t_20

]]></Node>
<StgValue><ssdm name="bitcast_ln327_7"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:223 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="372" st_id="25" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %input_quant = fdiv i32 %res_16, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %input_quant_1 = fdiv i32 %res_17, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_1"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:223 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="381" st_id="26" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %input_quant_2 = fdiv i32 %res_18, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_2"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %input_quant_4 = fdiv i32 %res_20, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_4"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %input_quant_5 = fdiv i32 %res_21, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_5"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:223 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="388" st_id="27" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %input_quant_3 = fdiv i32 %res_19, i32 %scale

]]></Node>
<StgValue><ssdm name="input_quant_3"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %input_quant_6 = fdiv i32 %res_22, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_6"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %mean = fmul i32 %sum_7, i32 0.125

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="392" st_id="28" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %input_quant_7 = fdiv i32 %res_23, i32 %scale_1

]]></Node>
<StgValue><ssdm name="input_quant_7"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %mean = fmul i32 %sum_7, i32 0.125

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
entry:225 %bitcast_ln47_2 = bitcast i32 %mean

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:226 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="32">
<![CDATA[
entry:227 %trunc_ln47_2 = trunc i32 %bitcast_ln47_2

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:228 %icmp_ln47_4 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47_4"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:229 %icmp_ln47_5 = icmp_eq  i23 %trunc_ln47_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_5"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:231 %tmp_14 = fcmp_olt  i32 %mean, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
entry:233 %tmp_7 = fpext i32 %mean

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="401" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:230 %or_ln47_2 = or i1 %icmp_ln47_5, i1 %icmp_ln47_4

]]></Node>
<StgValue><ssdm name="or_ln47_2"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:231 %tmp_14 = fcmp_olt  i32 %mean, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:232 %and_ln47_2 = and i1 %or_ln47_2, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln47_2"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %select_ln75 = select i1 %and_ln47_2, i64 1e-05, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="405" st_id="31" stage="13" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="406" st_id="32" stage="12" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="407" st_id="33" stage="11" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="408" st_id="34" stage="10" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="409" st_id="35" stage="9" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="410" st_id="36" stage="8" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="411" st_id="37" stage="7" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="412" st_id="38" stage="6" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="413" st_id="39" stage="5" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="414" st_id="40" stage="4" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="415" st_id="41" stage="3" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="416" st_id="42" stage="2" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="417" st_id="43" stage="1" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %div_i8 = ddiv i64 1, i64 %select_ln75

]]></Node>
<StgValue><ssdm name="div_i8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="418" st_id="44" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="64">
<![CDATA[
entry:236 %scale_2 = fptrunc i64 %div_i8

]]></Node>
<StgValue><ssdm name="scale_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="419" st_id="45" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="64">
<![CDATA[
entry:236 %scale_2 = fptrunc i64 %div_i8

]]></Node>
<StgValue><ssdm name="scale_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
entry:170 %dc = bitcast i32 %data

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
entry:177 %dc_1 = bitcast i32 %data_13

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
entry:184 %dc_2 = bitcast i32 %data_14

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
entry:191 %dc_3 = bitcast i32 %data_15

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
entry:198 %dc_4 = bitcast i32 %data_16

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
entry:205 %dc_5 = bitcast i32 %data_17

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
entry:212 %dc_6 = bitcast i32 %data_18

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
entry:219 %dc_7 = bitcast i32 %data_19

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %p_x_assign_8 = fmul i32 %dc, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:253 %p_x_assign_9 = fmul i32 %dc_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:269 %p_x_assign_s = fmul i32 %dc_2, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:285 %p_x_assign_1 = fmul i32 %dc_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:301 %p_x_assign_2 = fmul i32 %dc_4, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %p_x_assign_3 = fmul i32 %dc_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:333 %p_x_assign_4 = fmul i32 %dc_6, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="435" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:349 %p_x_assign_5 = fmul i32 %dc_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="436" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %p_x_assign_8 = fmul i32 %dc, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:238 %scaled = call i32 @generic_round<float>, i32 %p_x_assign_8, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:253 %p_x_assign_9 = fmul i32 %dc_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:254 %scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_2"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:269 %p_x_assign_s = fmul i32 %dc_2, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:270 %scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_4"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:285 %p_x_assign_1 = fmul i32 %dc_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:286 %scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_6"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:301 %p_x_assign_2 = fmul i32 %dc_4, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %p_x_assign_3 = fmul i32 %dc_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:333 %p_x_assign_4 = fmul i32 %dc_6, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:349 %p_x_assign_5 = fmul i32 %dc_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="448" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:238 %scaled = call i32 @generic_round<float>, i32 %p_x_assign_8, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>

<operation id="449" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:245 %tmp_16 = fcmp_ogt  i32 %scaled, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="450" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %tmp_17 = fcmp_olt  i32 %scaled, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:254 %scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_2"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:261 %tmp_19 = fcmp_ogt  i32 %scaled_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:263 %tmp_20 = fcmp_olt  i32 %scaled_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:270 %scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_4"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:277 %tmp_22 = fcmp_ogt  i32 %scaled_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="456" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:279 %tmp_23 = fcmp_olt  i32 %scaled_4, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:286 %scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_6"/></StgValue>
</operation>

<operation id="458" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:293 %tmp_25 = fcmp_ogt  i32 %scaled_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="459" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:302 %scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_8"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:318 %scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
entry:239 %bitcast_ln86 = bitcast i32 %scaled

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:240 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="32">
<![CDATA[
entry:241 %trunc_ln86 = trunc i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:242 %icmp_ln86 = icmp_ne  i8 %tmp_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="465" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:243 %icmp_ln86_1 = icmp_eq  i23 %trunc_ln86, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="466" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:244 %or_ln86_8 = or i1 %icmp_ln86_1, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86_8"/></StgValue>
</operation>

<operation id="467" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:245 %tmp_16 = fcmp_ogt  i32 %scaled, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="468" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:246 %and_ln86 = and i1 %or_ln86_8, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="469" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %tmp_17 = fcmp_olt  i32 %scaled, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="470" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:248 %and_ln86_1 = and i1 %or_ln86_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln86_1"/></StgValue>
</operation>

<operation id="471" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:249 %select_ln86 = select i1 %and_ln86, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="472" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:250 %or_ln86 = or i1 %and_ln86, i1 %and_ln86_1

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="473" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:251 %scaled_1 = select i1 %or_ln86, i32 %select_ln86, i32 %scaled

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>

<operation id="474" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
entry:255 %bitcast_ln86_1 = bitcast i32 %scaled_2

]]></Node>
<StgValue><ssdm name="bitcast_ln86_1"/></StgValue>
</operation>

<operation id="475" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:256 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="32">
<![CDATA[
entry:257 %trunc_ln86_1 = trunc i32 %bitcast_ln86_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="477" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:258 %icmp_ln86_2 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_2"/></StgValue>
</operation>

<operation id="478" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:259 %icmp_ln86_3 = icmp_eq  i23 %trunc_ln86_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_3"/></StgValue>
</operation>

<operation id="479" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:260 %or_ln86_9 = or i1 %icmp_ln86_3, i1 %icmp_ln86_2

]]></Node>
<StgValue><ssdm name="or_ln86_9"/></StgValue>
</operation>

<operation id="480" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:261 %tmp_19 = fcmp_ogt  i32 %scaled_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="481" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %and_ln86_2 = and i1 %or_ln86_9, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln86_2"/></StgValue>
</operation>

<operation id="482" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:263 %tmp_20 = fcmp_olt  i32 %scaled_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="483" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:264 %and_ln86_3 = and i1 %or_ln86_9, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln86_3"/></StgValue>
</operation>

<operation id="484" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:265 %select_ln86_2 = select i1 %and_ln86_2, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="485" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %or_ln86_1 = or i1 %and_ln86_2, i1 %and_ln86_3

]]></Node>
<StgValue><ssdm name="or_ln86_1"/></StgValue>
</operation>

<operation id="486" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:267 %scaled_3 = select i1 %or_ln86_1, i32 %select_ln86_2, i32 %scaled_2

]]></Node>
<StgValue><ssdm name="scaled_3"/></StgValue>
</operation>

<operation id="487" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
entry:271 %bitcast_ln86_2 = bitcast i32 %scaled_4

]]></Node>
<StgValue><ssdm name="bitcast_ln86_2"/></StgValue>
</operation>

<operation id="488" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:272 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="489" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="23" op_0_bw="32">
<![CDATA[
entry:273 %trunc_ln86_2 = trunc i32 %bitcast_ln86_2

]]></Node>
<StgValue><ssdm name="trunc_ln86_2"/></StgValue>
</operation>

<operation id="490" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:274 %icmp_ln86_4 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_4"/></StgValue>
</operation>

<operation id="491" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:275 %icmp_ln86_5 = icmp_eq  i23 %trunc_ln86_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_5"/></StgValue>
</operation>

<operation id="492" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:276 %or_ln86_10 = or i1 %icmp_ln86_5, i1 %icmp_ln86_4

]]></Node>
<StgValue><ssdm name="or_ln86_10"/></StgValue>
</operation>

<operation id="493" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:277 %tmp_22 = fcmp_ogt  i32 %scaled_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="494" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:278 %and_ln86_4 = and i1 %or_ln86_10, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln86_4"/></StgValue>
</operation>

<operation id="495" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:279 %tmp_23 = fcmp_olt  i32 %scaled_4, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="496" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:280 %and_ln86_5 = and i1 %or_ln86_10, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln86_5"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:281 %select_ln86_4 = select i1 %and_ln86_4, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_4"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:282 %or_ln86_2 = or i1 %and_ln86_4, i1 %and_ln86_5

]]></Node>
<StgValue><ssdm name="or_ln86_2"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:283 %scaled_5 = select i1 %or_ln86_2, i32 %select_ln86_4, i32 %scaled_4

]]></Node>
<StgValue><ssdm name="scaled_5"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:293 %tmp_25 = fcmp_ogt  i32 %scaled_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %tmp_26 = fcmp_olt  i32 %scaled_6, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:302 %scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_8"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %tmp_28 = fcmp_ogt  i32 %scaled_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:311 %tmp_29 = fcmp_olt  i32 %scaled_8, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:318 %scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_10"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:325 %tmp_31 = fcmp_ogt  i32 %scaled_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="507" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:327 %tmp_32 = fcmp_olt  i32 %scaled_10, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="508" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:334 %scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_12"/></StgValue>
</operation>

<operation id="509" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:350 %scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="510" st_id="50" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="513" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
entry:287 %bitcast_ln86_3 = bitcast i32 %scaled_6

]]></Node>
<StgValue><ssdm name="bitcast_ln86_3"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:288 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="32">
<![CDATA[
entry:289 %trunc_ln86_3 = trunc i32 %bitcast_ln86_3

]]></Node>
<StgValue><ssdm name="trunc_ln86_3"/></StgValue>
</operation>

<operation id="516" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:290 %icmp_ln86_6 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_6"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:291 %icmp_ln86_7 = icmp_eq  i23 %trunc_ln86_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_7"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:292 %or_ln86_11 = or i1 %icmp_ln86_7, i1 %icmp_ln86_6

]]></Node>
<StgValue><ssdm name="or_ln86_11"/></StgValue>
</operation>

<operation id="519" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:294 %and_ln86_6 = and i1 %or_ln86_11, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln86_6"/></StgValue>
</operation>

<operation id="520" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %tmp_26 = fcmp_olt  i32 %scaled_6, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="521" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:296 %and_ln86_7 = and i1 %or_ln86_11, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln86_7"/></StgValue>
</operation>

<operation id="522" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:297 %select_ln86_6 = select i1 %and_ln86_6, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_6"/></StgValue>
</operation>

<operation id="523" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:298 %or_ln86_3 = or i1 %and_ln86_6, i1 %and_ln86_7

]]></Node>
<StgValue><ssdm name="or_ln86_3"/></StgValue>
</operation>

<operation id="524" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:299 %scaled_7 = select i1 %or_ln86_3, i32 %select_ln86_6, i32 %scaled_6

]]></Node>
<StgValue><ssdm name="scaled_7"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
entry:303 %bitcast_ln86_4 = bitcast i32 %scaled_8

]]></Node>
<StgValue><ssdm name="bitcast_ln86_4"/></StgValue>
</operation>

<operation id="526" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="527" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="23" op_0_bw="32">
<![CDATA[
entry:305 %trunc_ln86_4 = trunc i32 %bitcast_ln86_4

]]></Node>
<StgValue><ssdm name="trunc_ln86_4"/></StgValue>
</operation>

<operation id="528" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:306 %icmp_ln86_8 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_8"/></StgValue>
</operation>

<operation id="529" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:307 %icmp_ln86_9 = icmp_eq  i23 %trunc_ln86_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_9"/></StgValue>
</operation>

<operation id="530" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:308 %or_ln86_12 = or i1 %icmp_ln86_9, i1 %icmp_ln86_8

]]></Node>
<StgValue><ssdm name="or_ln86_12"/></StgValue>
</operation>

<operation id="531" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %tmp_28 = fcmp_ogt  i32 %scaled_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="532" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:310 %and_ln86_8 = and i1 %or_ln86_12, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln86_8"/></StgValue>
</operation>

<operation id="533" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:311 %tmp_29 = fcmp_olt  i32 %scaled_8, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="534" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:312 %and_ln86_9 = and i1 %or_ln86_12, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln86_9"/></StgValue>
</operation>

<operation id="535" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:313 %select_ln86_8 = select i1 %and_ln86_8, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_8"/></StgValue>
</operation>

<operation id="536" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:314 %or_ln86_4 = or i1 %and_ln86_8, i1 %and_ln86_9

]]></Node>
<StgValue><ssdm name="or_ln86_4"/></StgValue>
</operation>

<operation id="537" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:315 %scaled_9 = select i1 %or_ln86_4, i32 %select_ln86_8, i32 %scaled_8

]]></Node>
<StgValue><ssdm name="scaled_9"/></StgValue>
</operation>

<operation id="538" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
entry:319 %bitcast_ln86_5 = bitcast i32 %scaled_10

]]></Node>
<StgValue><ssdm name="bitcast_ln86_5"/></StgValue>
</operation>

<operation id="539" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:320 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="32">
<![CDATA[
entry:321 %trunc_ln86_5 = trunc i32 %bitcast_ln86_5

]]></Node>
<StgValue><ssdm name="trunc_ln86_5"/></StgValue>
</operation>

<operation id="541" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:322 %icmp_ln86_10 = icmp_ne  i8 %tmp_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_10"/></StgValue>
</operation>

<operation id="542" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:323 %icmp_ln86_11 = icmp_eq  i23 %trunc_ln86_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_11"/></StgValue>
</operation>

<operation id="543" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:324 %or_ln86_13 = or i1 %icmp_ln86_11, i1 %icmp_ln86_10

]]></Node>
<StgValue><ssdm name="or_ln86_13"/></StgValue>
</operation>

<operation id="544" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:325 %tmp_31 = fcmp_ogt  i32 %scaled_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="545" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:326 %and_ln86_10 = and i1 %or_ln86_13, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln86_10"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:327 %tmp_32 = fcmp_olt  i32 %scaled_10, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:328 %and_ln86_11 = and i1 %or_ln86_13, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln86_11"/></StgValue>
</operation>

<operation id="548" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:329 %select_ln86_10 = select i1 %and_ln86_10, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_10"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:330 %or_ln86_5 = or i1 %and_ln86_10, i1 %and_ln86_11

]]></Node>
<StgValue><ssdm name="or_ln86_5"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:331 %scaled_11 = select i1 %or_ln86_5, i32 %select_ln86_10, i32 %scaled_10

]]></Node>
<StgValue><ssdm name="scaled_11"/></StgValue>
</operation>

<operation id="551" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:334 %scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_12"/></StgValue>
</operation>

<operation id="552" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:341 %tmp_34 = fcmp_ogt  i32 %scaled_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:343 %tmp_35 = fcmp_olt  i32 %scaled_12, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:350 %scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_14"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:357 %tmp_37 = fcmp_ogt  i32 %scaled_14, i32 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:359 %tmp_38 = fcmp_olt  i32 %scaled_14, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="557" st_id="51" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="558" st_id="51" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="559" st_id="51" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="560" st_id="51" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="561" st_id="51" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="562" st_id="51" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
entry:335 %bitcast_ln86_6 = bitcast i32 %scaled_12

]]></Node>
<StgValue><ssdm name="bitcast_ln86_6"/></StgValue>
</operation>

<operation id="564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:336 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="565" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="23" op_0_bw="32">
<![CDATA[
entry:337 %trunc_ln86_6 = trunc i32 %bitcast_ln86_6

]]></Node>
<StgValue><ssdm name="trunc_ln86_6"/></StgValue>
</operation>

<operation id="566" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:338 %icmp_ln86_12 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_12"/></StgValue>
</operation>

<operation id="567" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:339 %icmp_ln86_13 = icmp_eq  i23 %trunc_ln86_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_13"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:340 %or_ln86_14 = or i1 %icmp_ln86_13, i1 %icmp_ln86_12

]]></Node>
<StgValue><ssdm name="or_ln86_14"/></StgValue>
</operation>

<operation id="569" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:341 %tmp_34 = fcmp_ogt  i32 %scaled_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="570" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:342 %and_ln86_12 = and i1 %or_ln86_14, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln86_12"/></StgValue>
</operation>

<operation id="571" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:343 %tmp_35 = fcmp_olt  i32 %scaled_12, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="572" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:344 %and_ln86_13 = and i1 %or_ln86_14, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln86_13"/></StgValue>
</operation>

<operation id="573" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:345 %select_ln86_12 = select i1 %and_ln86_12, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_12"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:346 %or_ln86_6 = or i1 %and_ln86_12, i1 %and_ln86_13

]]></Node>
<StgValue><ssdm name="or_ln86_6"/></StgValue>
</operation>

<operation id="575" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:347 %scaled_13 = select i1 %or_ln86_6, i32 %select_ln86_12, i32 %scaled_12

]]></Node>
<StgValue><ssdm name="scaled_13"/></StgValue>
</operation>

<operation id="576" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
entry:351 %bitcast_ln86_7 = bitcast i32 %scaled_14

]]></Node>
<StgValue><ssdm name="bitcast_ln86_7"/></StgValue>
</operation>

<operation id="577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:352 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="23" op_0_bw="32">
<![CDATA[
entry:353 %trunc_ln86_7 = trunc i32 %bitcast_ln86_7

]]></Node>
<StgValue><ssdm name="trunc_ln86_7"/></StgValue>
</operation>

<operation id="579" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:354 %icmp_ln86_14 = icmp_ne  i8 %tmp_36, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86_14"/></StgValue>
</operation>

<operation id="580" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:355 %icmp_ln86_15 = icmp_eq  i23 %trunc_ln86_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_15"/></StgValue>
</operation>

<operation id="581" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:356 %or_ln86_15 = or i1 %icmp_ln86_15, i1 %icmp_ln86_14

]]></Node>
<StgValue><ssdm name="or_ln86_15"/></StgValue>
</operation>

<operation id="582" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:357 %tmp_37 = fcmp_ogt  i32 %scaled_14, i32 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="583" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:358 %and_ln86_14 = and i1 %or_ln86_15, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln86_14"/></StgValue>
</operation>

<operation id="584" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:359 %tmp_38 = fcmp_olt  i32 %scaled_14, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="585" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:360 %and_ln86_15 = and i1 %or_ln86_15, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln86_15"/></StgValue>
</operation>

<operation id="586" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:361 %select_ln86_14 = select i1 %and_ln86_14, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln86_14"/></StgValue>
</operation>

<operation id="587" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:362 %or_ln86_7 = or i1 %and_ln86_14, i1 %and_ln86_15

]]></Node>
<StgValue><ssdm name="or_ln86_7"/></StgValue>
</operation>

<operation id="588" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:363 %scaled_15 = select i1 %or_ln86_7, i32 %select_ln86_14, i32 %scaled_14

]]></Node>
<StgValue><ssdm name="scaled_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="589" st_id="52" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="590" st_id="52" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="591" st_id="52" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="592" st_id="52" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="593" st_id="52" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="594" st_id="52" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="595" st_id="52" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="596" st_id="52" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="597" st_id="53" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="598" st_id="53" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="599" st_id="53" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="600" st_id="53" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="601" st_id="53" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="602" st_id="53" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="603" st_id="53" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="604" st_id="53" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="605" st_id="54" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="613" st_id="55" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="615" st_id="55" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="617" st_id="55" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="618" st_id="55" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="619" st_id="55" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="620" st_id="55" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="621" st_id="56" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %weight_quantized = fdiv i32 %scaled_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized"/></StgValue>
</operation>

<operation id="622" st_id="56" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_1"/></StgValue>
</operation>

<operation id="623" st_id="56" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_2"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="629" st_id="57" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_3"/></StgValue>
</operation>

<operation id="630" st_id="57" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_4"/></StgValue>
</operation>

<operation id="631" st_id="57" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_5"/></StgValue>
</operation>

<operation id="632" st_id="57" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="633" st_id="57" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>

<operation id="634" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:365 %mul_i = fmul i32 %input_quant, i32 %weight_quantized

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="635" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:367 %mul_124_i = fmul i32 %input_quant_1, i32 %weight_quantized_2

]]></Node>
<StgValue><ssdm name="mul_124_i"/></StgValue>
</operation>

<operation id="636" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul_119_i = fmul i32 %input_quant, i32 %weight_quantized_1

]]></Node>
<StgValue><ssdm name="mul_119_i"/></StgValue>
</operation>

<operation id="637" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:381 %mul_1_i = fmul i32 %input_quant_4, i32 %weight_quantized

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="638" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul_1_110_i = fmul i32 %input_quant_5, i32 %weight_quantized_2

]]></Node>
<StgValue><ssdm name="mul_1_110_i"/></StgValue>
</operation>

<operation id="639" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:389 %mul_1_1_i = fmul i32 %input_quant_4, i32 %weight_quantized_1

]]></Node>
<StgValue><ssdm name="mul_1_1_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="640" st_id="58" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_6"/></StgValue>
</operation>

<operation id="641" st_id="58" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:364 %weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2

]]></Node>
<StgValue><ssdm name="weight_quantized_7"/></StgValue>
</operation>

<operation id="642" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:365 %mul_i = fmul i32 %input_quant, i32 %weight_quantized

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="643" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:367 %mul_124_i = fmul i32 %input_quant_1, i32 %weight_quantized_2

]]></Node>
<StgValue><ssdm name="mul_124_i"/></StgValue>
</operation>

<operation id="644" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul_119_i = fmul i32 %input_quant, i32 %weight_quantized_1

]]></Node>
<StgValue><ssdm name="mul_119_i"/></StgValue>
</operation>

<operation id="645" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:381 %mul_1_i = fmul i32 %input_quant_4, i32 %weight_quantized

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="646" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul_1_110_i = fmul i32 %input_quant_5, i32 %weight_quantized_2

]]></Node>
<StgValue><ssdm name="mul_1_110_i"/></StgValue>
</operation>

<operation id="647" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:389 %mul_1_1_i = fmul i32 %input_quant_4, i32 %weight_quantized_1

]]></Node>
<StgValue><ssdm name="mul_1_1_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="648" st_id="59" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %add_i = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:369 %mul_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_4

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="650" st_id="59" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:374 %add_120_i = fadd i32 %mul_119_i, i32 0

]]></Node>
<StgValue><ssdm name="add_120_i"/></StgValue>
</operation>

<operation id="651" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:375 %mul_119_1_i = fmul i32 %input_quant_1, i32 %weight_quantized_3

]]></Node>
<StgValue><ssdm name="mul_119_1_i"/></StgValue>
</operation>

<operation id="652" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:377 %mul_119_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_5

]]></Node>
<StgValue><ssdm name="mul_119_2_i"/></StgValue>
</operation>

<operation id="653" st_id="59" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:382 %add_1_i = fadd i32 %mul_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="654" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:385 %mul_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_4

]]></Node>
<StgValue><ssdm name="mul_1_2_i"/></StgValue>
</operation>

<operation id="655" st_id="59" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:390 %add_1_1_i = fadd i32 %mul_1_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1_i"/></StgValue>
</operation>

<operation id="656" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:391 %mul_1_1_1_i = fmul i32 %input_quant_5, i32 %weight_quantized_3

]]></Node>
<StgValue><ssdm name="mul_1_1_1_i"/></StgValue>
</operation>

<operation id="657" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:393 %mul_1_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_5

]]></Node>
<StgValue><ssdm name="mul_1_1_2_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="658" st_id="60" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %add_i = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="659" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:369 %mul_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_4

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="660" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:371 %mul_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_6

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="661" st_id="60" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:374 %add_120_i = fadd i32 %mul_119_i, i32 0

]]></Node>
<StgValue><ssdm name="add_120_i"/></StgValue>
</operation>

<operation id="662" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:375 %mul_119_1_i = fmul i32 %input_quant_1, i32 %weight_quantized_3

]]></Node>
<StgValue><ssdm name="mul_119_1_i"/></StgValue>
</operation>

<operation id="663" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:377 %mul_119_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_5

]]></Node>
<StgValue><ssdm name="mul_119_2_i"/></StgValue>
</operation>

<operation id="664" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:379 %mul_119_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_7

]]></Node>
<StgValue><ssdm name="mul_119_3_i"/></StgValue>
</operation>

<operation id="665" st_id="60" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:382 %add_1_i = fadd i32 %mul_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="666" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:385 %mul_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_4

]]></Node>
<StgValue><ssdm name="mul_1_2_i"/></StgValue>
</operation>

<operation id="667" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:387 %mul_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_6

]]></Node>
<StgValue><ssdm name="mul_1_3_i"/></StgValue>
</operation>

<operation id="668" st_id="60" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:390 %add_1_1_i = fadd i32 %mul_1_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1_i"/></StgValue>
</operation>

<operation id="669" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:391 %mul_1_1_1_i = fmul i32 %input_quant_5, i32 %weight_quantized_3

]]></Node>
<StgValue><ssdm name="mul_1_1_1_i"/></StgValue>
</operation>

<operation id="670" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:393 %mul_1_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_5

]]></Node>
<StgValue><ssdm name="mul_1_1_2_i"/></StgValue>
</operation>

<operation id="671" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:395 %mul_1_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_7

]]></Node>
<StgValue><ssdm name="mul_1_1_3_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="672" st_id="61" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %add_i = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="673" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:371 %mul_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_6

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="674" st_id="61" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:374 %add_120_i = fadd i32 %mul_119_i, i32 0

]]></Node>
<StgValue><ssdm name="add_120_i"/></StgValue>
</operation>

<operation id="675" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:379 %mul_119_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_7

]]></Node>
<StgValue><ssdm name="mul_119_3_i"/></StgValue>
</operation>

<operation id="676" st_id="61" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:382 %add_1_i = fadd i32 %mul_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="677" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:387 %mul_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_6

]]></Node>
<StgValue><ssdm name="mul_1_3_i"/></StgValue>
</operation>

<operation id="678" st_id="61" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:390 %add_1_1_i = fadd i32 %mul_1_1_i, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1_i"/></StgValue>
</operation>

<operation id="679" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:395 %mul_1_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_7

]]></Node>
<StgValue><ssdm name="mul_1_1_3_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="680" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:368 %add_125_i = fadd i32 %add_i, i32 %mul_124_i

]]></Node>
<StgValue><ssdm name="add_125_i"/></StgValue>
</operation>

<operation id="681" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:376 %add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i

]]></Node>
<StgValue><ssdm name="add_120_1_i"/></StgValue>
</operation>

<operation id="682" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:384 %add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i

]]></Node>
<StgValue><ssdm name="add_1_111_i"/></StgValue>
</operation>

<operation id="683" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i

]]></Node>
<StgValue><ssdm name="add_1_1_1_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="684" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:368 %add_125_i = fadd i32 %add_i, i32 %mul_124_i

]]></Node>
<StgValue><ssdm name="add_125_i"/></StgValue>
</operation>

<operation id="685" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:376 %add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i

]]></Node>
<StgValue><ssdm name="add_120_1_i"/></StgValue>
</operation>

<operation id="686" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:384 %add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i

]]></Node>
<StgValue><ssdm name="add_1_111_i"/></StgValue>
</operation>

<operation id="687" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i

]]></Node>
<StgValue><ssdm name="add_1_1_1_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="688" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:368 %add_125_i = fadd i32 %add_i, i32 %mul_124_i

]]></Node>
<StgValue><ssdm name="add_125_i"/></StgValue>
</operation>

<operation id="689" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:376 %add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i

]]></Node>
<StgValue><ssdm name="add_120_1_i"/></StgValue>
</operation>

<operation id="690" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:384 %add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i

]]></Node>
<StgValue><ssdm name="add_1_111_i"/></StgValue>
</operation>

<operation id="691" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i

]]></Node>
<StgValue><ssdm name="add_1_1_1_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">
</state>

<state id="66" st_id="66">
</state>

<state id="67" st_id="67">

<operation id="692" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:370 %add_2_i = fadd i32 %add_125_i, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="693" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:378 %add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i

]]></Node>
<StgValue><ssdm name="add_120_2_i"/></StgValue>
</operation>

<operation id="694" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:386 %add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_2_i"/></StgValue>
</operation>

<operation id="695" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:394 %add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_1_2_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="696" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:370 %add_2_i = fadd i32 %add_125_i, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="697" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:378 %add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i

]]></Node>
<StgValue><ssdm name="add_120_2_i"/></StgValue>
</operation>

<operation id="698" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:386 %add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_2_i"/></StgValue>
</operation>

<operation id="699" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:394 %add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_1_2_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="700" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:370 %add_2_i = fadd i32 %add_125_i, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:378 %add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i

]]></Node>
<StgValue><ssdm name="add_120_2_i"/></StgValue>
</operation>

<operation id="702" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:386 %add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_2_i"/></StgValue>
</operation>

<operation id="703" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:394 %add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i

]]></Node>
<StgValue><ssdm name="add_1_1_2_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="704" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:372 %add_3_i = fadd i32 %add_2_i, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="705" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:380 %add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i

]]></Node>
<StgValue><ssdm name="add_120_3_i"/></StgValue>
</operation>

<operation id="706" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:388 %add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_3_i"/></StgValue>
</operation>

<operation id="707" st_id="70" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_1_3_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="708" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:372 %add_3_i = fadd i32 %add_2_i, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="709" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:380 %add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i

]]></Node>
<StgValue><ssdm name="add_120_3_i"/></StgValue>
</operation>

<operation id="710" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:388 %add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_3_i"/></StgValue>
</operation>

<operation id="711" st_id="71" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_1_3_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="712" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:372 %add_3_i = fadd i32 %add_2_i, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="713" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:380 %add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i

]]></Node>
<StgValue><ssdm name="add_120_3_i"/></StgValue>
</operation>

<operation id="714" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:388 %add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_3_i"/></StgValue>
</operation>

<operation id="715" st_id="72" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i

]]></Node>
<StgValue><ssdm name="add_1_1_3_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="716" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="717" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="718" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="719" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="720" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="721" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="722" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="723" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="724" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="725" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="726" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="727" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="728" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="730" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="732" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="734" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
entry:397 %bitcast_ln106 = bitcast i32 %add_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="735" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="736" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
entry:399 %store_ln106 = store i32 %bitcast_ln106, i1 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="737" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
entry:400 %bitcast_ln106_1 = bitcast i32 %add_1_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln106_1"/></StgValue>
</operation>

<operation id="738" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:401 %output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_0_addr_1"/></StgValue>
</operation>

<operation id="739" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
entry:402 %store_ln106 = store i32 %bitcast_ln106_1, i1 %output_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="740" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
entry:403 %bitcast_ln106_2 = bitcast i32 %add_120_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln106_2"/></StgValue>
</operation>

<operation id="741" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:404 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="742" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
entry:405 %store_ln106 = store i32 %bitcast_ln106_2, i1 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="743" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
entry:406 %bitcast_ln106_3 = bitcast i32 %add_1_1_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln106_3"/></StgValue>
</operation>

<operation id="744" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:407 %output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_1_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
entry:408 %store_ln106 = store i32 %bitcast_ln106_3, i1 %output_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="746" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0">
<![CDATA[
entry:409 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
