`timescale 10 ns / 1 ns

module SCPU_test;
   reg CLK, reset;
	wire jump, Branch, zero, Bzero, RegDst, M2R, MemWr, ALUSrc, regWr, MemRead;
	wire [1:0] ALUop;
	wire [3:0] ALUctl;
	wire [4:0] WriteAddr;
	wire [31:0] jumpPC, newPC, Bimm, ALUOut, PC, Instr, WriteData, DataB, RsData, RtData, Mem, Imm32;
	
	SCPU cpu(CLK, reset, jump, Branch, zero, Bzero, RegDst, M2R, MemWr, ALUSrc, regWr, MemRead, ALUop, 
	   ALUctl, WriteAddr, jumpPC, newPC, Bimm, ALUOut, PC, Instr, WriteData, DataB, RsData, RtData, Mem, Imm32);
	
	always #10
	   CLK = ~CLK;
		
	initial begin
	   reset = 1;
		#3000;
	end
	