

================================================================
== Vitis HLS Report for 'gen_puppi'
================================================================
* Date:           Fri Jul 14 17:20:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_gen4
* Solution:       solution (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.237 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rnd_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %rnd"   --->   Operation 6 'read' 'rnd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = trunc i34 %rnd_read"   --->   Operation 7 'trunc' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fill_V = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %rnd_read, i32 10, i32 33"   --->   Operation 8 'partselect' 'fill_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %idx"   --->   Operation 9 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ptLUT_V_addr = getelementptr i8 %ptLUT_V, i64 0, i64 %zext_ln587" [gen4.cc:75]   --->   Operation 10 'getelementptr' 'ptLUT_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.23ns)   --->   "%pt_V = load i10 %ptLUT_V_addr" [gen4.cc:75]   --->   Operation 11 'load' 'pt_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1023> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lhs = trunc i34 %rnd_read"   --->   Operation 12 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1539 = zext i12 %lhs"   --->   Operation 13 'zext' 'zext_ln1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 14 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_1 = trunc i34 %rnd_read"   --->   Operation 15 'trunc' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_2 = partselect i10 @_ssdm_op_PartSelect.i10.i34.i32.i32, i34 %rnd_read, i32 11, i32 20"   --->   Operation 16 'partselect' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1539_2 = zext i10 %lhs_2"   --->   Operation 17 'zext' 'zext_ln1539_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 18 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%charge = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %rnd_read, i32 21"   --->   Operation 19 'bitselect' 'charge' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%pt_V = load i10 %ptLUT_V_addr" [gen4.cc:75]   --->   Operation 20 'load' 'pt_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1023> <ROM>
ST_2 : Operation 21 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 21 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1539_1 = zext i11 %lhs_1"   --->   Operation 22 'zext' 'zext_ln1539_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 23 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 24 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 25 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 25 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 26 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 27 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.91>
ST_4 : Operation 28 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 28 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ueta = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %ret, i32 12, i32 22"   --->   Operation 29 'partselect' 'ueta' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 30 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 31 'mul' 'ret_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%prob = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %ret_2, i32 10, i32 19"   --->   Operation 32 'partselect' 'prob' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.91ns)   --->   "%icmp_ln1080 = icmp_ugt  i10 %prob, i10 850"   --->   Operation 33 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln1084 = icmp_ult  i10 %prob, i10 859"   --->   Operation 34 'icmp' 'icmp_ln1084' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.91ns)   --->   "%icmp_ln1080_1 = icmp_ugt  i10 %prob, i10 858"   --->   Operation 35 'icmp' 'icmp_ln1080_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.91ns)   --->   "%icmp_ln1084_1 = icmp_ult  i10 %prob, i10 873"   --->   Operation 36 'icmp' 'icmp_ln1084_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.91ns)   --->   "%icmp_ln1080_2 = icmp_ugt  i10 %prob, i10 872"   --->   Operation 37 'icmp' 'icmp_ln1080_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.91ns)   --->   "%icmp_ln1080_3 = icmp_ugt  i10 %prob, i10 930"   --->   Operation 38 'icmp' 'icmp_ln1080_3' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.91ns)   --->   "%icmp_ln1084_2 = icmp_ult  i10 %prob, i10 1001"   --->   Operation 39 'icmp' 'icmp_ln1084_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %pt_V" [gen4.cc:75]   --->   Operation 40 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.79ns)   --->   "%eta_V = add i11 %ueta, i11 1498"   --->   Operation 41 'add' 'eta_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i11 %eta_V" [gen4.cc:77]   --->   Operation 42 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 43 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%uphi = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %ret_1, i32 11, i32 21"   --->   Operation 44 'partselect' 'uphi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.79ns)   --->   "%phi_V = add i11 %uphi, i11 1328"   --->   Operation 45 'add' 'phi_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%select_ln1080 = select i1 %charge, i3 2, i3 3"   --->   Operation 46 'select' 'select_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%and_ln52 = and i1 %icmp_ln1080, i1 %icmp_ln1084" [gen4.cc:52]   --->   Operation 47 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%select_ln52 = select i1 %charge, i3 6, i3 7" [gen4.cc:52]   --->   Operation 48 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V = select i1 %and_ln52, i3 %select_ln52, i3 %select_ln1080" [gen4.cc:52]   --->   Operation 49 'select' 'id_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node id_V_2)   --->   "%and_ln56 = and i1 %icmp_ln1080_1, i1 %icmp_ln1084_1" [gen4.cc:56]   --->   Operation 50 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node id_V_2)   --->   "%id_V_1 = select i1 %charge, i3 4, i3 5" [gen4.cc:57]   --->   Operation 51 'select' 'id_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V_2 = select i1 %and_ln56, i3 %id_V_1, i3 %id_V" [gen4.cc:56]   --->   Operation 52 'select' 'id_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%and_ln63 = and i1 %icmp_ln1080_3, i1 %icmp_ln1084_2" [gen4.cc:63]   --->   Operation 53 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%xor_ln63 = xor i1 %and_ln63, i1 1" [gen4.cc:63]   --->   Operation 54 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%zext_ln66 = zext i1 %xor_ln63" [gen4.cc:66]   --->   Operation 55 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%and_ln66 = and i1 %icmp_ln1080_2, i1 %icmp_ln1084_2" [gen4.cc:66]   --->   Operation 56 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V_3 = select i1 %and_ln66, i3 %zext_ln66, i3 %id_V_2" [gen4.cc:66]   --->   Operation 57 'select' 'id_V_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i3.i11.i12.i14, i24 %fill_V, i3 %id_V_3, i11 %phi_V, i12 %sext_ln77, i14 %zext_ln75"   --->   Operation 58 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln86 = ret i64 %p_Result_s" [gen4.cc:86]   --->   Operation 59 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	wire read operation ('rnd_read') on port 'rnd' [3]  (0 ns)
	'getelementptr' operation ('ptLUT_V_addr', gen4.cc:75) [7]  (0 ns)
	'load' operation ('pt.V', gen4.cc:75) on array 'ptLUT_V' [8]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('pt.V', gen4.cc:75) on array 'ptLUT_V' [8]  (1.24 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[12] ('ret') [12]  (0.535 ns)

 <State 4>: 0.912ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('ret') [23]  (0 ns)
	'icmp' operation ('icmp_ln1080') [27]  (0.912 ns)

 <State 5>: 1.05ns
The critical path consists of the following:
	'select' operation ('select_ln1080') [26]  (0 ns)
	'select' operation ('id.V', gen4.cc:52) [31]  (0.35 ns)
	'select' operation ('id.V', gen4.cc:56) [36]  (0.35 ns)
	'select' operation ('id.V', gen4.cc:66) [44]  (0.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
