Clock: 0
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |   0 
 7 | None  |   0 
 8 | None  |   0 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 1
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
LOAD | 32 | True  | 5     | 'LW'   | 0     | None  | None  | None  | 30    |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 32    |   0 
 7 | None  |   0 
 8 | None  |   0 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 2
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
LOAD | 32 | True  | 4     | 'LW'   | 0     | None  | None  | None  | 30    |
LOAD | 33 | True  | 5     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 32    |   0 
 7 | None  |   0 
 8 | None  |   0 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 3
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 16 | True  | -1    | 'MUL'  | None  | 0     | 33    | None  | None  |
LOAD | 32 | True  | 3     | 'LW'   | 0     | None  | None  | None  | 30    |
LOAD | 33 | True  | 4     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 32    |   0 
 7 | None  |   0 
 8 | None  |   0 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 4
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | -1    | 'SUB'  | None  | None  | 32    | 33    | None  |
MUL  | 16 | True  | -1    | 'MUL'  | None  | 0     | 33    | None  | None  |
LOAD | 32 | True  | 2     | 'LW'   | 0     | None  | None  | None  | 30    |
LOAD | 33 | True  | 3     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 32    |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 5
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | -1    | 'SUB'  | None  | None  | 32    | 33    | None  |
MUL  | 16 | True  | -1    | 'MUL'  | None  | 0     | 33    | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | None  | 16    | 32    | None  |
LOAD | 32 | True  | 1     | 'LW'   | 0     | None  | None  | None  | 30    |
LOAD | 33 | True  | 2     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 32    |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 6
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | -1    | 'SUB'  | None  | None  | 32    | 33    | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | None  | 0     | 33    | None  |
MUL  | 16 | True  | -1    | 'MUL'  | None  | 0     | 33    | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | None  | 16    | 32    | None  |
LOAD | 32 | True  | 0     | 'LW'   | 0     | None  | None  | None  | 30    |
LOAD | 33 | True  | 1     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 7
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | -1    | 'SUB'  | 30    | None  | None  | 33    | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | None  | 0     | 33    | None  |
MUL  | 16 | True  | -1    | 'MUL'  | None  | 0     | 33    | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |
LOAD | 33 | True  | 0     | 'LW'   | 0     | None  | None  | None  | 4     |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | 33    |   0 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 8
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 5     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 15    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 9
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 4     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 14    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 10
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 3     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 13    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 11
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 2     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 12    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 12
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 1     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 11    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 13
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  0 | True  | 0     | 'SUB'  | 30    | 4     | None  | None  | None  |
ADD  |  1 | True  | -1    | 'ADD'  | None  | 4     | 0     | None  | None  |
MUL  | 16 | True  | 10    | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | 0     |   0 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 14
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 5     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 9     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 15
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 4     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 8     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 16
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 3     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 7     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 17
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 2     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 6     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 18
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 1     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 5     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 19
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
ADD  |  1 | True  | 0     | 'ADD'  | 26    | 4     | None  | None  | None  |
MUL  | 16 | True  | 4     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | 1     |   0 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 20
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 16 | True  | 3     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 21
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 16 | True  | 2     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 22
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 16 | True  | 1     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 23
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 16 | True  | 0     | 'MUL'  | 4     | 0     | None  | None  | None  |
MUL  | 17 | True  | -1    | 'DIV'  | None  | 30    | 16    | None  | None  |

Registradores:
Reg | Qi | Value
 0 | 16    |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 24
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 25    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 25
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 24    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 26
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 23    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 27
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 22    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 28
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 21    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 29
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 20    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 30
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 19    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 31
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 18    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 32
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 17    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 33
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 16    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 34
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 15    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 35
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 14    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 36
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 13    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 37
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 12    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 38
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 11    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 39
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 10    | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 40
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 9     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 41
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 8     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 42
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 7     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 43
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 6     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 44
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 5     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 45
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 4     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 46
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 3     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 47
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 2     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 48
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 1     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 49
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |
MUL  | 17 | True  | 0     | 'DIV'  | 0     | 30    | None  | None  | None  |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | 17    |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

Clock: 50
    RS    | BUSY  | Clock |   OP   |   Vj  |   Vk  |   Qj  |   Qk  |   A   |

Registradores:
Reg | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   4 
 3 | None  |   0 
 4 | None  |   0 
 5 | None  |   0 
 6 | None  |  30 
 7 | None  |   0 
 8 | None  |  26 
 9 | None  |   0 
10 | None  |   0 

Memoria:
Mem | Qi | Value
 0 | None  |   0 
 1 | None  |   0 
 2 | None  |   0 
 3 | None  |   0 
 4 | None  |   0 

