/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_3z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_0z = !(in_data[154] ? in_data[115] : in_data[175]);
  assign celloutsig_1_1z = !(in_data[150] ? in_data[99] : celloutsig_1_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[1] | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_0z = ~((in_data[82] | in_data[48]) & (in_data[44] | in_data[0]));
  assign celloutsig_1_9z = celloutsig_1_6z | celloutsig_1_8z;
  assign celloutsig_0_2z = in_data[65] | celloutsig_0_0z;
  assign celloutsig_0_5z = ~(celloutsig_0_3z[0] ^ in_data[93]);
  assign celloutsig_0_12z = { celloutsig_0_9z[4:0], celloutsig_0_3z, celloutsig_0_1z } + { in_data[89:83], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_13z = { celloutsig_1_2z[16:12], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z } + { celloutsig_1_12z[13:7], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[186:165], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z } === { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } === { in_data[49:46], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_11z = in_data[70:57] === { celloutsig_0_10z[5:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_2z[15], celloutsig_1_4z, celloutsig_1_3z } === in_data[187:185];
  assign celloutsig_0_1z = in_data[35:20] && in_data[63:48];
  assign celloutsig_1_4z = { in_data[186:185], celloutsig_1_0z } && { in_data[175:174], celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[123:118], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } && { in_data[155:151], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_14z = in_data[184:169] && { in_data[185:176], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_17z = { in_data[156:155], celloutsig_1_10z } % { 1'h1, celloutsig_1_12z[12:11] };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z } % { 1'h1, celloutsig_1_13z[2:0], celloutsig_1_10z };
  assign celloutsig_1_12z = { in_data[108:96], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z } * { celloutsig_1_2z[13:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_1z ? { in_data[139:138], celloutsig_1_8z, celloutsig_1_17z } : celloutsig_1_12z[16:11];
  assign celloutsig_0_10z = celloutsig_0_6z ? { celloutsig_0_9z[7:6], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, 1'h1 } : { in_data[59:55], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[109:106] != { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[127:117], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } != { in_data[167:131], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = in_data[26:24];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { in_data[35:31], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_2z = { in_data[165:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~((in_data[111] & in_data[153]) | (in_data[127] & celloutsig_1_1z));
  assign { out_data[128], out_data[101:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
