# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zad7_2.srcs/sources_1/ip/sumY/sim/sumY.vhd" \
"../../../../zad7_2.srcs/sources_1/ip/mul_2/sim/mul_2.vhd" \
"../../../../zad7_2.srcs/sources_1/ip/mul_1/sim/mul_1.vhd" \
"../../../../zad7_2.srcs/sources_1/ip/add_E_F/sim/add_E_F.vhd" \
"../../../../zad7_2.srcs/sources_1/ip/add_D_E/sim/add_D_E.vhd" \
"../../../../zad7_2.srcs/sources_1/ip/add_A_B/sim/add_A_B.vhd" \

# Do not sort compile order
nosort
