#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 15 19:32:14 2017
# Process ID: 8964
# Current directory: C:/Users/taras/OneDrive/skolenProjekt/3UgersProjektJan2017/ZYBO-master/tests/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4732 C:\Users\taras\OneDrive\skolenProjekt\3UgersProjektJan2017\ZYBO-master\tests\proj\hdmi_in.xpr
# Log file: C:/Users/taras/OneDrive/skolenProjekt/3UgersProjektJan2017/ZYBO-master/tests/proj/vivado.log
# Journal file: C:/Users/taras/OneDrive/skolenProjekt/3UgersProjektJan2017/ZYBO-master/tests/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/taras/OneDrive/skolenProjekt/3UgersProjektJan2017/ZYBO-master/tests/proj/hdmi_in.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/taras/OneDrive/skolenProjekt/3UgersProjektJan2017/ZYBO-master/tests/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK3_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins processing_system7_0/FCLK_CLK3]
startgroup
set_property -dict [list CONFIG.Multiples16 {25}] [get_bd_cells axi_quad_spi_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
