{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751218348163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751218348165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 29 14:32:27 2025 " "Processing started: Sun Jun 29 14:32:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751218348165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218348165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadroAlerta -c QuadroAlerta " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadroAlerta -c QuadroAlerta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218348165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751218348682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751218348683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadroalerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file quadroalerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadroAlerta " "Found entity 1: QuadroAlerta" {  } { { "QuadroAlerta.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/QuadroAlerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361723 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dff_d.sv " "Can't analyze file -- file dff_d.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751218361727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deboucing.sv 1 1 " "Found 1 design units, including 1 entities, in source file deboucing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deboucing " "Found entity 1: deboucing" {  } { { "deboucing.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/deboucing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/div_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751218361751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218361751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QuadroAlerta " "Elaborating entity \"QuadroAlerta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751218361803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clk_low " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clk_low\"" {  } { { "QuadroAlerta.sv" "clk_low" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/QuadroAlerta.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751218361805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 div_clock.sv(41) " "Verilog HDL assignment warning at div_clock.sv(41): truncated value with size 32 to match size of target (26)" {  } { { "div_clock.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/div_clock.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751218361806 "|QuadroAlerta|div_clock:clk_low"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deboucing deboucing:dbc1 " "Elaborating entity \"deboucing\" for hierarchy \"deboucing:dbc1\"" {  } { { "QuadroAlerta.sv" "dbc1" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/QuadroAlerta.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751218361807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 deboucing.sv(41) " "Verilog HDL assignment warning at deboucing.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "deboucing.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/deboucing.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751218361808 "|QuadroAlerta|deboucing:dbc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dt " "Elaborating entity \"datapath\" for hierarchy \"datapath:dt\"" {  } { { "QuadroAlerta.sv" "dt" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/QuadroAlerta.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751218361809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 datapath.sv(12) " "Verilog HDL assignment warning at datapath.sv(12): truncated value with size 32 to match size of target (2)" {  } { { "datapath.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/datapath.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751218361810 "|QuadroAlerta|datapath:dt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:dt\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"datapath:dt\|comparator:comp\"" {  } { { "datapath.sv" "comp" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/datapath.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751218361811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl\"" {  } { { "QuadroAlerta.sv" "ctrl" { Text "C:/Users/Windows10/Desktop/github-projects/embedded-digital-systems/unidade-1/P1QuadroAlerta/QuadroAlerta.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751218361813 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751218362204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751218362219 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751218362219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751218362219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751218362219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751218362304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 29 14:32:42 2025 " "Processing ended: Sun Jun 29 14:32:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751218362304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751218362304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751218362304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751218362304 ""}
