{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682714454672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682714454672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 12:40:54 2023 " "Processing started: Fri Apr 28 12:40:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682714454672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714454672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714454672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682714455109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682714455109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEM-DATA_BEHAVIOR " "Found design unit 1: DATA_MEM-DATA_BEHAVIOR" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463359 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-INS_MEM_BEHAVIOR " "Found design unit 1: INS_MEM-INS_MEM_BEHAVIOR" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-SHLONE_BEHAVIOR " "Found design unit 1: SHLONE-SHLONE_BEHAVIOR" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6x16-SGN_BEHAVIOR " "Found design unit 1: SGNEXT6x16-SGN_BEHAVIOR" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6x16 " "Found entity 1: SGNEXT6x16" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-PINV4_BEHAVIORAL " "Found design unit 1: PINV4-PINV4_BEHAVIORAL" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcjmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcjmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCJMP-PCJMP_BEHAVIOR " "Found design unit 1: PCJMP-PCJMP_BEHAVIOR" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCJMP " "Found entity 1: PCJMP" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x16-behavior " "Found design unit 1: mux3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x16 " "Found entity 1: mux3x16" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X16-MUX2X16_BEHAVIOR " "Found design unit 1: MUX2X16-MUX2X16_BEHAVIOR" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X16 " "Found entity 1: MUX2X16" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X3-MUX2X3_BEHAVIOR " "Found design unit 1: MUX2X3-MUX2X3_BEHAVIOR" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X3 " "Found entity 1: MUX2X3" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-INCTWO_BEHAVIOR " "Found design unit 1: INCTWO-INCTWO_BEHAVIOR" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5X32-DCD5X32_BEHAVIOR " "Found design unit 1: DCD5X32-DCD5X32_BEHAVIOR" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Found entity 1: DCD5x32" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4X16-DCD_BEHAVIOR " "Found design unit 1: DCD4X16-DCD_BEHAVIOR" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD4X16 " "Found entity 1: DCD4X16" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-BWOR4_BEHAVIORAL " "Found design unit 1: BWOR4-BWOR4_BEHAVIORAL" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-BWAND4_BEHAVIORAL " "Found design unit 1: BWAND4-BWAND4_BEHAVIORAL" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-ALU16_BEHAVIOR " "Found design unit 1: ALU16-ALU16_BEHAVIOR" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4_BEHAVIOR " "Found design unit 1: ALU4-ALU4_BEHAVIOR" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-ADD16_BEHAVIOR " "Found design unit 1: ADD16-ADD16_BEHAVIOR" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-ADD4logic " "Found design unit 1: ADD4-ADD4logic" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_BEHAVIOR " "Found design unit 1: PC-PC_BEHAVIOR" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_BE " "Found design unit 1: CONTROL-CONTROL_BE" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplev.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplev.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLev " "Found entity 1: topLev" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level2 " "Found entity 1: Level2" {  } { { "Level2.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level3 " "Found entity 1: Level3" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682714463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hexdisplay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Level3 " "Elaborating entity \"Level3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682714463468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU16:inst3 " "Elaborating entity \"ALU16\" for hierarchy \"ALU16:inst3\"" {  } { { "Level3.bdf" "inst3" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 552 536 736 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LESS ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"LESS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CIN ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"CIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F0 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F2 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F3 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FFINAL ALU16.vhd(31) " "VHDL Signal Declaration warning at ALU16.vhd(31): used implicit default value for signal \"FFINAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(45) " "VHDL Process Statement warning at ALU16.vhd(45): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(46) " "VHDL Process Statement warning at ALU16.vhd(46): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(47) " "VHDL Process Statement warning at ALU16.vhd(47): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(48) " "VHDL Process Statement warning at ALU16.vhd(48): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(49) " "VHDL Process Statement warning at ALU16.vhd(49): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU16.vhd(51) " "VHDL Process Statement warning at ALU16.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F ALU16.vhd(43) " "VHDL Process Statement warning at ALU16.vhd(43): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZERO ALU16.vhd(43) " "VHDL Process Statement warning at ALU16.vhd(43): inferring latch(es) for signal or variable \"ZERO\", which holds its previous value in one or more paths through the process" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZERO ALU16.vhd(43) " "Inferred latch for \"ZERO\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ALU16.vhd(43) " "Inferred latch for \"F\[0\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ALU16.vhd(43) " "Inferred latch for \"F\[1\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ALU16.vhd(43) " "Inferred latch for \"F\[2\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ALU16.vhd(43) " "Inferred latch for \"F\[3\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ALU16.vhd(43) " "Inferred latch for \"F\[4\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ALU16.vhd(43) " "Inferred latch for \"F\[5\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] ALU16.vhd(43) " "Inferred latch for \"F\[6\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] ALU16.vhd(43) " "Inferred latch for \"F\[7\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[8\] ALU16.vhd(43) " "Inferred latch for \"F\[8\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[9\] ALU16.vhd(43) " "Inferred latch for \"F\[9\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[10\] ALU16.vhd(43) " "Inferred latch for \"F\[10\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[11\] ALU16.vhd(43) " "Inferred latch for \"F\[11\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[12\] ALU16.vhd(43) " "Inferred latch for \"F\[12\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[13\] ALU16.vhd(43) " "Inferred latch for \"F\[13\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[14\] ALU16.vhd(43) " "Inferred latch for \"F\[14\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[15\] ALU16.vhd(43) " "Inferred latch for \"F\[15\]\" at ALU16.vhd(43)" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 "|Level3|ALU16:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU16:inst3\|ALU4:ALU0 " "Elaborating entity \"ALU4\" for hierarchy \"ALU16:inst3\|ALU4:ALU0\"" {  } { { "ALU16.vhd" "ALU0" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463484 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SET ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"SET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O ALU4.vhd(54) " "Verilog HDL or VHDL warning at ALU4.vhd(54): object \"O\" assigned a value but never read" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O1 ALU4.vhd(54) " "Verilog HDL or VHDL warning at ALU4.vhd(54): object \"O1\" assigned a value but never read" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD ALU4.vhd(92) " "VHDL Process Statement warning at ALU4.vhd(92): signal \"CADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD2 ALU4.vhd(92) " "VHDL Process Statement warning at ALU4.vhd(92): signal \"CADD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463499 "|ALU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWOR4 ALU16:inst3\|ALU4:ALU0\|BWOR4:OR4 " "Elaborating entity \"BWOR4\" for hierarchy \"ALU16:inst3\|ALU4:ALU0\|BWOR4:OR4\"" {  } { { "ALU4.vhd" "OR4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAND4 ALU16:inst3\|ALU4:ALU0\|BWAND4:AND4 " "Elaborating entity \"BWAND4\" for hierarchy \"ALU16:inst3\|ALU4:ALU0\|BWAND4:AND4\"" {  } { { "ALU4.vhd" "AND4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ALU16:inst3\|ALU4:ALU0\|ADD4:AD " "Elaborating entity \"ADD4\" for hierarchy \"ALU16:inst3\|ALU4:ALU0\|ADD4:AD\"" {  } { { "ALU4.vhd" "AD" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINV4 ALU16:inst3\|ALU4:ALU0\|PINV4:INVA " "Elaborating entity \"PINV4\" for hierarchy \"ALU16:inst3\|ALU4:ALU0\|PINV4:INVA\"" {  } { { "ALU4.vhd" "INVA" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463546 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(24) " "VHDL Process Statement warning at PINV4.vhd(24): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463546 "|topLev|Level3:inst4|ALU16:inst3|ALU4:ALU0|PINV4:INVA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(26) " "VHDL Process Statement warning at PINV4.vhd(26): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463546 "|topLev|Level3:inst4|ALU16:inst3|ALU4:ALU0|PINV4:INVA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8x16 REG8x16:inst1 " "Elaborating entity \"REG8x16\" for hierarchy \"REG8x16:inst1\"" {  } { { "Level3.bdf" "inst1" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 224 536 752 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DECOUT REG8x16.vhd(39) " "Verilog HDL or VHDL warning at REG8x16.vhd(39): object \"DECOUT\" assigned a value but never read" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R2\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R2\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R3\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R3\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R4\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R4\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R5\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R6\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R6\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R7\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R7\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 "|REG8x16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 REG8x16:inst1\|REG8:REGI2 " "Elaborating entity \"REG8\" for hierarchy \"REG8x16:inst1\|REG8:REGI2\"" {  } { { "REG8x16.vhd" "REGI2" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 REG8x16:inst1\|DCD3x8:DECO " "Elaborating entity \"DCD3x8\" for hierarchy \"REG8x16:inst1\|DCD3x8:DECO\"" {  } { { "REG8x16.vhd" "DECO" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[0\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[1\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[2\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[3\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[4\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[5\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[6\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[7\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 "|topLev|Level3:inst4|REG8x16:inst1|DCD3x8:DECO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x16 REG8x16:inst1\|MUX8x16:MUX1 " "Elaborating entity \"MUX8x16\" for hierarchy \"REG8x16:inst1\|MUX8x16:MUX1\"" {  } { { "REG8x16.vhd" "MUX1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x4 REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1 " "Elaborating entity \"MUX4x4\" for hierarchy \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\"" {  } { { "MUX8x16.vhd" "G1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463609 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 Mux4x4.vhd(23) " "VHDL Process Statement warning at Mux4x4.vhd(23): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 Mux4x4.vhd(24) " "VHDL Process Statement warning at Mux4x4.vhd(24): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 Mux4x4.vhd(25) " "VHDL Process Statement warning at Mux4x4.vhd(25): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 Mux4x4.vhd(26) " "VHDL Process Statement warning at Mux4x4.vhd(26): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y Mux4x4.vhd(20) " "VHDL Process Statement warning at Mux4x4.vhd(20): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[0\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[1\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[2\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[3\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 "|topLev|Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X3 MUX2X3:inst " "Elaborating entity \"MUX2X3\" for hierarchy \"MUX2X3:inst\"" {  } { { "Level3.bdf" "inst" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 64 536 752 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463624 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPU2X3 MUX2X3.vhd(18) " "VHDL Process Statement warning at MUX2X3.vhd(18): inferring latch(es) for signal or variable \"OUTPU2X3\", which holds its previous value in one or more paths through the process" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682714463640 "|topLev|Level3:inst4|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[0\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[0\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463640 "|topLev|Level3:inst4|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[1\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[1\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463640 "|topLev|Level3:inst4|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[2\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[2\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463640 "|topLev|Level3:inst4|MUX2X3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X16 MUX2X16:inst2 " "Elaborating entity \"MUX2X16\" for hierarchy \"MUX2X16:inst2\"" {  } { { "Level3.bdf" "inst2" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 408 536 760 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714463640 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTMUX MUX2X16.vhd(18) " "VHDL Process Statement warning at MUX2X16.vhd(18): inferring latch(es) for signal or variable \"OUTMUX\", which holds its previous value in one or more paths through the process" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[0\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[0\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[1\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[1\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[2\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[2\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[3\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[3\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[4\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[4\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[5\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[5\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[6\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[6\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[7\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[7\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[8\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[8\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[9\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[9\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[10\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[10\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[11\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[11\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[12\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[12\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[13\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[13\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[14\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[14\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[15\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[15\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714463655 "|topLev|Level3:inst4|MUX2X16:inst2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G11\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G11\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G10\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G9\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G11\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G11\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G10\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G9\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G7\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G7\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G2\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G6\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G5\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G7\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G7\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G2\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G6\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[3\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[2\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[1\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G1\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[0\] " "LATCH primitive \"REG8x16:inst1\|MUX8x16:MUX2\|MUX4x4:G5\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682714463937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZERO GND " "Pin \"ZERO\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 592 768 944 608 "ZERO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ZERO"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[15\] GND " "Pin \"RSDAT\[15\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[14\] GND " "Pin \"RSDAT\[14\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[13\] GND " "Pin \"RSDAT\[13\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[12\] GND " "Pin \"RSDAT\[12\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[11\] GND " "Pin \"RSDAT\[11\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[10\] GND " "Pin \"RSDAT\[10\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RSDAT\[9\] GND " "Pin \"RSDAT\[9\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 976 1152 344 "RSDAT\[15..0\]" "" } { 240 752 840 257 "RSDAT\[15..0\]" "" } { 568 456 536 585 "RSDAT\[15..0\]" "" } { 320 880 976 337 "RSDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RSDAT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[15\] GND " "Pin \"RTDAT\[15\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[14\] GND " "Pin \"RTDAT\[14\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[13\] GND " "Pin \"RTDAT\[13\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[12\] GND " "Pin \"RTDAT\[12\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[11\] GND " "Pin \"RTDAT\[11\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[10\] GND " "Pin \"RTDAT\[10\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTDAT\[9\] GND " "Pin \"RTDAT\[9\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 368 872 1048 384 "RTDAT\[15..0\]" "" } { 424 440 536 441 "RTDAT\[15..0\]" "" } { 256 752 864 273 "RTDAT\[15..0\]" "" } { 360 816 878 377 "RTDAT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|RTDAT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[15\] GND " "Pin \"ALU_RES\[15\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[14\] GND " "Pin \"ALU_RES\[14\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[13\] GND " "Pin \"ALU_RES\[13\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[12\] GND " "Pin \"ALU_RES\[12\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[11\] GND " "Pin \"ALU_RES\[11\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[10\] GND " "Pin \"ALU_RES\[10\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RES\[9\] GND " "Pin \"ALU_RES\[9\]\" is stuck at GND" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 576 816 992 592 "ALU_RES\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682714464140 "|Level3|ALU_RES[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682714464140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682714464202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682714464733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682714464733 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[15\] " "No output dependent on input pin \"INS\[15\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[14\] " "No output dependent on input pin \"INS\[14\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[13\] " "No output dependent on input pin \"INS\[13\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[12\] " "No output dependent on input pin \"INS\[12\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[5\] " "No output dependent on input pin \"INS\[5\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[4\] " "No output dependent on input pin \"INS\[4\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[3\] " "No output dependent on input pin \"INS\[3\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[2\] " "No output dependent on input pin \"INS\[2\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[1\] " "No output dependent on input pin \"INS\[1\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INS\[0\] " "No output dependent on input pin \"INS\[0\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { -16 296 472 0 "INS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|INS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFMUX_SEL " "No output dependent on input pin \"RFMUX_SEL\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 120 328 504 136 "RFMUX_SEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RFMUX_SEL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[15\] " "No output dependent on input pin \"RDDAT\[15\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[14\] " "No output dependent on input pin \"RDDAT\[14\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[13\] " "No output dependent on input pin \"RDDAT\[13\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[12\] " "No output dependent on input pin \"RDDAT\[12\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[11\] " "No output dependent on input pin \"RDDAT\[11\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[10\] " "No output dependent on input pin \"RDDAT\[10\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[9\] " "No output dependent on input pin \"RDDAT\[9\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RDDAT\[8\] " "No output dependent on input pin \"RDDAT\[8\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 296 344 520 312 "RDDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|RDDAT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUMUX_SEL " "No output dependent on input pin \"ALUMUX_SEL\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 464 264 440 480 "ALUMUX_SEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|ALUMUX_SEL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[15\] " "No output dependent on input pin \"IMM_EXT\[15\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[14\] " "No output dependent on input pin \"IMM_EXT\[14\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[13\] " "No output dependent on input pin \"IMM_EXT\[13\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[12\] " "No output dependent on input pin \"IMM_EXT\[12\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[11\] " "No output dependent on input pin \"IMM_EXT\[11\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[10\] " "No output dependent on input pin \"IMM_EXT\[10\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[9\] " "No output dependent on input pin \"IMM_EXT\[9\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[8\] " "No output dependent on input pin \"IMM_EXT\[8\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[7\] " "No output dependent on input pin \"IMM_EXT\[7\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[6\] " "No output dependent on input pin \"IMM_EXT\[6\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[5\] " "No output dependent on input pin \"IMM_EXT\[5\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[4\] " "No output dependent on input pin \"IMM_EXT\[4\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[3\] " "No output dependent on input pin \"IMM_EXT\[3\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[2\] " "No output dependent on input pin \"IMM_EXT\[2\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[1\] " "No output dependent on input pin \"IMM_EXT\[1\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IMM_EXT\[0\] " "No output dependent on input pin \"IMM_EXT\[0\]\"" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 8 288 464 24 "IMM_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682714464874 "|Level3|IMM_EXT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682714464874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682714464874 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682714464874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682714464874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682714464874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682714464890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 12:41:04 2023 " "Processing ended: Fri Apr 28 12:41:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682714464890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682714464890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682714464890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682714464890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682714466452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682714466467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 12:41:05 2023 " "Processing started: Fri Apr 28 12:41:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682714466467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682714466467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682714466467 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682714467576 ""}
{ "Info" "0" "" "Project  = Lab8" {  } {  } 0 0 "Project  = Lab8" 0 0 "Fitter" 0 0 1682714467576 ""}
{ "Info" "0" "" "Revision = Lab8" {  } {  } 0 0 "Revision = Lab8" 0 0 "Fitter" 0 0 1682714467576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682714467639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682714467639 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab8 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682714467686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682714467733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682714467733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682714468092 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682714468342 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682714468342 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682714468342 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682714468342 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682714468342 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682714468342 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "No exact pin location assignment(s) for 104 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682714468982 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab8.sdc " "Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682714469185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682714469201 ""}  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 328 248 424 344 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682714469201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU16:inst3\|Equal5~0  " "Automatically promoted node ALU16:inst3\|Equal5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682714469201 ""}  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682714469201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682714469420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682714469420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682714469420 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 2.5V 54 49 0 " "Number of I/O pins in group: 103 (unused VREF, 2.5V VCCIO, 54 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682714469420 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682714469420 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682714469420 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682714469420 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682714469420 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682714469420 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682714469514 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682714469514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682714471451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682714471544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682714471560 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682714472591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682714472591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682714472778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y61 X22_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73" {  } { { "loc" "" { Generic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73"} { { 12 { 0 ""} 11 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682714475107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682714475107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682714475404 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682714475404 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682714475404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682714475404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682714475513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682714475513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682714475716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682714475716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682714475919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682714476216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/output_files/Lab8.fit.smsg " "Generated suppressed messages file D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/output_files/Lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682714476560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5748 " "Peak virtual memory: 5748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682714476857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 12:41:16 2023 " "Processing ended: Fri Apr 28 12:41:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682714476857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682714476857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682714476857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682714476857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682714478044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682714478044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 12:41:17 2023 " "Processing started: Fri Apr 28 12:41:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682714478044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682714478044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682714478044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682714478325 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682714480559 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682714480637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682714480950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 12:41:20 2023 " "Processing ended: Fri Apr 28 12:41:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682714480950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682714480950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682714480950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682714480950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682714481522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682714482334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682714482334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 12:41:21 2023 " "Processing started: Fri Apr 28 12:41:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682714482334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682714482334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab8 -c Lab8 " "Command: quartus_sta Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682714482334 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1682714482506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682714484599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682714484599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714484646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714484646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682714484990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab8.sdc " "Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682714485006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682714485006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_SEL\[0\] ALU_SEL\[0\] " "create_clock -period 1.000 -name ALU_SEL\[0\] ALU_SEL\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682714485006 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682714485006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682714485006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682714485006 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682714485006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682714485021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682714485021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682714485021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.230 " "Worst-case setup slack is -1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230              -8.351 ALU_SEL\[0\]  " "   -1.230              -8.351 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.590 " "Worst-case hold slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 ALU_SEL\[0\]  " "    0.590               0.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 CLK  " "   -3.000             -13.280 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_SEL\[0\]  " "   -3.000              -3.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485052 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682714485068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682714485084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682714485334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682714485365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682714485365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682714485365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.053 " "Worst-case setup slack is -1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053              -7.189 ALU_SEL\[0\]  " "   -1.053              -7.189 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 ALU_SEL\[0\]  " "    0.448               0.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 CLK  " "   -3.000             -13.280 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_SEL\[0\]  " "   -3.000              -3.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485412 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682714485443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682714485505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682714485505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682714485505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.245 " "Worst-case setup slack is -0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -1.114 ALU_SEL\[0\]  " "   -0.245              -1.114 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 ALU_SEL\[0\]  " "    0.290               0.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682714485521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.496 CLK  " "   -3.000             -11.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_SEL\[0\]  " "   -3.000              -3.000 ALU_SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682714485537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682714485537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682714485880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682714485880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682714485927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 12:41:25 2023 " "Processing ended: Fri Apr 28 12:41:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682714485927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682714485927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682714485927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682714485927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus Prime Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682714486552 ""}
