<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			GW2AR_18ELQFP144-8 (GoWin)

Click here to go to specific block report:
<a href="rpt_RAM_based_shift_reg_top_sync_areasrr.htm#RAM_based_shift_reg_top_sync"><h5 align="center">RAM_based_shift_reg_top_sync</h5></a><br><a href="rpt_RAM_based_shift_reg_top_sync_areasrr.htm#RAM_based_shift_reg_top_sync.ÜþRAM_based_shift_reg®RAM_based_shift_reg_top_sync "><h5 align="center">ÜþRAM_based_shift_reg®RAM_based_shift_reg_top_sync </h5></a><br><a name=RAM_based_shift_reg_top_sync>
--------------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   RAM_based_shift_reg_top_sync   ########
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block RAM_based_shift_reg_top_sync:	4 (26.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     5                  100 %                
=================================================
Total COMBINATIONAL LOGIC in the block RAM_based_shift_reg_top_sync:	5 (33.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  100 %                
============================================================
Total MEMORY ELEMENTS in the block RAM_based_shift_reg_top_sync:	1 (6.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RAM_based_shift_reg_top_sync.ÜþRAM_based_shift_reg®RAM_based_shift_reg_top_sync >
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_sync\    ########
Instance path:   RAM_based_shift_reg_top_sync.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_sync\         
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block RAM_based_shift_reg_top_sync.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_sync\ :	4 (26.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     5                  100 %                
=================================================
Total COMBINATIONAL LOGIC in the block RAM_based_shift_reg_top_sync.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_sync\ :	5 (33.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  100 %                
============================================================
Total MEMORY ELEMENTS in the block RAM_based_shift_reg_top_sync.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_sync\ :	1 (6.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
