### ğŸ§ª Steps For Laboratory Exercise To Implement RTL to GDSII from DAY 1 TO Day 5


---

### Basic Linux Commands to start lab exercise

cd : opens the particular folder

ls : lists the content of the folder

pwd : shows the present working directory

mkdir : to make a new directory

command --help : shows the complete use that command   

clear : clears the terminal screen

---
### DAY 1 EXERCISE
## ğŸ› ï¸ Environment Setup for OpenLANE (`picorv32a` Design)
## ğŸ› ï¸ **Working Directory**

```bash
~/Desktop/work/tools/openlane_working_dir/openlane
```

---

## ğŸ“ **Design Directory**

```bash
~/Desktop/work/tools/openlane_working_dir/openlane/design/picorv32a
```

## ğŸ¯ **Target Design**

```text
picorv32a
```

---

## âš™ï¸ **Configuration Priority**

```text
Design-specific config.tcl overrides default tool parameters.
```

---

## ğŸ§ª **Steps to Initialize OpenLANE**

### ğŸ³ Step 1: Start Docker Container

```bash
docker
```

### ğŸš€ Step 2: Launch OpenLANE Interface

```bash
./flow.tcl -interactive
```

### ğŸ“¦ Step 3: Load OpenLANE Package (Inside OpenLANE Shell)

```tcl
package require openlane 0.9
```

### ğŸ§¬ Step 4: Prepare the Design

```tcl
prep -design picorv32a
```
![1](https://github.com/user-attachments/assets/fee1ba32-7096-4dfb-8246-b1eec197669d)
### Review files after design prep and run synthesis

After the preparation step, a run directory with the current date is created inside the picorv32a folder. It contains essential files for OpenLANE, including the merged.lef file in the temp folder, which holds key cell and routing layer information needed for layout and placement.
![2](https://github.com/user-attachments/assets/1e6d9afb-222b-4fd3-b962-1b02ba51781f)
![3](https://github.com/user-attachments/assets/18fecab1-b461-4aa7-badd-4262f1761f1d)

### ğŸ§¬ Step 5: Run Synthesis
```tcl
run_synthesis
# runs synthesis
```
After the run, the generated run directory contains key files: the results folder holds the synthesized netlist, reports includes synthesis reports (the latest one is most reliable), and logs stores all related log files.
![4](https://github.com/user-attachments/assets/7d1315e5-84a0-4149-a8e8-68f3fffa6741)
### ğŸ“Š DFF Ratio Calculation

At this step, we evaluate the **flip-flop (DFF) ratio** to understand sequential logic density in the design. The formula is:

```text
Flip Flop Ratio = (Number of D Flip Flops) / (Total Number of Cells)
Percentage of DFFs = Flip Flop Ratio Ã— 100
```

ğŸ“ The synthesis report is located at:

```text
reports/synthesis/1-yosys_4.stat.rpt
```

From the report:

- Number of DFFs = `1613`
- Total number of cells = `14876`
So,

```text
Percentage of DFFs = (1613 / 14876) Ã— 100 = 10.84%
```
---
### DAY2 EXERCISE
FLOORPLAN AND PLACEMENT  

: ~/Desktop/work/tools/openlane_working_dir/openlane/configuration contains the tool default configurations and README.md file inside that folder lists all the diffrent config variables avaible for the designer
priority : :~/Desktop/work/tools/openlane_working_dir/openlane/configuration < design/runs/config.tcl < design/PDK.tcl
### ğŸ§¬ Step 5: Run FloorPlan
```tcl
run_floorplan
# runs floorplan
```
![5](https://github.com/user-attachments/assets/26cd8133-68bf-46c5-b50d-d95fd42a0cec)

## ğŸ“ Die Area Estimation from Floorplan DEF

The **Floorplan DEF file** provides physical design dimensions in terms of **unit distances**. These unit distances are used to calculate the **actual die area** in microns.

---

### ğŸ§® Unit Conversion

- **1000 Unit Distance = 1 Micron**

---

### ğŸ“ Floorplan Dimensions (in unit distance)

- **Width** = `660685 - 0 = 660685`
- **Height** = `671405 - 0 = 671405`

---

### ğŸ“¦ Die Area Calculation

Area (in micronsÂ²) = (Width Ã— Height) / (1000 Ã— 1000)
                   = (660685 Ã— 671405) / 1,000,000
                   = 443,587,208,925 / 1,000,000
                   = 443,587.21 ÂµmÂ²

---

### âœ… Result

- **Total Die Area** = `443,587.21 ÂµmÂ²`

---
# In a seperate terminal enter the directory with def filE (results folder in recent run stage : floorplan)
```tcl
magic -T ~/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.floorplan.def &
```
## ğŸ§­ Magic GUI: Navigating and Inspecting the Layout

### ğŸ”¹ Centering the Design
- Press **`s`** to select the entire design.
- Press **`v`** to center and zoom into the selected region.

---

### ğŸ” Zooming into a Specific Area
- Move your cursor to the **bottom-left corner** of the area.
- **Left-click** to set the starting point `(x1, y1)`.
- Move your cursor to the **top-right corner** of the area.
- **Right-click** to complete the zoom box and focus in.

---

### ğŸ“Œ Inspecting a Specific Object (e.g., Pin or Cell)
- Hover over the object you want to inspect (e.g., pin or cell).
- Press **`s`** to select the object.
- Open the **tkcon** (Magic's Tcl console).
- Type the command:

  ```tcl
  what
  
 ![9](https://github.com/user-attachments/assets/06c96a16-469e-4766-954b-e193e968e01b)
Floorplan data

![10](https://github.com/user-attachments/assets/9f34d414-1fbb-4e6f-829c-3a98cf0c870e)


### ğŸ§¬ Step 5: Run FloorPlan
The library holds cell data for timing and layout. In placement, netlist elements are arranged in the core area based on pin positions and interconnect estimates. Transition analysis checks delays; if needed, buffers are added to fix timing.
```tcl
run_placement
```
![11](https://github.com/user-attachments/assets/78b290f9-7ac4-4dd5-b45c-c9c1c8891c94)

To check def file generated in magic
# Open new terminal enter the directory with def file (results folder in recent run stage : placement)
magic -T ~/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def &

To view the def file
![12](https://github.com/user-attachments/assets/c8f2a88c-b96e-47ee-a3e6-d039180e6d0d)
---
### Day 3 Exercise

### ğŸ§¬ Step 5: Design library cell using Magic Layout and ngspice characterization
Clone custom inverter standard cell design from github repository: nickson-jose vsdstdcelldesign.  
Load the custom inverter layout in magic and explore.

## Step 5.1 : Viewing Custom Inverter Layout in Magic

### ğŸ› ï¸ Setup Instructions

1. **Enter OpenLane working directory**  
   *(Make sure you're inside the OpenLane environment)*

2. **Clone the custom inverter repo**:
   ```bash
   git clone https://github.com/nickson-jose/vsdstdcelldesign.git
   ```

3. **Enter the cloned repo**:
   ```bash
   cd vsdstdcelldesign
   ```

4. **Copy the Magic tech file to the working directory**:
   ```bash
   cp ../../pdks/sky130A/libs.tech/magic/sky130A.tech .
   ```

5. **Open the inverter layout in Magic**:
   ```bash
   magic -T sky130A.tech sky130_inv.mag &
   ```

---

### ğŸ–±ï¸ Magic GUI Controls

- Press **`s`** to select the element under the cursor.  
  Press **`s`** again to expand the selection to connected elements.

- In the **tkcon** console (inside Magic), type:
   ```tcl
   what
   ```
# Creating a folder in magic for git clone
![15](https://github.com/user-attachments/assets/668a1696-6643-49f5-ae6f-18866c2158a0)
### GUI in magic for Standard cell

![16](https://github.com/user-attachments/assets/97c2d90c-fd37-41ff-b47a-75969845475a)
# PMOS
![17](https://github.com/user-attachments/assets/c6784e70-010f-462c-b260-ef879fadb673)

# NMOS
![18](https://github.com/user-attachments/assets/bcf16068-9106-4736-8cb5-12262ceda90b)

# Make drain connections of PMOS and NMOS
![19](https://github.com/user-attachments/assets/b2a02b78-df92-48e9-b0a0-3805dda29996) 
# Make GND to NMOS connection
![20](https://github.com/user-attachments/assets/94904a4e-a42e-4693-9833-8d2b3f26e13b)
#inside the magic tkconsole
extract all
# creates cell.ext file
ext2spice
# creates spice file
---
## Step 5.2 : Cell Characterization
After creating the cell layout, characterization is performed to evaluate parameters such as timing and noise. Timing characterization involves extracting parasitic elementsâ€”resistance (R) and capacitance (C)â€”from the layout. These parasitics are then used in circuit simulations to analyze the cell's dynamic behavior. For the inverter (INV) cell, transient analysis is typically conducted to determine key metrics including rise time, fall time, output transition time, and cell delay.
Hereâ€™s a rewritten and organized version of the steps to prepare the SPICE deck for simulation:

---

###  Steps to Prepare the SPICE Deck for Simulation

1. **Export Netlist from Magic:**

   * Use the `ext2spice` tool in Magic to extract the SPICE netlist from your layout.

2. **Edit the SPICE Netlist:**

   * Open the generated SPICE file in a text editor for modifications.

3. **Include Model Libraries:**

   * Add `.include` statements for the NMOS and PMOS model files (e.g., paths to `sky130_fd_pr__nfet_01v8` and `sky130_fd_pr__pfet_01v8`).

4. **Set Simulation Environment:**

   * Define simulation options such as grid size, temperature, and other global settings if required.

5. **Verify Device Models:**

   * Ensure the correct transistor models are used and their names match the included library files.

6. **Connect Power Rails:**

   * Add `.global` definitions for `VDD` and `GND`, and connect them appropriately in the circuit.

7. **Define Inputs and Outputs:**

   * Attach input signals (e.g., pulse source) and specify the output nodes where voltages will be observed.

8. **Set Simulation Type and Parameters:**

   * Specify the type of simulation (e.g., `.tran` for transient analysis) and define relevant parameters such as time step and total simulation time.

9. **End the Deck:**

   * Ensure the file ends with a `.end` statement to mark the conclusion of the SPICE deck.

---
# ngspice simulation commands
Command to directly load spice file for simulation to ngspice
```tcl
ngspice sky130_inv.spice
```
ngsice terminal will open, inside that make sure there is no errors, warnings mentioned. if errors are present, solve them first, before proceeding any further
```tcl
plot y vs time a
```
plotting output vs time and input

# Cell Characterization: Transition Times and Cell Delays

## Rise Transition Time Calculation

**Formula:**

```
Rise Transition Time = Time at 80% Vout âˆ’ Time at 20% Vout
```

**Voltage levels:**

* 20% of Vout = **0.66 V**
* 80% of Vout = **2.64 V**

**Simulation Data:**

* Time at 80% Vout = **2.2468 ns**
* Time at 20% Vout = **2.1824 ns**

**Calculation:**

```
Rise Transition Time = 2.2468 ns âˆ’ 2.1824 ns = 0.06396 ns = 64.0 ps
```

---

## ğŸ”½ Fall Transition Time Calculation

**Formula:**

```
Fall Transition Time = Time at 20% Vout âˆ’ Time at 80% Vout
```

**Voltage levels:**

* 20% of Vout = **0.66 V**
* 80% of Vout = **2.64 V**

**Simulation Data:**

* Time at 20% Vout = **4.0955 ns**
* Time at 80% Vout = **4.0530 ns**

**Calculation:**

```
Fall Transition Time = 4.0955 ns âˆ’ 4.0530 ns = 0.0425 ns = 42.5 ps
```

---

## â±ï¸ Rise Cell Delay Calculation

**Formula:**

```
Rise Cell Delay = Time (Output rises to 50%) âˆ’ Time (Input falls to 50%)
```

**Reference Voltage:**

* 50% of VDD (3.3 V) = **1.65 V**

**Simulation Data:**

* Output at 50% = **2.21 ns**
* Input at 50% = **2.15 ns**

**Calculation:**

```
Rise Cell Delay = 2.21 ns âˆ’ 2.15 ns = 0.06 ns = 60 ps
```

---

## â±ï¸ Fall Cell Delay Calculation

**Formula:**

```
Fall Cell Delay = Time (Output falls to 50%) âˆ’ Time (Input rises to 50%)
```

**Reference Voltage:**

* 50% of VDD (3.3 V) = **1.65 V**

**Simulation Data:**

* Output at 50% = **4.0780 ns**
* Input at 50% = **4.0501 ns**

**Calculation:**

```
Fall Cell Delay = 4.0780 ns âˆ’ 4.0501 ns = 0.0279 ns = 27.9 ps
```

---
To download drc file into home directory folder
cd drc_tests                
**Navigate to the directory containing DRC test files**

vi .magicrc                
**Open the Magic configuration file in 'vi' editor**

magic -d XR met3.mag &      
**Launch Magic in the 'XR' display mode and open the 'met3.mag' layout file**
---
Create a bounding box (bbox) in the layout window using the left and right mouse buttons.  
Select the desired layer by clicking it with the middle mouse button in the Layers panel.
![22](https://github.com/user-attachments/assets/718d01d2-37c5-429d-a07e-99e0cbd67d14)
![Screenshot from 2025-04-01 20-02-47](https://github.com/user-attachments/assets/2ca90b74-353f-4f1d-8231-586ab9879c21)

## Step 5.3 : Timing and Parasitic Extraction
These library files are typically generated using the Magic GUI, which extracts essential timing and parasitic information directly from the design layout.
**To rename the cell design**
save <new name>.mag

save sky130_vsdinv.mag

**open the design in new gui and write lef**
write lef <optional name, default is the design name in the gui> 
