Timing Report Max Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Thu Feb 12 20:47:50 2026


Design: MPFS_DISCOVERY_KIT
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


-----------------------------------------------------
SUMMARY

Clock Domain:               CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           2.746
Operating Conditions:       slow_lv_ht

Clock Domain:               CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           3.852
Operating Conditions:       slow_lv_ht

Clock Domain:               MBUS_SPI_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_M2F
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_M2F
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_50MHz
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[0]
  Delay (ns):              3.120
  Slack (ns):              2.746
  Arrival (ns):            9.210
  Required (ns):          11.956
  Setup (ns):              2.034
  Minimum Period (ns):     5.119
  Operating Conditions: slow_lv_ht

Path 2
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[1].genRam.ram/ram_dual_port_inst/byte_enabled.ram_dual_port_byte_enabled_inst/ram_1_0_ram_1_0_0_bwwe_0_0/INST_RAM1K20_IP:A_CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_10_16_1_2/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_mulonly_0[23:0]/MACC_PHYS_INST/INST_MACC_IP:B[8]
  Delay (ns):              2.967
  Slack (ns):              2.750
  Arrival (ns):            8.974
  Required (ns):          11.724
  Setup (ns):              2.013
  Minimum Period (ns):     5.115
  Operating Conditions: slow_lv_lt

Path 3
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[17]
  Delay (ns):              3.199
  Slack (ns):              2.769
  Arrival (ns):            9.289
  Required (ns):          12.058
  Setup (ns):              1.932
  Minimum Period (ns):     5.096
  Operating Conditions: slow_lv_ht

Path 4
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[8]
  Delay (ns):              3.140
  Slack (ns):              2.772
  Arrival (ns):            9.230
  Required (ns):          12.002
  Setup (ns):              1.988
  Minimum Period (ns):     5.093
  Operating Conditions: slow_lv_ht

Path 5
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[9]
  Delay (ns):              3.159
  Slack (ns):              2.782
  Arrival (ns):            9.249
  Required (ns):          12.031
  Setup (ns):              1.959
  Minimum Period (ns):     5.083
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK
  To: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[0]
  data required time                                 11.956
  data arrival time                          -        9.210
  slack                                               2.746
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     4.304          Clock generation
  4.304                        
               +     0.273          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0
  4.577                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.243          cell: ADLIB:ICB_CLKINT
  4.820                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.148          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET
  4.968                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.164          cell: ADLIB:GB
  5.132                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.416          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_gbs_1
  5.548                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.058          cell: ADLIB:RGB
  5.606                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.484          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  6.090                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  6.291                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1[1]:Q (r)
               +     0.248          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_o[1]
  6.539                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_3_RNIGH4IM:C (r)
               +     0.094          cell: ADLIB:CFG4
  6.633                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_3_RNIGH4IM:Y (f)
               +     0.117          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/r_m1_e_0_4
  6.750                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1_RNIIE7CD1[2]:C (f)
               +     0.085          cell: ADLIB:CFG4
  6.835                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_ret_1_RNIIE7CD1[2]:Y (f)
               +     0.083          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/N_2531
  6.918                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_6[0]:A (f)
               +     0.050          cell: ADLIB:CFG2
  6.968                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_6[0]:Y (r)
               +     0.387          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/read_address_Z[0]
  7.355                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_1_0/RAM64x12_PHYS_0/CFG_11:D (r)
               +     0.032          cell: ADLIB:CFG4_IP_ABCD
  7.387                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_1_0/RAM64x12_PHYS_0/CFG_11:IPD (f)
               +     0.098          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_1_0/RAM64x12_PHYS_0/R_ADDR_net[0]
  7.485                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0] (r)
               +     0.825          cell: ADLIB:RAM64x12_IP
  8.310                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0] (r)
               +     0.641          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_2_sext69_pipeline_fifo_3_67_genblk1_fwft_fifo_lutram_inst_lutram_dual_port_inst_ram_out_bus1[0]
  8.951                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/CFG_1:D (r)
               +     0.238          cell: ADLIB:CFG4_IP_ABCD
  9.189                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/CFG_1:Y (r)
               +     0.021          net: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31_0]/MACC_PHYS_INST/B_net[0]
  9.210                        FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[0] (r)
                                    
  9.210                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  8.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.885          Clock generation
  11.885                       
               +     0.249          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0
  12.134                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  12.345                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.134          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET
  12.479                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.149          cell: ADLIB:GB
  12.628                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.378          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_gbs_1
  13.006                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  13.058                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.512          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  13.570                       FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:CLK (r)
               +     0.555          
  14.125                       clock reconvergence pessimism
               -     0.135          
  13.990                       clock jitter
               -     2.034          Library setup time: ADLIB:MACC_IP
  11.956                       FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_16_16_1_5/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_muladd_0[31:0]/MACC_PHYS_INST/INST_MACC_IP:B[0]
                                    
  11.956                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[31]:ALn
  Delay (ns):              2.404
  Slack (ns):              5.132
  Arrival (ns):            8.493
  Required (ns):          13.625
  Recovery (ns):           0.209
  Minimum Period (ns):     2.733
  Skew (ns):               0.120
  Operating Conditions: slow_lv_ht

Path 2
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[14]:ALn
  Delay (ns):              2.404
  Slack (ns):              5.132
  Arrival (ns):            8.493
  Required (ns):          13.625
  Recovery (ns):           0.209
  Minimum Period (ns):     2.733
  Skew (ns):               0.120
  Operating Conditions: slow_lv_ht

Path 3
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7]:ALn
  Delay (ns):              2.405
  Slack (ns):              5.133
  Arrival (ns):            8.493
  Required (ns):          13.626
  Recovery (ns):           0.209
  Minimum Period (ns):     2.732
  Skew (ns):               0.118
  Operating Conditions: slow_lv_ht

Path 4
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30]:ALn
  Delay (ns):              2.405
  Slack (ns):              5.133
  Arrival (ns):            8.493
  Required (ns):          13.626
  Recovery (ns):           0.209
  Minimum Period (ns):     2.732
  Skew (ns):               0.118
  Operating Conditions: slow_lv_ht

Path 5
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[39]:ALn
  Delay (ns):              2.403
  Slack (ns):              5.133
  Arrival (ns):            8.492
  Required (ns):          13.625
  Recovery (ns):           0.209
  Minimum Period (ns):     2.732
  Skew (ns):               0.120
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK
  To: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[31]:ALn
  data required time                                 13.625
  data arrival time                          -        8.493
  slack                                               5.132
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     4.304          Clock generation
  4.304                        
               +     0.273          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0
  4.577                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.243          cell: ADLIB:ICB_CLKINT
  4.820                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.148          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET
  4.968                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A (r)
               +     0.164          cell: ADLIB:GB
  5.132                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.412          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y
  5.544                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  5.602                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9:Y (f)
               +     0.487          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1
  6.089                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  6.290                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:Q (r)
               +     1.102          net: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_Z
  7.392                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_GB0:A (r)
               +     0.143          cell: ADLIB:GB
  7.535                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_GB0:Y (r)
               +     0.412          net: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_gbs_1
  7.947                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB4:A (r)
               +     0.058          cell: ADLIB:RGB
  8.005                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB4:Y (f)
               +     0.488          net: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB4_rgb_net_1
  8.493                        FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[31]:ALn (r)
                                    
  8.493                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  8.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.885          Clock generation
  11.885                       
               +     0.249          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0
  12.134                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  12.345                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.134          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET
  12.479                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.149          cell: ADLIB:GB
  12.628                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.378          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_gbs_1
  13.006                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  13.058                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.422          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  13.480                       FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[31]:CLK (r)
               +     0.489          
  13.969                       clock reconvergence pessimism
               -     0.135          
  13.834                       clock jitter
               -     0.209          Library recovery time: ADLIB:SLE
  13.625                       FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[31]:ALn
                                    
  13.625                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0]:ALn
  Delay (ns):             10.810
  Arrival (ns):           10.810
  Recovery (ns):           0.196
  External Recovery (ns):   5.684
  Operating Conditions: slow_lv_ht

Path 2
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep[0]:ALn
  Delay (ns):             10.378
  Arrival (ns):           10.378
  Recovery (ns):           0.209
  External Recovery (ns):   5.241
  Operating Conditions: slow_lv_ht

Path 3
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_13[0]:ALn
  Delay (ns):             10.269
  Arrival (ns):           10.269
  Recovery (ns):           0.196
  External Recovery (ns):   5.139
  Operating Conditions: slow_lv_ht

Path 4
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_12[0]:ALn
  Delay (ns):             10.269
  Arrival (ns):           10.269
  Recovery (ns):           0.196
  External Recovery (ns):   5.139
  Operating Conditions: slow_lv_ht

Path 5
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_14[0]:ALn
  Delay (ns):              9.707
  Arrival (ns):            9.707
  Recovery (ns):           0.196
  External Recovery (ns):   4.576
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: SWITCH2
  To: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0]:ALn
  data required time                                    N/C
  data arrival time                          -       10.810
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SWITCH2 (r)
               +     0.000          net: SWITCH2
  0.000                        SWITCH2_ibuf/U_IOPAD:PAD (r)
               +     0.610          cell: ADLIB:IOPAD_IN
  0.610                        SWITCH2_ibuf/U_IOPAD:Y (r)
               +     0.000          net: SWITCH2_ibuf/YIN
  0.610                        SWITCH2_ibuf/U_IOIN:YIN (r)
               +     0.336          cell: ADLIB:IOIN_IB_E
  0.946                        SWITCH2_ibuf/U_IOIN:Y (r)
               +     4.491          net: SWITCH2_c
  5.437                        CLOCKS_AND_RESETS_0/AND3_0:A (r)
               +     0.171          cell: ADLIB:CFG3
  5.608                        CLOCKS_AND_RESETS_0/AND3_0:Y (r)
               +     0.841          net: CLOCKS_AND_RESETS_0/AND3_0_Y
  6.449                        CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/un1_EXT_RST_N_2:C (r)
               +     0.078          cell: ADLIB:CFG3
  6.527                        CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/un1_EXT_RST_N_2:Y (r)
               +     4.283          net: CLOCKS_AND_RESETS_0/un1_EXT_RST_N_2
  10.810                       CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0]:ALn (r)
                                    
  10.810                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.885          Clock generation
  N/C                          
               +     0.249          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.134          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.149          cell: ADLIB:GB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.378          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_gbs_1
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.399          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  N/C                          CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0]:CLK (r)
               -     0.135          
  N/C                          clock jitter
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3

SET Register to Register

Path 1
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[5]
  Delay (ns):              6.178
  Slack (ns):              3.852
  Arrival (ns):           13.185
  Required (ns):          17.037
  Setup (ns):             -0.217
  Minimum Period (ns):    12.026
  Operating Conditions: slow_lv_ht

Path 2
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[11]
  Delay (ns):              5.952
  Slack (ns):              3.990
  Arrival (ns):           12.959
  Required (ns):          16.949
  Setup (ns):             -0.129
  Minimum Period (ns):    11.750
  Operating Conditions: slow_lv_ht

Path 3
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[4]
  Delay (ns):              5.948
  Slack (ns):              4.009
  Arrival (ns):           12.955
  Required (ns):          16.964
  Setup (ns):             -0.144
  Minimum Period (ns):    11.712
  Operating Conditions: slow_lv_ht

Path 4
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[2]
  Delay (ns):              5.889
  Slack (ns):              4.029
  Arrival (ns):           12.896
  Required (ns):          16.925
  Setup (ns):             -0.105
  Minimum Period (ns):    11.672
  Operating Conditions: slow_lv_ht

Path 5
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[0]
  Delay (ns):              5.954
  Slack (ns):              4.032
  Arrival (ns):           12.961
  Required (ns):          16.993
  Setup (ns):             -0.173
  Minimum Period (ns):    11.666
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK
  To: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[5]
  data required time                                 17.037
  data arrival time                          -       13.185
  slack                                               3.852
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     4.314          Clock generation
  4.314                        
               +     0.959          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  5.273                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.243          cell: ADLIB:ICB_CLKINT
  5.516                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.143          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  5.659                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (r)
               +     0.163          cell: ADLIB:GB
  5.822                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (r)
               +     0.410          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  6.232                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  6.290                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y (f)
               +     0.717          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1
  7.007                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK (r)
               +     1.762          cell: ADLIB:MSS
  8.769                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PADDR[26] (f)
               +     1.219          net: MSS_WRAPPER_0_FIC_3_APB_INITIATOR_PADDR[26]
  9.988                        FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS_raw_2_2_0_.m2:A (f)
               +     0.136          cell: ADLIB:CFG3
  10.124                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS_raw_2_2_0_.m2:Y (r)
               +     0.058          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/N_9_mux
  10.182                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS[0]:D (r)
               +     0.053          cell: ADLIB:CFG4
  10.235                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS[0]:Y (r)
               +     0.352          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0_APBmslave0_PSELx
  10.587                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2_0[2]:A (r)
               +     0.053          cell: ADLIB:CFG2
  10.640                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2_0[2]:Y (r)
               +     0.134          net: FIC_3_PERIPHERALS_0/N_169
  10.774                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2[2]:B (r)
               +     0.053          cell: ADLIB:CFG4
  10.827                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2[2]:Y (r)
               +     0.063          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1_FIC_3_0x4000_02xx_PSELx
  10.890                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PSELSBUS_cZ[1]:B (r)
               +     0.090          cell: ADLIB:CFG2
  10.980                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PSELSBUS_cZ[1]:Y (r)
               +     0.333          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/PSELSBUS[1]
  11.313                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/iPRDATA29_0_a2:B (r)
               +     0.053          cell: ADLIB:CFG3
  11.366                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/iPRDATA29_0_a2:Y (r)
               +     0.390          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/iPRDATA29
  11.756                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNO[5]:C (r)
               +     0.078          cell: ADLIB:CFG4
  11.834                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNO[5]:Y (r)
               +     0.076          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/APBmslave3_PRDATAS3_m[5]
  11.910                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PRDATA_0_iv_1_cZ[5]:C (r)
               +     0.078          cell: ADLIB:CFG4
  11.988                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PRDATA_0_iv_1_cZ[5]:Y (r)
               +     0.442          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/PRDATA_0_iv_1[5]
  12.430                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0[5]:C (r)
               +     0.053          cell: ADLIB:CFG4
  12.483                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0[5]:Y (r)
               +     0.065          net: FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/N_229
  12.548                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[5]:B (r)
               +     0.053          cell: ADLIB:CFG3
  12.601                       FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[5]:Y (r)
               +     0.584          net: MSS_WRAPPER_0_FIC_3_APB_INITIATOR_PRDATA[5]
  13.185                       MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[5] (r)
                                    
  13.185                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.000                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  10.000                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (f)
               +     3.886          Clock generation
  13.886                       
               +     0.849          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  14.735                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (f)
               +     0.224          cell: ADLIB:ICB_CLKINT
  14.959                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (f)
               +     0.124          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  15.083                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (f)
               +     0.141          cell: ADLIB:GB
  15.224                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (f)
               +     0.372          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  15.596                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A (f)
               +     0.054          cell: ADLIB:RGB
  15.650                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y (r)
               +     0.517          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1
  16.167                       MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_PCLK (f)
               +     0.788          
  16.955                       clock reconvergence pessimism
               -     0.135          
  16.820                       clock jitter
               -    -0.217          Library setup time: ADLIB:MSS
  17.037                       MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_3_APB_M_PRDATA[5]
                                    
  17.037                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: MBUS_UART_TXD
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_2[0]:D
  Delay (ns):              3.337
  Arrival (ns):            3.337
  Setup (ns):              0.000
  External Setup (ns):    -0.568
  Operating Conditions: fast_hv_lt

Path 2
  From: RPI_I2C_SCL
  To:   FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_0[5]:D
  Delay (ns):              3.318
  Arrival (ns):            3.318
  Setup (ns):              0.000
  External Setup (ns):    -0.622
  Operating Conditions: fast_hv_lt

Path 3
  From: RPI_I2C_SCL
  To:   FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_0[13]:D
  Delay (ns):              3.302
  Arrival (ns):            3.302
  Setup (ns):              0.000
  External Setup (ns):    -0.635
  Operating Conditions: fast_hv_lt

Path 4
  From: RPI_I2C_SCL
  To:   FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_0[7]:D
  Delay (ns):              3.290
  Arrival (ns):            3.290
  Setup (ns):              0.000
  External Setup (ns):    -0.647
  Operating Conditions: fast_hv_lt

Path 5
  From: RPI_I2C_SCL
  To:   FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_0[9]:D
  Delay (ns):              3.288
  Arrival (ns):            3.288
  Setup (ns):              0.000
  External Setup (ns):    -0.649
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: MBUS_UART_TXD
  To: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_2[0]:D
  data required time                                    N/C
  data arrival time                          -        3.337
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MBUS_UART_TXD (f)
               +     0.000          net: MBUS_UART_TXD
  0.000                        MBUS_UART_TXD_ibuf/U_IOPAD:PAD (f)
               +     1.078          cell: ADLIB:IOPAD_IN
  1.078                        MBUS_UART_TXD_ibuf/U_IOPAD:Y (f)
               +     0.000          net: MBUS_UART_TXD_ibuf/YIN
  1.078                        MBUS_UART_TXD_ibuf/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  1.209                        MBUS_UART_TXD_ibuf/U_IOIN:Y (f)
               +     2.128          net: MBUS_UART_TXD_c
  3.337                        FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_2[0]:D (f)
                                    
  3.337                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     2.578          Clock generation
  N/C                          
               +     0.586          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.091          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (r)
               +     0.108          cell: ADLIB:GB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (r)
               +     0.256          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y (f)
               +     0.242          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1
  N/C                          FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_2[0]:CLK (r)
               -     0.135          
  N/C                          clock jitter
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_2[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_txzeros:CLK
  To:   SPISDO
  Delay (ns):              8.939
  Arrival (ns):           15.677
  Clock to Out (ns):      15.677
  Operating Conditions: slow_lv_ht

Path 2
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URF/control1[1]:CLK
  To:   SPISDO
  Delay (ns):              8.894
  Arrival (ns):           15.633
  Clock to Out (ns):      15.633
  Operating Conditions: slow_lv_ht

Path 3
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_datareg[15]:CLK
  To:   SPISDO
  Delay (ns):              8.667
  Arrival (ns):           15.417
  Clock to Out (ns):      15.417
  Operating Conditions: slow_lv_ht

Path 4
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_direct:CLK
  To:   SPISDO
  Delay (ns):              8.452
  Arrival (ns):           15.191
  Clock to Out (ns):      15.191
  Operating Conditions: slow_lv_ht

Path 5
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URF/cfg_ssel[0]:CLK
  To:   SPISS
  Delay (ns):              8.417
  Arrival (ns):           15.158
  Clock to Out (ns):      15.158
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_txzeros:CLK
  To: SPISDO
  data required time                                    N/C
  data arrival time                          -       15.677
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     4.314          Clock generation
  4.314                        
               +     0.959          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  5.273                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.243          cell: ADLIB:ICB_CLKINT
  5.516                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.143          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  5.659                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (r)
               +     0.163          cell: ADLIB:GB
  5.822                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (r)
               +     0.414          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  6.236                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  6.294                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:Y (f)
               +     0.444          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0_rgb_net_1
  6.738                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_txzeros:CLK (r)
               +     0.201          cell: ADLIB:SLE
  6.939                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_txzeros:Q (r)
               +     0.399          net: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/stxs_txzeros_Z
  7.338                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u_2_0_RNO:B (r)
               +     0.157          cell: ADLIB:CFG2
  7.495                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u_2_0_RNO:Y (f)
               +     0.128          net: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_sn_N_3
  7.623                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u_2_0:D (f)
               +     0.134          cell: ADLIB:CFG4
  7.757                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u_2_0:Y (f)
               +     0.152          net: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SPISDO_c_2
  7.909                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u:A (f)
               +     0.236          cell: ADLIB:CFG3
  8.145                        FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/spi_data_out_u:Y (f)
               +     4.546          net: SPISDO_c
  12.691                       SPISDO_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  13.609                       SPISDO_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: SPISDO_obuf/DOUT
  13.609                       SPISDO_obuf/U_IOPAD:D (f)
               +     2.068          cell: ADLIB:IOPAD_TRI
  15.677                       SPISDO_obuf/U_IOPAD:PAD (f)
               +     0.000          net: SPISDO
  15.677                       SPISDO (f)
                                    
  15.677                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
                                    
  N/C                          SPISDO (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To:   FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/RDATA_1[7]:ALn
  Delay (ns):              3.722
  Slack (ns):             15.880
  Arrival (ns):           10.461
  Required (ns):          26.341
  Recovery (ns):           0.209
  Minimum Period (ns):     3.985
  Skew (ns):               0.054
  Operating Conditions: slow_lv_ht

Path 2
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To:   FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h2.CH_H1_H2/b_mp_ie:ALn
  Delay (ns):              3.718
  Slack (ns):             15.880
  Arrival (ns):           10.457
  Required (ns):          26.337
  Recovery (ns):           0.209
  Minimum Period (ns):     3.985
  Skew (ns):               0.058
  Operating Conditions: slow_lv_ht

Path 3
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To:   FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h2.CH_H1_H2/b_mp:ALn
  Delay (ns):              3.718
  Slack (ns):             15.880
  Arrival (ns):           10.457
  Required (ns):          26.337
  Recovery (ns):           0.209
  Minimum Period (ns):     3.985
  Skew (ns):               0.058
  Operating Conditions: slow_lv_ht

Path 4
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To:   FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h2.CH_H1_H2/a_mp_ie:ALn
  Delay (ns):              3.718
  Slack (ns):             15.880
  Arrival (ns):           10.457
  Required (ns):          26.337
  Recovery (ns):           0.209
  Minimum Period (ns):     3.985
  Skew (ns):               0.058
  Operating Conditions: slow_lv_ht

Path 5
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To:   FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h0_h1.CH_H0_H1/a_mp_ack:ALn
  Delay (ns):              3.711
  Slack (ns):             15.880
  Arrival (ns):           10.450
  Required (ns):          26.330
  Recovery (ns):           0.209
  Minimum Period (ns):     3.985
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK
  To: FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/RDATA_1[7]:ALn
  data required time                                 26.341
  data arrival time                          -       10.461
  slack                                              15.880
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  0.000                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     4.314          Clock generation
  4.314                        
               +     0.959          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  5.273                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.243          cell: ADLIB:ICB_CLKINT
  5.516                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.143          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  5.659                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (r)
               +     0.163          cell: ADLIB:GB
  5.822                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (r)
               +     0.414          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  6.236                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  6.294                        CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:Y (f)
               +     0.445          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0_rgb_net_1
  6.739                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  6.940                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep[0]:Q (r)
               +     2.405          net: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_Z[0]
  9.345                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]:A (r)
               +     0.141          cell: ADLIB:GB
  9.486                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]:Y (r)
               +     0.407          net: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]/U0_Y
  9.893                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  9.951                        CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]/U0_RGB1_RGB0:Y (f)
               +     0.510          net: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_15_rep_RNIS9V04[0]/U0_RGB1_RGB0_rgb_net_1
  10.461                       FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/RDATA_1[7]:ALn (r)
                                    
  10.461                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  20.000                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     3.894          Clock generation
  23.894                       
               +     0.872          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  24.766                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  24.977                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.130          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  25.107                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A (r)
               +     0.148          cell: ADLIB:GB
  25.255                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y (r)
               +     0.372          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y
  25.627                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  25.679                       CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y (f)
               +     0.435          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1
  26.114                       FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/RDATA_1[7]:CLK (r)
               +     0.571          
  26.685                       clock reconvergence pessimism
               -     0.135          
  26.550                       clock jitter
               -     0.209          Library recovery time: ADLIB:SLE
  26.341                       FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/RDATA_1[7]:ALn
                                    
  26.341                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:ALn
  Delay (ns):             10.810
  Arrival (ns):           10.810
  Recovery (ns):           0.196
  External Recovery (ns):   5.057
  Operating Conditions: slow_lv_ht

Path 2
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_0[0]:ALn
  Delay (ns):             10.810
  Arrival (ns):           10.810
  Recovery (ns):           0.196
  External Recovery (ns):   5.057
  Operating Conditions: slow_lv_ht

Path 3
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_6[0]:ALn
  Delay (ns):             10.810
  Arrival (ns):           10.810
  Recovery (ns):           0.196
  External Recovery (ns):   5.056
  Operating Conditions: slow_lv_ht

Path 4
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_4[0]:ALn
  Delay (ns):             10.810
  Arrival (ns):           10.810
  Recovery (ns):           0.196
  External Recovery (ns):   5.056
  Operating Conditions: slow_lv_ht

Path 5
  From: SWITCH2
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_1[0]:ALn
  Delay (ns):             10.808
  Arrival (ns):           10.808
  Recovery (ns):           0.196
  External Recovery (ns):   5.054
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: SWITCH2
  To: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:ALn
  data required time                                    N/C
  data arrival time                          -       10.810
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SWITCH2 (r)
               +     0.000          net: SWITCH2
  0.000                        SWITCH2_ibuf/U_IOPAD:PAD (r)
               +     0.610          cell: ADLIB:IOPAD_IN
  0.610                        SWITCH2_ibuf/U_IOPAD:Y (r)
               +     0.000          net: SWITCH2_ibuf/YIN
  0.610                        SWITCH2_ibuf/U_IOIN:YIN (r)
               +     0.336          cell: ADLIB:IOIN_IB_E
  0.946                        SWITCH2_ibuf/U_IOIN:Y (r)
               +     4.491          net: SWITCH2_c
  5.437                        CLOCKS_AND_RESETS_0/AND3_0:A (r)
               +     0.171          cell: ADLIB:CFG3
  5.608                        CLOCKS_AND_RESETS_0/AND3_0:Y (r)
               +     0.841          net: CLOCKS_AND_RESETS_0/AND3_0_Y
  6.449                        CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/un1_EXT_RST_N_2:C (r)
               +     0.078          cell: ADLIB:CFG3
  6.527                        CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/un1_EXT_RST_N_2:Y (r)
               +     4.283          net: CLOCKS_AND_RESETS_0/un1_EXT_RST_N_2
  10.810                       CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:ALn (r)
                                    
  10.810                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
               +     0.000          Clock source
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (r)
               +     3.894          Clock generation
  N/C                          
               +     0.872          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y (r)
               +     0.130          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_GB0:A (r)
               +     0.148          cell: ADLIB:GB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_GB0:Y (r)
               +     0.371          net: CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_gbs_1
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:Y (f)
               +     0.406          net: CLOCKS_AND_RESETS_0_FIC_3_CLK
  N/C                          CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:CLK (r)
               -     0.135          
  N/C                          clock jitter
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MBUS_SPI_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: MBUS_SPI_MISO
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_DI_F2M
  Delay (ns):              3.426
  Arrival (ns):            3.426
  Setup (ns):              0.803
  External Setup (ns):     1.459
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: MBUS_SPI_MISO
  To: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_DI_F2M
  data required time                                    N/C
  data arrival time                          -        3.426
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MBUS_SPI_MISO (f)
               +     0.000          net: MBUS_SPI_MISO
  0.000                        MBUS_SPI_MISO_ibuf/U_IOPAD:PAD (f)
               +     1.082          cell: ADLIB:IOPAD_IN
  1.082                        MBUS_SPI_MISO_ibuf/U_IOPAD:Y (f)
               +     0.000          net: MBUS_SPI_MISO_ibuf/YIN
  1.082                        MBUS_SPI_MISO_ibuf/U_IOIN:YIN (f)
               +     0.267          cell: ADLIB:IOIN_IB_E
  1.349                        MBUS_SPI_MISO_ibuf/U_IOIN:Y (f)
               +     2.077          net: MBUS_SPI_MISO_c
  3.426                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_DI_F2M (f)
                                    
  3.426                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MBUS_SPI_CLK
               +     0.000          Clock source
  N/C                          MBUS_SPI_CLK (r)
               +     0.652          cell: ADLIB:IOPAD_BI
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOPAD:Y (r)
               +     0.000          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF/YIN
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:YIN (r)
               +     0.262          cell: ADLIB:IOBI_IB_OB_EB
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:Y (r)
               +     1.856          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF_Y
  N/C                          MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M (r)
               -     0.803          Library setup time: ADLIB:MSS
  N/C                          MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_DI_F2M


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M
  To:   MBUS_SPI_MOSI
  Delay (ns):             10.713
  Arrival (ns):           14.963
  Clock to Out (ns):      14.963
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M
  To: MBUS_SPI_MOSI
  data required time                                    N/C
  data arrival time                          -       14.963
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MBUS_SPI_CLK
               +     0.000          Clock source
  0.000                        MBUS_SPI_CLK (f)
               +     1.199          cell: ADLIB:IOPAD_BI
  1.199                        MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOPAD:Y (f)
               +     0.000          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF/YIN
  1.199                        MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:YIN (f)
               +     0.338          cell: ADLIB:IOBI_IB_OB_EB
  1.537                        MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:Y (f)
               +     2.713          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF_Y
  4.250                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M (f)
               +     3.145          cell: ADLIB:MSS
  7.395                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_DO_M2F (f)
               +     4.023          net: MBUS_SPI_MOSI_c
  11.418                       MBUS_SPI_MOSI_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  12.336                       MBUS_SPI_MOSI_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: MBUS_SPI_MOSI_obuf/DOUT
  12.336                       MBUS_SPI_MOSI_obuf/U_IOPAD:D (f)
               +     2.627          cell: ADLIB:IOPAD_TRI
  14.963                       MBUS_SPI_MOSI_obuf/U_IOPAD:PAD (f)
               +     0.000          net: MBUS_SPI_MOSI
  14.963                       MBUS_SPI_MOSI (f)
                                    
  14.963                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MBUS_SPI_CLK
                                    
  N/C                          MBUS_SPI_MOSI (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: MBUS_SPI_CS
  To:   MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_SS_F2M
  Delay (ns):              3.937
  Arrival (ns):            3.937
  Recovery (ns):           1.686
  External Recovery (ns):   2.557
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: MBUS_SPI_CS
  To: MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_SS_F2M
  data required time                                    N/C
  data arrival time                          -        3.937
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MBUS_SPI_CS (f)
               +     1.082          cell: ADLIB:IOPAD_BI
  1.082                        MSS_WRAPPER_0/SPI_0_SS_BIBUF/U_IOPAD:Y (f)
               +     0.000          net: MSS_WRAPPER_0/SPI_0_SS_BIBUF/YIN
  1.082                        MSS_WRAPPER_0/SPI_0_SS_BIBUF/U_IOBI:YIN (f)
               +     0.267          cell: ADLIB:IOBI_IB_OB_EB
  1.349                        MSS_WRAPPER_0/SPI_0_SS_BIBUF/U_IOBI:Y (f)
               +     2.588          net: MSS_WRAPPER_0/SPI_0_SS_BIBUF_Y
  3.937                        MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_SS_F2M (f)
                                    
  3.937                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MBUS_SPI_CLK
               +     0.000          Clock source
  N/C                          MBUS_SPI_CLK (f)
               +     0.943          cell: ADLIB:IOPAD_BI
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOPAD:Y (f)
               +     0.000          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF/YIN
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:YIN (f)
               +     0.255          cell: ADLIB:IOBI_IB_OB_EB
  N/C                          MSS_WRAPPER_0/SPI_0_CLK_BIBUF/U_IOBI:Y (f)
               +     1.868          net: MSS_WRAPPER_0/SPI_0_CLK_BIBUF_Y
  N/C                          MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_F2M (f)
               -     1.686          Library recovery time: ADLIB:MSS
  N/C                          MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_SS_F2M


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_M2F

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:SPI_0_CLK_M2F

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_50MHz

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_50MHz_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1

Info: The maximum frequency of this clock domain is limited by the period of pin MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_1_ACLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/I_MSS:FIC_2_ACLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

