// Seed: 2828241263
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2
);
endmodule
module module_1 #(
    parameter id_1  = 32'd24,
    parameter id_22 = 32'd14,
    parameter id_27 = 32'd87,
    parameter id_30 = 32'd56,
    parameter id_9  = 32'd43
) (
    input tri1 id_0,
    input tri0 _id_1,
    output wand id_2,
    output wand id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    output wand id_7,
    output uwire id_8,
    input supply1 _id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wor id_12,
    output supply1 id_13,
    input tri id_14,
    input uwire id_15,
    input tri0 id_16,
    output supply0 id_17,
    input wand id_18,
    input wire id_19,
    output supply0 id_20,
    input uwire id_21,
    output wire _id_22
);
  wire [-1 : 1] id_24;
  logic id_25;
  ;
  logic id_26;
  parameter id_27 = -1;
  logic [{  1  } : id_1] id_28;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_19
  );
  assign modCall_1.id_0 = 0;
  logic [~  -1 : id_9] id_29 = (1);
  final $unsigned(id_27);
  ;
  parameter id_30 = id_27;
  always @(id_4);
  parameter id_31 = (id_30) === -1;
  wire id_32;
  logic [id_22 : 1] id_33;
  defparam id_27.id_30 = id_30 & 1;
  assign id_12 = ~id_9;
endmodule
