window.SIDEBAR_ITEMS = {"mod":["cache_acs_cnt_clr","cache_bridge_arbiter_ctrl","cache_conf_misc","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_record_disable","cache_ilg_int_clr","cache_ilg_int_ena","cache_ilg_int_st","cache_mmu_fault_content","cache_mmu_fault_vaddr","cache_mmu_owner","cache_mmu_power_ctrl","cache_preload_int_ctrl","cache_request","cache_state","cache_sync_int_ctrl","cache_tag_content","cache_tag_object_ctrl","cache_tag_way_object","cache_vaddr","cache_wrap_around_ctrl","clock_gate","core0_acs_cache_int_clr","core0_acs_cache_int_ena","core0_acs_cache_int_st","core0_dbus_reject_st","core0_dbus_reject_vaddr","core0_ibus_reject_st","core0_ibus_reject_vaddr","core1_acs_cache_int_clr","core1_acs_cache_int_ena","core1_acs_cache_int_st","core1_dbus_reject_st","core1_dbus_reject_vaddr","core1_ibus_reject_st","core1_ibus_reject_vaddr","date","dbus_acs_cnt","dbus_acs_flash_miss_cnt","dbus_acs_spiram_miss_cnt","dbus_to_flash_end_vaddr","dbus_to_flash_start_vaddr","dcache_atomic_operate_ena","dcache_autoload_ctrl","dcache_autoload_sct0_addr","dcache_autoload_sct0_size","dcache_autoload_sct1_addr","dcache_autoload_sct1_size","dcache_ctrl","dcache_ctrl1","dcache_freeze","dcache_lock_addr","dcache_lock_ctrl","dcache_lock_size","dcache_occupy_addr","dcache_occupy_ctrl","dcache_occupy_size","dcache_preload_addr","dcache_preload_ctrl","dcache_preload_size","dcache_prelock_ctrl","dcache_prelock_sct0_addr","dcache_prelock_sct1_addr","dcache_prelock_sct_size","dcache_sync_addr","dcache_sync_ctrl","dcache_sync_size","dcache_tag_power_ctrl","ibus_acs_cnt","ibus_acs_miss_cnt","ibus_to_flash_end_vaddr","ibus_to_flash_start_vaddr","icache_atomic_operate_ena","icache_autoload_ctrl","icache_autoload_sct0_addr","icache_autoload_sct0_size","icache_autoload_sct1_addr","icache_autoload_sct1_size","icache_ctrl","icache_ctrl1","icache_freeze","icache_lock_addr","icache_lock_ctrl","icache_lock_size","icache_preload_addr","icache_preload_ctrl","icache_preload_size","icache_prelock_ctrl","icache_prelock_sct0_addr","icache_prelock_sct1_addr","icache_prelock_sct_size","icache_sync_addr","icache_sync_ctrl","icache_sync_size","icache_tag_power_ctrl"],"struct":["RegisterBlock"],"type":["CACHE_ACS_CNT_CLR","CACHE_BRIDGE_ARBITER_CTRL","CACHE_CONF_MISC","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","CACHE_ILG_INT_CLR","CACHE_ILG_INT_ENA","CACHE_ILG_INT_ST","CACHE_MMU_FAULT_CONTENT","CACHE_MMU_FAULT_VADDR","CACHE_MMU_OWNER","CACHE_MMU_POWER_CTRL","CACHE_PRELOAD_INT_CTRL","CACHE_REQUEST","CACHE_STATE","CACHE_SYNC_INT_CTRL","CACHE_TAG_CONTENT","CACHE_TAG_OBJECT_CTRL","CACHE_TAG_WAY_OBJECT","CACHE_VADDR","CACHE_WRAP_AROUND_CTRL","CLOCK_GATE","CORE0_ACS_CACHE_INT_CLR","CORE0_ACS_CACHE_INT_ENA","CORE0_ACS_CACHE_INT_ST","CORE0_DBUS_REJECT_ST","CORE0_DBUS_REJECT_VADDR","CORE0_IBUS_REJECT_ST","CORE0_IBUS_REJECT_VADDR","CORE1_ACS_CACHE_INT_CLR","CORE1_ACS_CACHE_INT_ENA","CORE1_ACS_CACHE_INT_ST","CORE1_DBUS_REJECT_ST","CORE1_DBUS_REJECT_VADDR","CORE1_IBUS_REJECT_ST","CORE1_IBUS_REJECT_VADDR","DATE","DBUS_ACS_CNT","DBUS_ACS_FLASH_MISS_CNT","DBUS_ACS_SPIRAM_MISS_CNT","DBUS_TO_FLASH_END_VADDR","DBUS_TO_FLASH_START_VADDR","DCACHE_ATOMIC_OPERATE_ENA","DCACHE_AUTOLOAD_CTRL","DCACHE_AUTOLOAD_SCT0_ADDR","DCACHE_AUTOLOAD_SCT0_SIZE","DCACHE_AUTOLOAD_SCT1_ADDR","DCACHE_AUTOLOAD_SCT1_SIZE","DCACHE_CTRL","DCACHE_CTRL1","DCACHE_FREEZE","DCACHE_LOCK_ADDR","DCACHE_LOCK_CTRL","DCACHE_LOCK_SIZE","DCACHE_OCCUPY_ADDR","DCACHE_OCCUPY_CTRL","DCACHE_OCCUPY_SIZE","DCACHE_PRELOAD_ADDR","DCACHE_PRELOAD_CTRL","DCACHE_PRELOAD_SIZE","DCACHE_PRELOCK_CTRL","DCACHE_PRELOCK_SCT0_ADDR","DCACHE_PRELOCK_SCT1_ADDR","DCACHE_PRELOCK_SCT_SIZE","DCACHE_SYNC_ADDR","DCACHE_SYNC_CTRL","DCACHE_SYNC_SIZE","DCACHE_TAG_POWER_CTRL","IBUS_ACS_CNT","IBUS_ACS_MISS_CNT","IBUS_TO_FLASH_END_VADDR","IBUS_TO_FLASH_START_VADDR","ICACHE_ATOMIC_OPERATE_ENA","ICACHE_AUTOLOAD_CTRL","ICACHE_AUTOLOAD_SCT0_ADDR","ICACHE_AUTOLOAD_SCT0_SIZE","ICACHE_AUTOLOAD_SCT1_ADDR","ICACHE_AUTOLOAD_SCT1_SIZE","ICACHE_CTRL","ICACHE_CTRL1","ICACHE_FREEZE","ICACHE_LOCK_ADDR","ICACHE_LOCK_CTRL","ICACHE_LOCK_SIZE","ICACHE_PRELOAD_ADDR","ICACHE_PRELOAD_CTRL","ICACHE_PRELOAD_SIZE","ICACHE_PRELOCK_CTRL","ICACHE_PRELOCK_SCT0_ADDR","ICACHE_PRELOCK_SCT1_ADDR","ICACHE_PRELOCK_SCT_SIZE","ICACHE_SYNC_ADDR","ICACHE_SYNC_CTRL","ICACHE_SYNC_SIZE","ICACHE_TAG_POWER_CTRL"]};