

================================================================
== Vivado HLS Report for 'HWAccel'
================================================================
* Date:           Mon Jun 11 23:41:54 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        HardwareAccel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_screen_val_addr = getelementptr [4 x i32]* %s_screen_val, i64 0, i64 0" [HardwareAccel/Main.c:28]
ST_1 : Operation 10 [2/2] (2.32ns)   --->   "%s_screen_val_load = load i32* %s_screen_val_addr, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_mask_val_addr = getelementptr [4 x i32]* %s_mask_val, i64 0, i64 0" [HardwareAccel/Main.c:28]
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%s_mask_val_load = load i32* %s_mask_val_addr, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 13 [1/2] (2.32ns)   --->   "%s_screen_val_load = load i32* %s_screen_val_addr, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 14 [1/2] (2.32ns)   --->   "%s_mask_val_load = load i32* %s_mask_val_addr, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%s_screen_val_addr_1 = getelementptr [4 x i32]* %s_screen_val, i64 0, i64 1" [HardwareAccel/Main.c:28]
ST_2 : Operation 16 [2/2] (2.32ns)   --->   "%s_screen_val_load_1 = load i32* %s_screen_val_addr_1, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%s_mask_val_addr_1 = getelementptr [4 x i32]* %s_mask_val, i64 0, i64 1" [HardwareAccel/Main.c:28]
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%s_mask_val_load_1 = load i32* %s_mask_val_addr_1, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

 <State 3> : 6.91ns
ST_3 : Operation 19 [2/2] (6.91ns)   --->   "%tmp_1 = mul nsw i32 %s_screen_val_load, %s_mask_val_load" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%s_screen_val_load_1 = load i32* %s_screen_val_addr_1, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%s_mask_val_load_1 = load i32* %s_mask_val_addr_1, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%s_screen_val_addr_2 = getelementptr [4 x i32]* %s_screen_val, i64 0, i64 2" [HardwareAccel/Main.c:28]
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%s_screen_val_load_2 = load i32* %s_screen_val_addr_2, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%s_mask_val_addr_2 = getelementptr [4 x i32]* %s_mask_val, i64 0, i64 2" [HardwareAccel/Main.c:28]
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%s_mask_val_load_2 = load i32* %s_mask_val_addr_2, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

 <State 4> : 6.91ns
ST_4 : Operation 26 [1/2] (6.91ns)   --->   "%tmp_1 = mul nsw i32 %s_screen_val_load, %s_mask_val_load" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [2/2] (6.91ns)   --->   "%tmp_1_1 = mul nsw i32 %s_screen_val_load_1, %s_mask_val_load_1" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%s_screen_val_load_2 = load i32* %s_screen_val_addr_2, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%s_mask_val_load_2 = load i32* %s_mask_val_addr_2, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%s_screen_val_addr_3 = getelementptr [4 x i32]* %s_screen_val, i64 0, i64 3" [HardwareAccel/Main.c:28]
ST_4 : Operation 31 [2/2] (2.32ns)   --->   "%s_screen_val_load_3 = load i32* %s_screen_val_addr_3, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%s_mask_val_addr_3 = getelementptr [4 x i32]* %s_mask_val, i64 0, i64 3" [HardwareAccel/Main.c:28]
ST_4 : Operation 33 [2/2] (2.32ns)   --->   "%s_mask_val_load_3 = load i32* %s_mask_val_addr_3, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

 <State 5> : 6.91ns
ST_5 : Operation 34 [1/1] (2.32ns)   --->   "store i32 %tmp_1, i32* %s_screen_val_addr, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 35 [1/2] (6.91ns)   --->   "%tmp_1_1 = mul nsw i32 %s_screen_val_load_1, %s_mask_val_load_1" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [2/2] (6.91ns)   --->   "%tmp_1_2 = mul nsw i32 %s_screen_val_load_2, %s_mask_val_load_2" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/2] (2.32ns)   --->   "%s_screen_val_load_3 = load i32* %s_screen_val_addr_3, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 38 [1/2] (2.32ns)   --->   "%s_mask_val_load_3 = load i32* %s_mask_val_addr_3, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

 <State 6> : 6.91ns
ST_6 : Operation 39 [1/1] (2.32ns)   --->   "store i32 %tmp_1_1, i32* %s_screen_val_addr_1, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 40 [1/2] (6.91ns)   --->   "%tmp_1_2 = mul nsw i32 %s_screen_val_load_2, %s_mask_val_load_2" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [2/2] (6.91ns)   --->   "%tmp_1_3 = mul nsw i32 %s_screen_val_load_3, %s_mask_val_load_3" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.91ns
ST_7 : Operation 42 [1/1] (2.32ns)   --->   "store i32 %tmp_1_2, i32* %s_screen_val_addr_2, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 43 [1/2] (6.91ns)   --->   "%tmp_1_3 = mul nsw i32 %s_screen_val_load_3, %s_mask_val_load_3" [HardwareAccel/Main.c:28]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.32ns
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %s_screen_val), !map !7"
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %s_mask_val), !map !13"
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @HWAccel_str) nounwind"
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HardwareAccel/Main.c:19]
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i32]* %s_screen_val, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i32]* %s_mask_val, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %s_screen_val, [4 x i32]* %s_mask_val, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HardwareAccel/Main.c:20]
ST_8 : Operation 51 [1/1] (2.32ns)   --->   "store i32 %tmp_1_3, i32* %s_screen_val_addr_3, align 4" [HardwareAccel/Main.c:28]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [HardwareAccel/Main.c:30]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('s_screen_val_addr', HardwareAccel/Main.c:28) [10]  (0 ns)
	'load' operation ('s_screen_val_load', HardwareAccel/Main.c:28) on array 's_screen_val' [11]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('s_screen_val_load', HardwareAccel/Main.c:28) on array 's_screen_val' [11]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_1', HardwareAccel/Main.c:28) [14]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_1', HardwareAccel/Main.c:28) [14]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_1_1', HardwareAccel/Main.c:28) [20]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_1_2', HardwareAccel/Main.c:28) [26]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_1_3', HardwareAccel/Main.c:28) [32]  (6.91 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation (HardwareAccel/Main.c:28) of variable 'tmp_1_3', HardwareAccel/Main.c:28 on array 's_screen_val' [33]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
