C:\Microsemi\synplify_L201609M-2_W\bin64\syn_nfilter.exe  -link  -top  PROC_SUBSYSTEM  -multisrs  C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_comp.srs  -osyn  C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_mult.srs  -log  C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synlog\PROC_SUBSYSTEM_multi_srs_gen.srr 
rc:0 success:1 runtime:0
file:C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_comp.srs|io:i|time:1498224760|size:787725|exec:0
file:C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_mult.srs|io:o|time:1498224763|size:58044|exec:0
file:C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S090_Security_Evaluation_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synlog\PROC_SUBSYSTEM_multi_srs_gen.srr|io:o|time:1498224763|size:411|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\bin\syn_nfilter.exe|io:i|time:1479402458|size:3128320|exec:1
file:C:\Microsemi\synplify_L201609M-2_W\bin64\syn_nfilter.exe|io:i|time:1479402724|size:4208128|exec:1
