{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556828290727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556828290727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 14:18:10 2019 " "Processing started: Thu May 02 14:18:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556828290727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828290727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reaction_Timer -c DE10_LITE_Reaction_Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reaction_Timer -c DE10_LITE_Reaction_Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828290727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556828291414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556828291414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_decoder " "Found entity 1: bcd_decoder" {  } { { "bcd_decoder.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/bcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd_counter.v(11) " "Verilog HDL information at bcd_counter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "bcd_counter.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/bcd_counter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556828303368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/bcd_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_state.v 1 1 " "Found 1 design units, including 1 entities, in source file timing_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_state " "Found entity 1: timing_state" {  } { { "timing_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/timing_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_machine_3.v(60) " "Verilog HDL information at simple_machine_3.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "simple_machine_3.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556828303461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_machine_3.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_machine_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_machine_3 " "Found entity 1: simple_machine_3" {  } { { "simple_machine_3.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "default_state.v(23) " "Verilog HDL information at default_state.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "default_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/default_state.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556828303477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default_state.v 1 1 " "Found 1 design units, including 1 entities, in source file default_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 default_state " "Found entity 1: default_state" {  } { { "default_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/default_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waiting_state.v 1 1 " "Found 1 design units, including 1 entities, in source file waiting_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 waiting_state " "Found entity 1: waiting_state" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_display_state.v(25) " "Verilog HDL information at score_display_state.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556828303524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display_state.v 1 1 " "Found 1 design units, including 1 entities, in source file score_display_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display_state " "Found entity 1: score_display_state" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_score_state.v 1 1 " "Found 1 design units, including 1 entities, in source file high_score_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_score_state " "Found entity 1: high_score_state" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "score_display_state.v(20) " "Verilog HDL Instantiation warning at score_display_state.v(20): instance has no name" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "score_display_state.v(21) " "Verilog HDL Instantiation warning at score_display_state.v(21): instance has no name" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "score_display_state.v(22) " "Verilog HDL Instantiation warning at score_display_state.v(22): instance has no name" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "high_score_state.v(32) " "Verilog HDL Instantiation warning at high_score_state.v(32): instance has no name" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "high_score_state.v(33) " "Verilog HDL Instantiation warning at high_score_state.v(33): instance has no name" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "high_score_state.v(34) " "Verilog HDL Instantiation warning at high_score_state.v(34): instance has no name" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556828303586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_reaction_timer.v 1 1 " "Using design file de10_lite_reaction_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Reaction_Timer " "Found entity 1: DE10_LITE_Reaction_Timer" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556828303711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556828303711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Reaction_Timer " "Elaborating entity \"DE10_LITE_Reaction_Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556828303711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_machine_3 simple_machine_3:sm2 " "Elaborating entity \"simple_machine_3\" for hierarchy \"simple_machine_3:sm2\"" {  } { { "de10_lite_reaction_timer.v" "sm2" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "default_state simple_machine_3:sm2\|default_state:a " "Elaborating entity \"default_state\" for hierarchy \"simple_machine_3:sm2\|default_state:a\"" {  } { { "simple_machine_3.v" "a" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 default_state.v(19) " "Verilog HDL assignment warning at default_state.v(19): truncated value with size 32 to match size of target (21)" {  } { { "default_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/default_state.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303743 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|default_state:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 default_state.v(39) " "Verilog HDL assignment warning at default_state.v(39): truncated value with size 32 to match size of target (4)" {  } { { "default_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/default_state.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303743 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|default_state:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waiting_state simple_machine_3:sm2\|waiting_state:b " "Elaborating entity \"waiting_state\" for hierarchy \"simple_machine_3:sm2\|waiting_state:b\"" {  } { { "simple_machine_3.v" "b" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_done waiting_state.v(12) " "Verilog HDL or VHDL warning at waiting_state.v(12): object \"clk_done\" assigned a value but never read" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556828303758 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|waiting_state:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 waiting_state.v(23) " "Verilog HDL assignment warning at waiting_state.v(23): truncated value with size 32 to match size of target (11)" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303758 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|waiting_state:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 waiting_state.v(26) " "Verilog HDL assignment warning at waiting_state.v(26): truncated value with size 11 to match size of target (10)" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303758 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|waiting_state:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 waiting_state.v(50) " "Verilog HDL assignment warning at waiting_state.v(50): truncated value with size 32 to match size of target (11)" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303758 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|waiting_state:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 waiting_state.v(55) " "Verilog HDL assignment warning at waiting_state.v(55): truncated value with size 32 to match size of target (4)" {  } { { "waiting_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303758 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|waiting_state:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider simple_machine_3:sm2\|waiting_state:b\|clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"simple_machine_3:sm2\|waiting_state:b\|clock_divider:clk_div\"" {  } { { "waiting_state.v" "clk_div" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_divider.v(20) " "Verilog HDL assignment warning at clock_divider.v(20): truncated value with size 32 to match size of target (16)" {  } { { "clock_divider.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/clock_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303774 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|timing_state:c|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr simple_machine_3:sm2\|waiting_state:b\|lfsr:l " "Elaborating entity \"lfsr\" for hierarchy \"simple_machine_3:sm2\|waiting_state:b\|lfsr:l\"" {  } { { "waiting_state.v" "l" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/waiting_state.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_state simple_machine_3:sm2\|timing_state:c " "Elaborating entity \"timing_state\" for hierarchy \"simple_machine_3:sm2\|timing_state:c\"" {  } { { "simple_machine_3.v" "c" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing_state.v(54) " "Verilog HDL assignment warning at timing_state.v(54): truncated value with size 32 to match size of target (4)" {  } { { "timing_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/timing_state.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303805 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|timing_state:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter simple_machine_3:sm2\|timing_state:c\|bcd_counter:ca " "Elaborating entity \"bcd_counter\" for hierarchy \"simple_machine_3:sm2\|timing_state:c\|bcd_counter:ca\"" {  } { { "timing_state.v" "ca" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/timing_state.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter.v(26) " "Verilog HDL assignment warning at bcd_counter.v(26): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counter.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/bcd_counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303805 "|DE10_LITE_Reaction_Timer|bcd_counter:ca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decoder simple_machine_3:sm2\|timing_state:c\|bcd_decoder:da " "Elaborating entity \"bcd_decoder\" for hierarchy \"simple_machine_3:sm2\|timing_state:c\|bcd_decoder:da\"" {  } { { "timing_state.v" "da" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/timing_state.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display_state simple_machine_3:sm2\|score_display_state:d " "Elaborating entity \"score_display_state\" for hierarchy \"simple_machine_3:sm2\|score_display_state:d\"" {  } { { "simple_machine_3.v" "d" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 score_display_state.v(39) " "Verilog HDL assignment warning at score_display_state.v(39): truncated value with size 32 to match size of target (16)" {  } { { "score_display_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/score_display_state.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303836 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|score_display_state:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score_state simple_machine_3:sm2\|high_score_state:e " "Elaborating entity \"high_score_state\" for hierarchy \"simple_machine_3:sm2\|high_score_state:e\"" {  } { { "simple_machine_3.v" "e" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/simple_machine_3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828303852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_done high_score_state.v(46) " "Verilog HDL or VHDL warning at high_score_state.v(46): object \"clk_done\" assigned a value but never read" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556828303852 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|high_score_state:e"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 high_score_state.v(76) " "Verilog HDL assignment warning at high_score_state.v(76): truncated value with size 32 to match size of target (16)" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303852 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|high_score_state:e"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 high_score_state.v(81) " "Verilog HDL assignment warning at high_score_state.v(81): truncated value with size 32 to match size of target (4)" {  } { { "high_score_state.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/high_score_state.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556828303852 "|DE10_LITE_Reaction_Timer|simple_machine_3:sm2|high_score_state:e"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556828304446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556828304539 "|DE10_LITE_Reaction_Timer|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556828304539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556828304633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/DE10_LITE_Reaction_Timer.map.smsg " "Generated suppressed messages file Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/DE10_LITE_Reaction_Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828305118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556828305321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556828305321 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_reaction_timer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project2/de10_lite_reaction_timer.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556828305430 "|DE10_LITE_Reaction_Timer|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556828305430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556828305430 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556828305430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556828305430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556828305430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556828305461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 14:18:25 2019 " "Processing ended: Thu May 02 14:18:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556828305461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556828305461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556828305461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556828305461 ""}
