#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26ba330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26ba4c0 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x26a7440 .functor NOT 1, L_0x26ec950, C4<0>, C4<0>, C4<0>;
L_0x26a79e0 .functor XOR 2, L_0x26ec550, L_0x26ec610, C4<00>, C4<00>;
L_0x26a8300 .functor XOR 2, L_0x26a79e0, L_0x26ec7f0, C4<00>, C4<00>;
v0x26eb390_0 .net *"_ivl_10", 1 0, L_0x26ec7f0;  1 drivers
v0x26eb490_0 .net *"_ivl_12", 1 0, L_0x26a8300;  1 drivers
v0x26eb570_0 .net *"_ivl_2", 1 0, L_0x26ec430;  1 drivers
v0x26eb630_0 .net *"_ivl_4", 1 0, L_0x26ec550;  1 drivers
v0x26eb710_0 .net *"_ivl_6", 1 0, L_0x26ec610;  1 drivers
v0x26eb840_0 .net *"_ivl_8", 1 0, L_0x26a79e0;  1 drivers
v0x26eb920_0 .net "a", 0 0, v0x26a8d50_0;  1 drivers
v0x26eb9c0_0 .var "clk", 0 0;
v0x26eba60_0 .net "clock", 0 0, v0x26ea480_0;  1 drivers
v0x26ebb90_0 .net "p_dut", 0 0, v0x26eae40_0;  1 drivers
v0x26ebc30_0 .net "p_ref", 0 0, v0x26a8520_0;  1 drivers
v0x26ebd00_0 .net "q_dut", 0 0, v0x26eaee0_0;  1 drivers
v0x26ebdd0_0 .net "q_ref", 0 0, v0x26a8860_0;  1 drivers
v0x26ebea0_0 .var/2u "stats1", 223 0;
v0x26ebf40_0 .var/2u "strobe", 0 0;
v0x26ebfe0_0 .net "tb_match", 0 0, L_0x26ec950;  1 drivers
v0x26ec080_0 .net "tb_mismatch", 0 0, L_0x26a7440;  1 drivers
v0x26ec230_0 .net "wavedrom_enable", 0 0, v0x26ea550_0;  1 drivers
v0x26ec300_0 .net "wavedrom_title", 511 0, v0x26ea5f0_0;  1 drivers
L_0x26ec430 .concat [ 1 1 0 0], v0x26a8860_0, v0x26a8520_0;
L_0x26ec550 .concat [ 1 1 0 0], v0x26a8860_0, v0x26a8520_0;
L_0x26ec610 .concat [ 1 1 0 0], v0x26eaee0_0, v0x26eae40_0;
L_0x26ec7f0 .concat [ 1 1 0 0], v0x26a8860_0, v0x26a8520_0;
L_0x26ec950 .cmp/eeq 2, L_0x26ec430, L_0x26a8300;
S_0x26bf440 .scope module, "good1" "reference_module" 3 109, 3 4 0, S_0x26ba4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v0x26a7af0_0 .net "a", 0 0, v0x26a8d50_0;  alias, 1 drivers
v0x26a8450_0 .net "clock", 0 0, v0x26ea480_0;  alias, 1 drivers
v0x26a8520_0 .var "p", 0 0;
v0x26a8860_0 .var "q", 0 0;
E_0x26b91f0 .event anyedge, v0x26a8450_0, v0x26a7af0_0;
E_0x26b9740 .event negedge, v0x26a8450_0;
S_0x26e9d60 .scope module, "stim1" "stimulus_gen" 3 104, 3 20 0, S_0x26ba4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x26a8d50_0 .var "a", 0 0;
v0x26a8e20_0 .net "clk", 0 0, v0x26eb9c0_0;  1 drivers
v0x26ea480_0 .var "clock", 0 0;
v0x26ea550_0 .var "wavedrom_enable", 0 0;
v0x26ea5f0_0 .var "wavedrom_title", 511 0;
E_0x26b9a10/0 .event negedge, v0x26a8e20_0;
E_0x26b9a10/1 .event posedge, v0x26a8e20_0;
E_0x26b9a10 .event/or E_0x26b9a10/0, E_0x26b9a10/1;
E_0x26a09f0 .event posedge, v0x26a8e20_0;
E_0x26cb740 .event negedge, v0x26a8e20_0;
S_0x26ea020 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x26e9d60;
 .timescale -12 -12;
v0x26a8930_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26ea280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x26e9d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26ea7a0 .scope module, "top_module1" "top_module" 3 115, 4 1 0, S_0x26ba4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
P_0x26a7020 .param/l "S0" 1 4 9, C4<00>;
P_0x26a7060 .param/l "S1" 1 4 9, C4<01>;
P_0x26a70a0 .param/l "S2" 1 4 9, C4<10>;
P_0x26a70e0 .param/l "S3" 1 4 9, C4<11>;
v0x26eac20_0 .net "a", 0 0, v0x26a8d50_0;  alias, 1 drivers
v0x26ead30_0 .net "clock", 0 0, v0x26ea480_0;  alias, 1 drivers
v0x26eae40_0 .var "p", 0 0;
v0x26eaee0_0 .var "q", 0 0;
v0x26eaf80_0 .var "state", 1 0;
E_0x26cba60 .event posedge, v0x26a8450_0;
S_0x26eb130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 123, 3 123 0, S_0x26ba4c0;
 .timescale -12 -12;
E_0x26eb310 .event anyedge, v0x26ebf40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26ebf40_0;
    %nor/r;
    %assign/vec4 v0x26ebf40_0, 0;
    %wait E_0x26eb310;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26e9d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea480_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26e9d60;
T_4 ;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26a09f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v0x26ea480_0;
    %inv;
    %store/vec4 v0x26ea480_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26e9d60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8d50_0, 0;
    %wait E_0x26b9740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8d50_0, 0;
    %wait E_0x26cb740;
    %wait E_0x26a09f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8d50_0, 0;
    %pushi/vec4 14, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9a10;
    %load/vec4 v0x26a8d50_0;
    %inv;
    %assign/vec4 v0x26a8d50_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9a10;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9a10;
    %load/vec4 v0x26a8d50_0;
    %inv;
    %assign/vec4 v0x26a8d50_0, 0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26ea280;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9a10;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x26a8d50_0, 0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26bf440;
T_6 ;
    %wait E_0x26b9740;
    %load/vec4 v0x26a7af0_0;
    %assign/vec4 v0x26a8860_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26bf440;
T_7 ;
    %wait E_0x26b91f0;
    %load/vec4 v0x26a8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x26a7af0_0;
    %store/vec4 v0x26a8520_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x26ea7a0;
T_8 ;
    %wait E_0x26cba60;
    %load/vec4 v0x26eaf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x26eac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x26eac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
T_8.8 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26eaf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26eaee0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26ba4c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ebf40_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x26ba4c0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x26eb9c0_0;
    %inv;
    %store/vec4 v0x26eb9c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x26ba4c0;
T_11 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26a8e20_0, v0x26ec080_0, v0x26eba60_0, v0x26eb920_0, v0x26ebc30_0, v0x26ebb90_0, v0x26ebdd0_0, v0x26ebd00_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x26ba4c0;
T_12 ;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has no mismatches.", "p" {0 0 0};
T_12.1 ;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_12.3 ;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 137 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 138 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 139 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x26ba4c0;
T_13 ;
    %wait E_0x26b9a10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ebea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
    %load/vec4 v0x26ebfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ebea0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x26ebc30_0;
    %load/vec4 v0x26ebc30_0;
    %load/vec4 v0x26ebb90_0;
    %xor;
    %load/vec4 v0x26ebc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 154 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x26ebdd0_0;
    %load/vec4 v0x26ebdd0_0;
    %load/vec4 v0x26ebd00_0;
    %xor;
    %load/vec4 v0x26ebdd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x26ebea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ebea0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit8/circuit8_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit8/iter0/response36/top_module.sv";
