<h2 align="left">Hi ðŸ‘‹! My name is Siddesh<br>A Digital Design & Verification Enthusiast! ðŸ¤–</h2>

###

<img align="right" height="150" src="https://media4.giphy.com/media/v1.Y2lkPTc5MGI3NjExb205ejNmNmI5YjdnZTEzMjJ5MXRnbjZodzIzbTc1Mjdzb2R1Y25uNyZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/obsv0xwR8aWgE/giphy.gif"  />

###

<div align="left">
  <img src="https://www.svgrepo.com/show/374115/systemverilog.svg" height="30" alt="c logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" height="30" alt="c logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vim/vim-original.svg" height="30" alt="vim logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" height="30" alt="linux logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" height="30" alt="python logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/ruby/ruby-original.svg" height="30" alt="ruby logo"  />
</div>

###

<div align="left">
  <a href="mailto:siddesh1patil@gmail.com" target="_blank">
    <img src="https://img.shields.io/static/v1?message=Gmail&logo=gmail&label=&color=D14836&logoColor=white&labelColor=&style=for-the-badge" height="35" alt="gmail logo"  />
  </a>
  <a href="https://www.linkedin.com/in/siddesh-patil-497b50206/" target="_blank">
    <img src="https://img.shields.io/static/v1?message=LinkedIn&logo=linkedin&label=&color=0077B5&logoColor=white&labelColor=&style=for-the-badge" height="35" alt="linkedin logo"  />
  </a>
</div>

###

<br clear="both">

<picture>
  <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" />
  <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" />
  <img src="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" alt="GitHub Activity Snake" />
</picture>

###

<h6 align="left">Hello World!!<br><br>I'm Siddesh, passionate about Computer Architecture, Memory Hierarchy, RTL Design, and Verification methodologies, with extensive hands-on experience.<br><br>â†  Developed design verification test plans and generated 100+ test cases for RV32IMFDAC on SHAKTI SoC at Vyoma Systems, IIT Madras. <br>â†  Also worked on RISC-V Vector Processors at IITM, exploring, debugging, and documenting open-source test generators to generate reconfigurable assembly tests.<br>â†  Worked on accelerator : ALRESCHA at CASL, UMD in Verillog HDL, optimizing sparse matrix computations for a 20% throughput improvement.<br>â†  Implemented concepts of Cache Coherency, DDR Memory Scheduler, and Clock Domain Crossing (CDC) synchronization in Asynchronous FIFO using SystemVerilog HDL. <br>â†  Executed verification strategies, including functional coverage, code coverage, case-analysis and UVM framework-based verification.<br><br>And diving deeper ...</h6>

###
