# APB SLAVE Verification Environment

Verification of APB SLAVE Model Using in SystemVerilog and UVM. 
* [System Verification Environment](google.com)
* [Universal Verification Methodology (UVM)](google.com)
\
\
![APB SLAVE](apb_slave.png)


## Wave Signals
![WAVE](wavepng.png)
#
