<!DOCTYPE html
  SYSTEM "about:legacy-compat">
<html lang="en"><head><meta charset="UTF-8"><meta name="DC.rights.owner" content="(C) Copyright 2024"><meta name="copyright" content="(C) Copyright 2024"><meta name="generator" content="DITA-OT"><meta name="DC.type" content="concept"><meta name="DC.format" content="HTML5"><meta name="DC.identifier" content="msi_request_detection_criteria"><title>MSI Request Detection Criteria:</title><link rel="stylesheet" type="text/css" href="commonltr.css"></head><body id="msi_request_detection_criteria"><main role="main"><article role="article" aria-labelledby="ariaid-title1">
    <h1 class="title topictitle1" id="ariaid-title1">MSI Request Detection Criteria:</h1>
    <div class="body conbody">
        <ul class="ul" id="msi_request_detection_criteria__ul_drk_1rm_s1c">
            <li class="li">Header attributes bits are zero. No snoop (NS) and relaxed ordering (RO) must be
                zero.</li>
            <li class="li">Length field is 0x01 to indicate a payload of one DWORD.</li>
            <li class="li">First byte enable (FBE) is 4’bxx11 (enabling the first two bytes of the
                payload.)</li>
            <li class="li">Last byte enable (LBE) is 4’b0000.</li>
            <li class="li">TLP address corresponds to system’s chosen MSI address as programmed in the “MSI
                Controller Address Register” <code class="ph codeph">(MSI_CTRL_ADDR_REG and
                    MSI_CTRL_UPPER_ADDR_REG)</code>. This register is not the “MSI Lower 32 Bits
                Address Register” which is part of the PCI Express MSI capability register
                structure. </li>
        </ul>
    </div>
</article></main></body></html>