<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clockdivider_6732.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_principal_clock.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="modulo_principal_clock.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modulo_principal_clock.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="modulo_principal_clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="modulo_principal_clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modulo_principal_clock.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="modulo_principal_clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal_clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="modulo_principal_clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="modulo_principal_clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="modulo_principal_clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="modulo_principal_clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="modulo_principal_clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="modulo_principal_clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_principal_clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="modulo_principal_clock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="modulo_principal_clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="modulo_principal_clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="modulo_principal_clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="modulo_principal_clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="modulo_principal_clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_principal_clock.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="modulo_principal_clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="modulo_principal_clock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_principal_clock_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal_clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_principal_clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_principal_clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal_clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="modulo_principal_clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="modulo_principal_clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="modulo_principal_clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_principal_clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="modulo_principal_clock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="modulo_principal_clock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="996249444910123953" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4709892607106192527" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3920091557543774515" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676941245" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8924356828444366661" xil_pn:start_ts="1676941245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677086897" xil_pn:in_ck="6211224500855432248" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6399531447578823264" xil_pn:start_ts="1677086888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="modulo_principal_clock.lso"/>
      <outfile xil_pn:name="modulo_principal_clock.ngc"/>
      <outfile xil_pn:name="modulo_principal_clock.ngr"/>
      <outfile xil_pn:name="modulo_principal_clock.prj"/>
      <outfile xil_pn:name="modulo_principal_clock.stx"/>
      <outfile xil_pn:name="modulo_principal_clock.syr"/>
      <outfile xil_pn:name="modulo_principal_clock.xst"/>
      <outfile xil_pn:name="modulo_principal_clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676943331" xil_pn:in_ck="4367021857311" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1518147604543717538" xil_pn:start_ts="1676943331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677086903" xil_pn:in_ck="7063771827140951617" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6971701968599819986" xil_pn:start_ts="1677086897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="modulo_principal_clock.bld"/>
      <outfile xil_pn:name="modulo_principal_clock.ngd"/>
      <outfile xil_pn:name="modulo_principal_clock_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1677086912" xil_pn:in_ck="7063771827140951618" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1677086903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="modulo_principal_clock.pcf"/>
      <outfile xil_pn:name="modulo_principal_clock_map.map"/>
      <outfile xil_pn:name="modulo_principal_clock_map.mrp"/>
      <outfile xil_pn:name="modulo_principal_clock_map.ncd"/>
      <outfile xil_pn:name="modulo_principal_clock_map.ngm"/>
      <outfile xil_pn:name="modulo_principal_clock_map.xrpt"/>
      <outfile xil_pn:name="modulo_principal_clock_summary.xml"/>
      <outfile xil_pn:name="modulo_principal_clock_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1677086925" xil_pn:in_ck="3036775782278241883" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1677086912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="modulo_principal_clock.ncd"/>
      <outfile xil_pn:name="modulo_principal_clock.pad"/>
      <outfile xil_pn:name="modulo_principal_clock.par"/>
      <outfile xil_pn:name="modulo_principal_clock.ptwx"/>
      <outfile xil_pn:name="modulo_principal_clock.unroutes"/>
      <outfile xil_pn:name="modulo_principal_clock.xpi"/>
      <outfile xil_pn:name="modulo_principal_clock_pad.csv"/>
      <outfile xil_pn:name="modulo_principal_clock_pad.txt"/>
      <outfile xil_pn:name="modulo_principal_clock_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676943378" xil_pn:in_ck="4169802077771813599" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1676943373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1677086925" xil_pn:in_ck="7063771827140951486" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1677086919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="modulo_principal_clock.twr"/>
      <outfile xil_pn:name="modulo_principal_clock.twx"/>
    </transform>
  </transforms>

</generated_project>
