

================================================================
== Vitis HLS Report for 'decision_function_48'
================================================================
* Date:           Thu Jan 23 13:40:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.401 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_30_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_30_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %x_51_val_read, i32 17" [firmware/BDT.h:86]   --->   Operation 19 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_1273 = icmp_slt  i18 %x_51_val_read, i18 262011" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1273' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_1274 = icmp_slt  i18 %x_25_val_read, i18 364" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1274' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1275 = icmp_slt  i18 %x_22_val_read, i18 72" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1275' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1276 = icmp_slt  i18 %x_30_val_read, i18 2992" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1276' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1277 = icmp_slt  i18 %x_52_val_read, i18 124417" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1277' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1278 = icmp_slt  i18 %x_39_val_read, i18 2532" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1278' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1279 = icmp_slt  i18 %x_3_val_read, i18 102307" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1279' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1280 = icmp_slt  i18 %x_22_val_read, i18 93" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1280' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1281 = icmp_slt  i18 %x_10_val_read, i18 719" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1281' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1282 = icmp_slt  i18 %x_1_val_read, i18 232893" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1282' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1283 = icmp_slt  i18 %x_6_val_read, i18 38357" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1283' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1284 = icmp_slt  i18 %x_22_val_read, i18 134" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1284' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1285 = icmp_slt  i18 %x_49_val_read, i18 21023" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1285' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1286 = icmp_slt  i18 %x_43_val_read, i18 111" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1286' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1287 = icmp_slt  i18 %x_10_val_read, i18 717" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1287' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1288 = icmp_slt  i18 %x_22_val_read, i18 89" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1288' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1289 = icmp_slt  i18 %x_1_val_read, i18 117338" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1289' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1290 = icmp_slt  i18 %x_17_val_read, i18 17" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1290' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1291 = icmp_slt  i18 %x_52_val_read, i18 89601" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1291' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1292 = icmp_slt  i18 %x_52_val_read, i18 103937" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1292' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1293 = icmp_slt  i18 %x_40_val_read, i18 862" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1293' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1294 = icmp_slt  i18 %x_34_val_read, i18 499" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1294' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1295 = icmp_slt  i18 %x_52_val_read, i18 46593" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1295' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1296 = icmp_slt  i18 %x_1_val_read, i18 43850" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1296' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1297 = icmp_slt  i18 %x_18_val_read, i18 5038" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1297' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %tmp_19, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_609 = xor i1 %icmp_ln86_1273, i1 1" [firmware/BDT.h:104]   --->   Operation 46 'xor' 'xor_ln104_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %tmp_19, i1 %xor_ln104_609" [firmware/BDT.h:104]   --->   Operation 47 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1274, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_246)   --->   "%xor_ln104_610 = xor i1 %icmp_ln86_1274, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_246 = and i1 %xor_ln104_610, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln102_1226 = and i1 %icmp_ln86_1275, i1 %icmp_ln86_1273" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_1226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_611 = xor i1 %icmp_ln86_1275, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_1227 = and i1 %icmp_ln86_1276, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_247)   --->   "%xor_ln104_612 = xor i1 %icmp_ln86_1276, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_247 = and i1 %and_ln104, i1 %xor_ln104_612" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_1228 = and i1 %icmp_ln86_1277, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_248)   --->   "%xor_ln104_613 = xor i1 %icmp_ln86_1277, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_248 = and i1 %and_ln102, i1 %xor_ln104_613" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_1229 = and i1 %icmp_ln86_1278, i1 %and_ln104_246" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_249)   --->   "%xor_ln104_614 = xor i1 %icmp_ln86_1278, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_249 = and i1 %and_ln104_246, i1 %xor_ln104_614" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%and_ln102_1230 = and i1 %icmp_ln86_1279, i1 %and_ln102_1226" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1249 = and i1 %icmp_ln86_1280, i1 %xor_ln104_611" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1231 = and i1 %and_ln102_1249, i1 %icmp_ln86_1273" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1232 = and i1 %icmp_ln86_1281, i1 %and_ln102_1227" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%xor_ln104_615 = xor i1 %icmp_ln86_1281, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_1233 = and i1 %icmp_ln86_1282, i1 %and_ln104_247" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1243)   --->   "%xor_ln104_616 = xor i1 %icmp_ln86_1282, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_1234 = and i1 %icmp_ln86_1283, i1 %and_ln102_1228" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%xor_ln104_617 = xor i1 %icmp_ln86_1283, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1237 = and i1 %icmp_ln86_1286, i1 %and_ln104_249" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1155)   --->   "%xor_ln104_620 = xor i1 %icmp_ln86_1286, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1155)   --->   "%and_ln104_250 = and i1 %and_ln104_249, i1 %xor_ln104_620" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1237)   --->   "%and_ln102_1238 = and i1 %icmp_ln86_1287, i1 %and_ln102_1232" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%and_ln102_1250 = and i1 %icmp_ln86_1288, i1 %xor_ln104_615" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%and_ln102_1239 = and i1 %and_ln102_1250, i1 %and_ln102_1227" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1241)   --->   "%and_ln102_1240 = and i1 %icmp_ln86_1289, i1 %and_ln102_1233" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1243)   --->   "%and_ln102_1251 = and i1 %icmp_ln86_1290, i1 %xor_ln104_616" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1243)   --->   "%and_ln102_1241 = and i1 %and_ln102_1251, i1 %and_ln104_247" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1245)   --->   "%and_ln102_1242 = and i1 %icmp_ln86_1291, i1 %and_ln102_1234" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%and_ln102_1252 = and i1 %icmp_ln86_1292, i1 %xor_ln104_617" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%and_ln102_1243 = and i1 %and_ln102_1252, i1 %and_ln102_1228" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%xor_ln117 = xor i1 %and_ln102_1230, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1226, i1 %and_ln102_1231" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%select_ln117 = select i1 %and_ln102_1226, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%select_ln117_1233 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%zext_ln117_141 = zext i2 %select_ln117_1233" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_1155 = or i1 %icmp_ln86_1273, i1 %and_ln104_250" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1235)   --->   "%select_ln117_1234 = select i1 %icmp_ln86_1273, i3 %zext_ln117_141, i3 4" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1237)   --->   "%or_ln117_1156 = or i1 %or_ln117_1155, i1 %and_ln102_1238" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1235 = select i1 %or_ln117_1155, i3 %select_ln117_1234, i3 5" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1235' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln117_1157 = or i1 %or_ln117_1155, i1 %and_ln102_1232" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1237)   --->   "%select_ln117_1236 = select i1 %or_ln117_1156, i3 %select_ln117_1235, i3 6" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%or_ln117_1158 = or i1 %or_ln117_1157, i1 %and_ln102_1239" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1237 = select i1 %or_ln117_1157, i3 %select_ln117_1236, i3 7" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1237' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%zext_ln117_142 = zext i3 %select_ln117_1237" [firmware/BDT.h:117]   --->   Operation 97 'zext' 'zext_ln117_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_1159 = or i1 %or_ln117_1155, i1 %and_ln102_1227" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1239)   --->   "%select_ln117_1238 = select i1 %or_ln117_1158, i4 %zext_ln117_142, i4 8" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1241)   --->   "%or_ln117_1160 = or i1 %or_ln117_1159, i1 %and_ln102_1240" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1239 = select i1 %or_ln117_1159, i4 %select_ln117_1238, i4 9" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1239' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln117_1161 = or i1 %or_ln117_1159, i1 %and_ln102_1233" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1241)   --->   "%select_ln117_1240 = select i1 %or_ln117_1160, i4 %select_ln117_1239, i4 10" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1243)   --->   "%or_ln117_1162 = or i1 %or_ln117_1161, i1 %and_ln102_1241" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1241 = select i1 %or_ln117_1161, i4 %select_ln117_1240, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1241' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.12ns)   --->   "%or_ln117_1163 = or i1 %or_ln117_1155, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1243)   --->   "%select_ln117_1242 = select i1 %or_ln117_1162, i4 %select_ln117_1241, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1245)   --->   "%or_ln117_1164 = or i1 %or_ln117_1163, i1 %and_ln102_1242" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1243 = select i1 %or_ln117_1163, i4 %select_ln117_1242, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1243' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln117_1165 = or i1 %or_ln117_1163, i1 %and_ln102_1234" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1245)   --->   "%select_ln117_1244 = select i1 %or_ln117_1164, i4 %select_ln117_1243, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%or_ln117_1166 = or i1 %or_ln117_1165, i1 %and_ln102_1243" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1245 = select i1 %or_ln117_1165, i4 %select_ln117_1244, i4 15" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1245' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%zext_ln117_143 = zext i4 %select_ln117_1245" [firmware/BDT.h:117]   --->   Operation 114 'zext' 'zext_ln117_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln117_1167 = or i1 %or_ln117_1163, i1 %and_ln102_1228" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1247)   --->   "%select_ln117_1246 = select i1 %or_ln117_1166, i5 %zext_ln117_143, i5 16" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1247 = select i1 %or_ln117_1167, i5 %select_ln117_1246, i5 17" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1247' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_1171 = or i1 %or_ln117_1163, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 119 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1235 = and i1 %icmp_ln86_1284, i1 %and_ln104_248" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1235' <Predicate = (or_ln117_1171)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1251)   --->   "%xor_ln104_618 = xor i1 %icmp_ln86_1284, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_618' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_1236 = and i1 %icmp_ln86_1285, i1 %and_ln102_1229" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1255)   --->   "%xor_ln104_619 = xor i1 %icmp_ln86_1285, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1249)   --->   "%and_ln102_1244 = and i1 %icmp_ln86_1293, i1 %and_ln102_1235" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1244' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1251)   --->   "%and_ln102_1253 = and i1 %icmp_ln86_1294, i1 %xor_ln104_618" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1253' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1251)   --->   "%and_ln102_1245 = and i1 %and_ln102_1253, i1 %and_ln104_248" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1245' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1253)   --->   "%and_ln102_1246 = and i1 %icmp_ln86_1295, i1 %and_ln102_1236" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1255)   --->   "%and_ln102_1254 = and i1 %icmp_ln86_1296, i1 %xor_ln104_619" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1255)   --->   "%and_ln102_1247 = and i1 %and_ln102_1254, i1 %and_ln102_1229" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%and_ln102_1248 = and i1 %icmp_ln86_1297, i1 %and_ln102_1237" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1249)   --->   "%or_ln117_1168 = or i1 %or_ln117_1167, i1 %and_ln102_1244" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1168' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.12ns)   --->   "%or_ln117_1169 = or i1 %or_ln117_1167, i1 %and_ln102_1235" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1169' <Predicate = (or_ln117_1171)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1249)   --->   "%select_ln117_1248 = select i1 %or_ln117_1168, i5 %select_ln117_1247, i5 18" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1248' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1251)   --->   "%or_ln117_1170 = or i1 %or_ln117_1169, i1 %and_ln102_1245" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1170' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1249 = select i1 %or_ln117_1169, i5 %select_ln117_1248, i5 19" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1249' <Predicate = (or_ln117_1171)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1251)   --->   "%select_ln117_1250 = select i1 %or_ln117_1170, i5 %select_ln117_1249, i5 20" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1250' <Predicate = (or_ln117_1171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1253)   --->   "%or_ln117_1172 = or i1 %or_ln117_1171, i1 %and_ln102_1246" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1251 = select i1 %or_ln117_1171, i5 %select_ln117_1250, i5 21" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1251' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln117_1173 = or i1 %or_ln117_1171, i1 %and_ln102_1236" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1253)   --->   "%select_ln117_1252 = select i1 %or_ln117_1172, i5 %select_ln117_1251, i5 22" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1255)   --->   "%or_ln117_1174 = or i1 %or_ln117_1173, i1 %and_ln102_1247" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1253 = select i1 %or_ln117_1173, i5 %select_ln117_1252, i5 23" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1253' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln117_1175 = or i1 %or_ln117_1171, i1 %and_ln102_1229" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1255)   --->   "%select_ln117_1254 = select i1 %or_ln117_1174, i5 %select_ln117_1253, i5 24" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1176 = or i1 %or_ln117_1175, i1 %and_ln102_1248" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1255 = select i1 %or_ln117_1175, i5 %select_ln117_1254, i5 25" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1255' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1177 = or i1 %or_ln117_1175, i1 %and_ln102_1237" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%select_ln117_1256 = select i1 %or_ln117_1176, i5 %select_ln117_1255, i5 26" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.27i12.i12.i5, i5 0, i12 1777, i5 1, i12 339, i5 2, i12 3795, i5 3, i12 469, i5 4, i12 1125, i5 5, i12 4093, i5 6, i12 1705, i5 7, i12 3913, i5 8, i12 3472, i5 9, i12 3372, i5 10, i12 75, i5 11, i12 3722, i5 12, i12 2365, i5 13, i12 4084, i5 14, i12 76, i5 15, i12 3962, i5 16, i12 4079, i5 17, i12 687, i5 18, i12 304, i5 19, i12 3984, i5 20, i12 242, i5 21, i12 85, i5 22, i12 4035, i5 23, i12 3501, i5 24, i12 195, i5 25, i12 3058, i5 26, i12 3826, i12 0, i5 %select_ln117_1256" [firmware/BDT.h:118]   --->   Operation 149 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1177, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 150 'select' 'agg_result_0' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 151 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.401ns
The critical path consists of the following:
	wire read operation ('x_25_val_read', firmware/BDT.h:86) on port 'x_25_val' (firmware/BDT.h:86) [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1274', firmware/BDT.h:86) [36]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104_610', firmware/BDT.h:104) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_246', firmware/BDT.h:104) [65]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_249', firmware/BDT.h:104) [76]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_250', firmware/BDT.h:104) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1155', firmware/BDT.h:117) [115]  (0.122 ns)
	'select' operation 3 bit ('select_ln117_1235', firmware/BDT.h:117) [118]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1236', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1237', firmware/BDT.h:117) [122]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1238', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1239', firmware/BDT.h:117) [127]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1240', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1241', firmware/BDT.h:117) [131]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1242', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1243', firmware/BDT.h:117) [135]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1244', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1245', firmware/BDT.h:117) [139]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_1246', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1247', firmware/BDT.h:117) [144]  (0.278 ns)

 <State 2>: 2.140ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1235', firmware/BDT.h:102) [86]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1169', firmware/BDT.h:117) [145]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1249', firmware/BDT.h:117) [148]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1250', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1251', firmware/BDT.h:117) [152]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1252', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1253', firmware/BDT.h:117) [156]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1254', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1255', firmware/BDT.h:117) [160]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1256', firmware/BDT.h:117) [162]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [163]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [164]  (0.784 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
