# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Dickson_CR2.srcs/sources_1/new/lfsr16.sv" \
"../../../../Dickson_CR2.srcs/sources_1/new/reaction_timer_top.sv" \
"../../../../Dickson_CR2.srcs/sources_1/new/sseg_mux4.sv" \
"../../../../Dickson_CR2.srcs/sources_1/new/tick_gen.sv" \
"../../../../Dickson_CR2.srcs/sources_1/new/reaction_timer_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
