// Seed: 1594022458
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = 1'h0;
  assign id_1 = 1'b0 ^ id_1;
  parameter id_3 = -1;
  assign id_1 = id_3;
  wire id_4;
  assign module_1._id_6 = 0;
  wire [1 : 1] id_5;
  bit id_6;
  wire id_7;
  assign id_1 = id_7;
  always_comb begin : LABEL_0
    id_6 <= {1{id_1}};
  end
  localparam id_8 = 1'b0;
  parameter id_9 = id_8, id_10 = id_2;
endmodule
module module_1 #(
    parameter id_13 = 32'd16,
    parameter id_2  = 32'd60,
    parameter id_5  = 32'd39,
    parameter id_6  = 32'd70,
    parameter id_7  = 32'd67
) (
    output wor id_0,
    output wor id_1,
    input tri0 _id_2,
    input supply0 id_3
    , id_10,
    output wor id_4,
    input supply0 _id_5,
    input tri1 _id_6,
    input supply0 _id_7,
    input uwire id_8
);
  wire id_11;
  ;
  supply0 id_12 = 1'b0;
  assign id_4 = id_11;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic [id_2  %  -1 : 1 'b0] _id_13;
  ;
  wire [id_5 : "" ||  id_6] id_14[id_7 : id_13];
endmodule : SymbolIdentifier
