// Seed: 2886112620
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input tri1 id_6,
    output wire id_7,
    input wand id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    output supply0 id_15
);
  assign id_5  = 1'b0;
  assign id_15 = -1;
endmodule
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri0 id_6
    , id_25,
    output uwire id_7,
    input wand module_1,
    output tri0 id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri id_12,
    output wor id_13
    , id_26,
    input tri1 id_14,
    output tri id_15,
    input supply1 id_16,
    input wand id_17,
    output wire id_18,
    input wire id_19,
    input tri0 id_20,
    input wire id_21,
    input wire id_22,
    input tri1 id_23
);
  wire id_27;
  assign id_11 = id_8 > id_25;
  module_0 modCall_1 (
      id_22,
      id_5,
      id_4,
      id_21,
      id_1,
      id_18,
      id_20,
      id_7,
      id_17,
      id_9,
      id_1,
      id_14,
      id_19,
      id_16,
      id_22,
      id_6
  );
  assign modCall_1.id_9 = 0;
  wire id_28[1 : -1  -  1];
endmodule
