// Seed: 3492290576
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_6,
    input supply0 id_4
);
  supply1 id_7;
  assign id_6 = 1 < 1'd0 ? 1 == (id_7) : 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3
);
  always @(posedge 1 ==? {id_2, id_1}) begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
