 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Wed May  8 21:01:55 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1848/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1852/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1854/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1856/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1860/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1861/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1862/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1864/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1865/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1868/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1869/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1870/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1871/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1873/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1874/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1875/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1876/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1880/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1883/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U178/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1884/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1847/Y (NAND2X0_RVT)           2.05     121.90 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     121.91 f
  data arrival time                                                121.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -121.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1850/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1855/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1858/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1859/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1863/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1867/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1877/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1878/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U174/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1881/Y (NAND2X0_RVT)           2.04     121.89 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/D (DFFX1_RVT)
                                                          0.01     121.90 f
  data arrival time                                                121.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1920/Y (OA21X1_RVT)                                   33.34     119.64 r
  U1921/Y (AO21X1_RVT)                                    0.55     120.19 r
  U1922/Y (MUX21X1_RVT)                                   0.95     121.15 f
  fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     121.26 f
  data arrival time                                                121.26

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1920/Y (OA21X1_RVT)                                   33.34     119.64 r
  U1921/Y (AO21X1_RVT)                                    0.55     120.19 r
  U2746/Y (OA222X1_RVT)                                   0.91     121.10 r
  fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/D (DFFX1_RVT)
                                                          0.11     121.21 r
  data arrival time                                                121.21

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1881/Y (NAND2X0_RVT)                                  33.31     119.61 f
  U1882/Y (NAND2X0_RVT)                                   0.49     120.11 r
  U1883/Y (MUX21X1_RVT)                                   0.34     120.45 f
  fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     120.56 f
  data arrival time                                                120.56

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.56
  --------------------------------------------------------------------------
  slack (MET)                                                        2.38


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1559/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1877/Y (NAND2X0_RVT)                                  33.16     119.46 f
  U1878/Y (NAND2X0_RVT)                                   0.49     119.96 r
  U1879/Y (MUX21X1_RVT)                                   0.34     120.30 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     120.41 f
  data arrival time                                                120.41

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.53


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1881/Y (NAND2X0_RVT)                                  33.31     119.61 f
  U2752/Y (NAND2X0_RVT)                                   0.48     120.10 r
  U2754/Y (AO22X1_RVT)                                    0.19     120.29 r
  fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     120.40 r
  data arrival time                                                120.40

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.40
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1920/Y (OA21X1_RVT)                                   33.34     119.64 r
  U2745/Y (AO22X1_RVT)                                    0.58     120.22 r
  fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     120.33 r
  data arrival time                                                120.33

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.61


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U2722/Y (AND2X1_RVT)                                   33.32     119.63 r
  U2728/Y (AO22X1_RVT)                                    0.56     120.19 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.30 r
  data arrival time                                                120.30

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U2722/Y (AND2X1_RVT)                                   33.32     119.63 r
  U2724/Y (AO22X1_RVT)                                    0.56     120.19 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/D (DFFX1_RVT)
                                                          0.11     120.30 r
  data arrival time                                                120.30

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1559/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U1877/Y (NAND2X0_RVT)                                  33.16     119.46 f
  U2755/Y (NAND2X0_RVT)                                   0.48     119.95 r
  U2757/Y (AO22X1_RVT)                                    0.19     120.14 r
  fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     120.25 r
  data arrival time                                                120.25

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U6/Y (AO22X2_RVT)                              97.07     120.11 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.12 r
  data arrival time                                                120.12

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.82


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U529/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U548/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U549/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U7/Y (AO22X1_RVT)                              97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U299/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U290/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U295/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U287/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U294/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U326/Y (AO22X1_RVT)                            97.05     120.09 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     120.10 r
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U80/Y (AO21X1_RVT)                             97.04     120.08 r
  fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.09 r
  data arrival time                                                120.09

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -120.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.85


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U525/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U526/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U528/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U530/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U531/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U532/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U533/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U534/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U535/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U536/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U537/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U538/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U539/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U540/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U541/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U542/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U543/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U544/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U545/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U546/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U547/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U550/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U551/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U552/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U553/Y (AO22X1_RVT)                            97.01     120.05 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.07 r
  data arrival time                                                120.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 f
  fpu_mul/U11/Y (OR2X1_RVT)                               3.78       3.94 f
  fpu_mul/U10/Y (NBUFFX2_RVT)                             0.19       4.13 f
  fpu_mul/U35/Y (INVX1_RVT)                               4.78       8.91 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            7.01      15.92 f
  fpu_mul/U285/Y (INVX1_RVT)                              0.19      16.11 r
  fpu_mul/U76/Y (INVX1_RVT)                               0.12      16.23 f
  fpu_mul/U18/Y (INVX0_RVT)                               1.72      17.95 r
  fpu_mul/U82/Y (AND2X1_RVT)                              5.09      23.04 r
  fpu_mul/U524/Y (AO21X1_RVT)                            97.00     120.04 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/D (DFFARX1_RVT)
                                                          0.01     120.05 r
  data arrival time                                                120.05

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -120.05
  --------------------------------------------------------------------------
  slack (MET)                                                        2.88


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U115/Y (OA22X1_RVT)           116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U307/Y (AND2X1_RVT)             0.07     119.84 r
  fpu_mul/fpu_mul_frac_dp/U111/Y (OA21X1_RVT)             0.07     119.91 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[50] (fpu_mul_frac_dp)
                                                          0.00     119.91 r
  fpu_mul/i_m4stg_frac/rs1_l[50] (mul64)                  0.00     119.91 r
  fpu_mul/i_m4stg_frac/U1029/Y (AND2X1_RVT)               0.06     119.97 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/D (DFFX1_RVT)      0.01     119.98 r
  data arrival time                                                119.98

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.98
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U310/Y (OA22X1_RVT)           116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U311/Y (AND2X1_RVT)             0.07     119.84 r
  fpu_mul/fpu_mul_frac_dp/U312/Y (OA21X1_RVT)             0.07     119.91 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[49] (fpu_mul_frac_dp)
                                                          0.00     119.91 r
  fpu_mul/i_m4stg_frac/rs1_l[49] (mul64)                  0.00     119.91 r
  fpu_mul/i_m4stg_frac/U1028/Y (AND2X1_RVT)               0.06     119.97 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/D (DFFX1_RVT)      0.01     119.98 r
  data arrival time                                                119.98

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.98
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/U152/Y (NOR2X0_RVT)                             0.13       0.28 r
  fpu_mul/U153/Y (NAND3X0_RVT)                            0.07       0.35 f
  fpu_mul/U156/Y (OR2X1_RVT)                              0.14       0.49 f
  fpu_mul/U157/Y (INVX1_RVT)                              0.09       0.58 r
  fpu_mul/U158/Y (OR2X1_RVT)                              0.31       0.89 r
  fpu_mul/i_m4stg_frac/valid (mul64)                      0.00       0.89 r
  fpu_mul/i_m4stg_frac/U20/Y (NOR2X0_RVT)                 0.82       1.70 f
  fpu_mul/i_m4stg_frac/U792/Y (NAND2X0_RVT)             118.00     119.71 r
  fpu_mul/i_m4stg_frac/U796/Y (INVX1_RVT)                 0.16     119.87 f
  fpu_mul/i_m4stg_frac/U802/Y (AO21X1_RVT)                0.09     119.96 f
  fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     119.97 f
  data arrival time                                                119.97

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.05     122.95
  data required time                                               122.95
  --------------------------------------------------------------------------
  data required time                                               122.95
  data arrival time                                               -119.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.97


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U2730/Y (AO222X1_RVT)                                  33.35     119.66 r
  U2732/Y (AO22X1_RVT)                                    0.19     119.85 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/D (DFFX1_RVT)
                                                          0.11     119.96 r
  data arrival time                                                119.96

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -119.96
  --------------------------------------------------------------------------
  slack (MET)                                                        2.98


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/U152/Y (NOR2X0_RVT)                             0.13       0.28 r
  fpu_mul/U153/Y (NAND3X0_RVT)                            0.07       0.35 f
  fpu_mul/U156/Y (OR2X1_RVT)                              0.14       0.49 f
  fpu_mul/U157/Y (INVX1_RVT)                              0.09       0.58 r
  fpu_mul/U158/Y (OR2X1_RVT)                              0.31       0.89 r
  fpu_mul/i_m4stg_frac/valid (mul64)                      0.00       0.89 r
  fpu_mul/i_m4stg_frac/U20/Y (NOR2X0_RVT)                 0.82       1.70 f
  fpu_mul/i_m4stg_frac/U792/Y (NAND2X0_RVT)             118.00     119.71 r
  fpu_mul/i_m4stg_frac/U805/Y (NAND4X0_RVT)               0.22     119.92 f
  fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     119.94 f
  data arrival time                                                119.94

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.94
  --------------------------------------------------------------------------
  slack (MET)                                                        2.98


  Startpoint: fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/Q (DFFARX1_RVT)
                                                          0.21       0.21 r
  U1574/Y (NBUFFX2_RVT)                                  41.69      41.90 r
  U1615/Y (NAND2X0_RVT)                                   9.55      51.45 f
  U1560/Y (INVX1_RVT)                                     1.57      53.02 r
  U1558/Y (NBUFFX2_RVT)                                  33.29      86.31 r
  U2146/Y (AO22X1_RVT)                                   33.35     119.66 r
  U2147/Y (AND2X1_RVT)                                    0.17     119.83 r
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     119.94 r
  data arrival time                                                119.94

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  --------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -119.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.00


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U2426/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U2427/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[35] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[35] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1014/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1534/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1535/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[41] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[41] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1020/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1519/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1520/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[47] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[47] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1026/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U2420/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U2421/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[39] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[39] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1018/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1516/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1517/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[48] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[48] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1027/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U2417/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U2418/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[40] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[40] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1019/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1531/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1532/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[42] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[42] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1021/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1522/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1523/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[46] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[46] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1025/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1546/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1547/Y (AND2X1_RVT)            0.07     119.85 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[33] (fpu_mul_frac_dp)
                                                          0.00     119.85 r
  fpu_mul/i_m4stg_frac/rs1_l[33] (mul64)                  0.00     119.85 r
  fpu_mul/i_m4stg_frac/U1012/Y (AND2X1_RVT)               0.06     119.91 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/D (DFFX1_RVT)      0.01     119.92 r
  data arrival time                                                119.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1524/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U1526/Y (AND2X1_RVT)            0.07     119.84 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[45] (fpu_mul_frac_dp)
                                                          0.00     119.84 r
  fpu_mul/i_m4stg_frac/rs1_l[45] (mul64)                  0.00     119.84 r
  fpu_mul/i_m4stg_frac/U1024/Y (AND2X1_RVT)               0.06     119.90 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/D (DFFX1_RVT)      0.01     119.91 r
  data arrival time                                                119.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U2413/Y (OA22X1_RVT)          116.52     119.78 r
  fpu_mul/fpu_mul_frac_dp/U2415/Y (AND2X1_RVT)            0.07     119.84 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[43] (fpu_mul_frac_dp)
                                                          0.00     119.84 r
  fpu_mul/i_m4stg_frac/rs1_l[43] (mul64)                  0.00     119.84 r
  fpu_mul/i_m4stg_frac/U1022/Y (AND2X1_RVT)               0.06     119.90 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/D (DFFX1_RVT)      0.01     119.91 r
  data arrival time                                                119.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/U152/Y (NOR2X0_RVT)                             0.13       0.28 r
  fpu_mul/U153/Y (NAND3X0_RVT)                            0.07       0.35 f
  fpu_mul/U156/Y (OR2X1_RVT)                              0.14       0.49 f
  fpu_mul/U157/Y (INVX1_RVT)                              0.09       0.58 r
  fpu_mul/U158/Y (OR2X1_RVT)                              0.31       0.89 r
  fpu_mul/i_m4stg_frac/valid (mul64)                      0.00       0.89 r
  fpu_mul/i_m4stg_frac/U20/Y (NOR2X0_RVT)                 0.82       1.70 f
  fpu_mul/i_m4stg_frac/U792/Y (NAND2X0_RVT)             118.00     119.71 r
  fpu_mul/i_m4stg_frac/U794/Y (NAND2X0_RVT)               0.18     119.89 f
  fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     119.90 f
  data arrival time                                                119.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.07     122.93
  data required time                                               122.93
  --------------------------------------------------------------------------
  data required time                                               122.93
  data arrival time                                               -119.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U2423/Y (OA22X1_RVT)          116.50     119.75 r
  fpu_mul/fpu_mul_frac_dp/U2424/Y (AND2X1_RVT)            0.07     119.83 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[38] (fpu_mul_frac_dp)
                                                          0.00     119.83 r
  fpu_mul/i_m4stg_frac/rs1_l[38] (mul64)                  0.00     119.83 r
  fpu_mul/i_m4stg_frac/U1017/Y (AND2X1_RVT)               0.06     119.89 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/D (DFFX1_RVT)      0.01     119.90 r
  data arrival time                                                119.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1528/Y (OA22X1_RVT)          116.50     119.75 r
  fpu_mul/fpu_mul_frac_dp/U1529/Y (AND2X1_RVT)            0.07     119.83 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[44] (fpu_mul_frac_dp)
                                                          0.00     119.83 r
  fpu_mul/i_m4stg_frac/rs1_l[44] (mul64)                  0.00     119.83 r
  fpu_mul/i_m4stg_frac/U1023/Y (AND2X1_RVT)               0.06     119.89 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/D (DFFX1_RVT)      0.01     119.90 r
  data arrival time                                                119.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1536/Y (OA22X1_RVT)          116.50     119.75 r
  fpu_mul/fpu_mul_frac_dp/U1538/Y (AND2X1_RVT)            0.07     119.82 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[37] (fpu_mul_frac_dp)
                                                          0.00     119.82 r
  fpu_mul/i_m4stg_frac/rs1_l[37] (mul64)                  0.00     119.82 r
  fpu_mul/i_m4stg_frac/U1016/Y (AND2X1_RVT)               0.06     119.88 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/D (DFFX1_RVT)      0.01     119.89 r
  data arrival time                                                119.89

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1539/Y (OA22X1_RVT)          116.50     119.75 r
  fpu_mul/fpu_mul_frac_dp/U1541/Y (AND2X1_RVT)            0.07     119.82 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[36] (fpu_mul_frac_dp)
                                                          0.00     119.82 r
  fpu_mul/i_m4stg_frac/rs1_l[36] (mul64)                  0.00     119.82 r
  fpu_mul/i_m4stg_frac/U1015/Y (AND2X1_RVT)               0.06     119.88 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/D (DFFX1_RVT)      0.01     119.89 r
  data arrival time                                                119.89

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c
  mul64              35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U87/Y (NAND2X0_RVT)                             0.43       0.59 r
  fpu_mul/U165/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U169/Y (AND3X1_RVT)                             0.69       1.40 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_dnrm (fpu_mul_frac_dp)
                                                          0.00       1.40 f
  fpu_mul/fpu_mul_frac_dp/U305/Y (INVX1_RVT)              1.85       3.25 r
  fpu_mul/fpu_mul_frac_dp/U1542/Y (OA22X1_RVT)          116.50     119.75 r
  fpu_mul/fpu_mul_frac_dp/U1544/Y (AND2X1_RVT)            0.07     119.82 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[34] (fpu_mul_frac_dp)
                                                          0.00     119.82 r
  fpu_mul/i_m4stg_frac/rs1_l[34] (mul64)                  0.00     119.82 r
  fpu_mul/i_m4stg_frac/U1013/Y (AND2X1_RVT)               0.06     119.88 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/D (DFFX1_RVT)      0.01     119.89 r
  data arrival time                                                119.89

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/CLK (DFFX1_RVT)
                                                          0.00     123.00 r
  library setup time                                     -0.08     122.92
  data required time                                               122.92
  --------------------------------------------------------------------------
  data required time                                               122.92
  data arrival time                                               -119.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


1
