initSidebarItems({"constant":[["CBP","Cache and branch predictor maintenance operations"],["CPUID","CPUID"],["DCB","Debug Control Block"],["DWT","Data Watchpoint and Trace unit"],["FPB","Flash Patch and Breakpoint unit"],["FPU","Floating Point Unit"],["ITM","Instrumentation Trace Macrocell"],["MPU","Memory Protection Unit"],["NVIC","Nested Vector Interrupt Controller"],["SCB","System Control Block"],["SYST","SysTick: System Timer"],["TPIU","Trace Port Interface Unit;"]],"enum":[["CsselrCacheType","Type of cache to select on CSSELR writes."],["FpuAccessMode","FPU access mode"],["SystClkSource","SysTick clock source"]],"struct":[["CBP","Cache and branch predictor maintenance operations register block"],["CPUID","CPUID register block"],["Comparator","Comparator"],["DCB","DCB register block"],["DWT","DWT register block"],["FPB","FPB register block"],["FPU","FPU register block"],["ITM","ITM register block"],["MPU","MPU register block"],["NVIC","NVIC register block"],["Peripheral","A peripheral"],["SCB","SCB register block"],["SYST","SysTick register block"],["Stim","Stimulus Port"],["TPIU","TPIU register block"]]});