#fifo-verilog


A synchronous FIFO buffer is designed with verilog
