$date
	Sat May  2 18:00:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD_ALU_tb $end
$var wire 16 ! c_out [15:0] $end
$var reg 16 " a_in [15:0] $end
$var reg 16 # b_in [15:0] $end
$var reg 2 $ op_in [1:0] $end
$scope module uut $end
$var wire 16 % A [15:0] $end
$var wire 16 & B [15:0] $end
$var wire 16 ' C [15:0] $end
$var wire 2 ( OP [1:0] $end
$var reg 16 ) ain [15:0] $end
$var reg 16 * bin [15:0] $end
$var reg 16 + comp [15:0] $end
$var reg 16 , cout [15:0] $end
$upscope $end
$scope task error_display $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b1000101 !
b1000101 '
b1000101 ,
b10011100001001 +
b111111 *
b110 )
b1100011 #
b1100011 &
b110 "
b110 %
b0 $
b0 (
#30
b1111111111110000 !
b1111111111110000 '
b1111111111110000 ,
b10011100001000 +
b10111 *
b111 )
b100011 #
b100011 &
b111 "
b111 %
b1 $
b1 (
#50
b10011100000010 !
b10011100000010 '
b10011100000010 ,
b10011100000010 +
b1101 )
b10011 "
b10011 %
b10 $
b10 (
#70
b1 !
b1 '
b1 ,
b10010010000100 +
b1010001010 *
b1010001011 )
b11001010000 #
b11001010000 &
b11001010001 "
b11001010001 %
b11 $
b11 (
#90
b0 !
b0 '
b0 ,
b1010001011 *
b11001010001 #
b11001010001 &
#110
b1111111111111111 !
b1111111111111111 '
b1111111111111111 ,
b1010001100 *
b11001010010 #
b11001010010 &
#130
