INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kagan/Documents/Vivado Projects/SoC_Full_Adder/SoC_Full_Adder.sim/sim_1/impl/timing/xsim/SOCadder_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOCadder
INFO: [VRFC 10-311] analyzing module glbl
