#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 31 14:58:33 2022
# Process ID: 3516
# Current directory: E:/1111/DCCDL/final project/vivado/at_home
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3340 E:\1111\DCCDL\final project\vivado\at_home\at_home.xpr
# Log file: E:/1111/DCCDL/final project/vivado/at_home/vivado.log
# Journal file: E:/1111/DCCDL/final project/vivado/at_home\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/1111/DCCDL/final project/vivado/at_home/at_home.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.121 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {{E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1076.121 ; gain = 0.000
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1138.789 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1138.789 ; gain = 0.000
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.906 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
run 250 ns
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
run 250 ns
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.906 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
save_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.906 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/1111/DCCDL/final project/vivado/at_home/at_home.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jan  1 15:52:20 2023] Launched synth_1...
Run output will be captured here: E:/1111/DCCDL/final project/vivado/at_home/at_home.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.906 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/1111/DCCDL/final -notrace
couldn't read file "E:/1111/DCCDL/final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  1 15:56:21 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1150.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {{E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1150.906 ; gain = 0.000
run 250 ns
run 250 ns
run 250 ns
run 250 ns
run 250 ns
run 250 ns
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1500.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1739.617 ; gain = 582.090
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.988 ; gain = 31.984
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.613 ; gain = 411.625
INFO: [SIM-utils-36] Netlist generated:E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-311] analyzing module multiplier_15bits_0
INFO: [VRFC 10-311] analyzing module multiplier_15bits_1
INFO: [VRFC 10-311] analyzing module multiplier_15bits_2
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.B_r4
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.multiplier_15bits_0
Compiling module xil_defaultlib.multiplier_15bits_1
Compiling module xil_defaultlib.multiplier_15bits_2
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/1111/DCCDL/final -notrace
couldn't read file "E:/1111/DCCDL/final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  1 16:10:38 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2202.566 ; gain = 3.953
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_synth -key {Post-Synthesis:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {{E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
WARNING: Simulation object /stage1_tb/dft/cnt was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_real_1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_real_2 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_real_3 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_real_4 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_imag_1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_imag_2 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_imag_3 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/in_imag_4 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_real_1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_real_2 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_real_3 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_real_4 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_imag_1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_imag_2 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_imag_3 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/B1/out_imag_4 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/M1/TF_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft/M1/TF_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft/M1/multed_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft/cnt was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[15] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[14] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[13] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[12] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[11] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[10] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[9] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[8] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[7] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[6] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[5] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[4] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[3] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[2] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[1] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg1[0] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[15] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[14] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[13] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[12] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[11] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[10] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[9] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[8] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[7] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[6] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[5] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[4] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[3] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[2] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[1] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg1[0] was not found in the design.
WARNING: Simulation object /stage1_tb/dft/real_reg3 was not found in the design.
WARNING: Simulation object /stage1_tb/dft/imag_reg3 was not found in the design.
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:02:09 . Memory (MB): peak = 2240.680 ; gain = 1083.152
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2246.504 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-311] analyzing module multiplier_15bits_0
INFO: [VRFC 10-311] analyzing module multiplier_15bits_1
INFO: [VRFC 10-311] analyzing module multiplier_15bits_2
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.504 ; gain = 0.023
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/synth/timing/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.B_r4
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.multiplier_15bits_0
Compiling module xil_defaultlib.multiplier_15bits_1
Compiling module xil_defaultlib.multiplier_15bits_2
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2246.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '71' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2246.504 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:01:36 . Memory (MB): peak = 2246.504 ; gain = 0.023
run 250 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2248.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2248.789 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2248.789 ; gain = 0.000
run 250 ns
run 250 ns
relaunch_sim
