I 000051 55 1713          1700503540360 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version vef)
	(_time 1700503540361 2023.11.20 13:05:40)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 30343035316660263335766a353635366436663732)
	(_ent
		(_time 1700503540349)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(7)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(7)(8)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1258          1700503540425 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version vef)
	(_time 1700503540426 2023.11.20 13:05:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6e6a6b6e68383f786d6e2d353a686f683d696b686f)
	(_ent
		(_time 1700503540422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1700503540458 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version vef)
	(_time 1700503540459 2023.11.20 13:05:40)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9d9998929acbcc88cac98ec79a9bc89a999a9f9bcb)
	(_ent
		(_time 1700503540454)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2067          1700503540490 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version vef)
	(_time 1700503540491 2023.11.20 13:05:40)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bcb9bae8eaebefaab7eaafe7e9bab9bbbeb9eababa)
	(_ent
		(_time 1700503540486)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(9)(5))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(9)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1278          1700503540523 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version vef)
	(_time 1700503540524 2023.11.20 13:05:40)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dcd8db8ed98bddcbd0dece86dbda8fd98adbd9da89)
	(_ent
		(_time 1700503540518)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1773          1700503540558 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1700503540559 2023.11.20 13:05:40)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fbfff6abfcadacecfdafe9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1700503540554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6717          1700503595172 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503595173 2023.11.20 13:06:35)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 4c1d1d4f1d1b4e5a1e4a59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
V 000051 55 6717          1700503703791 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503703792 2023.11.20 13:08:23)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9dcb9f93cbca9f8bcf9b88c6cf9a9e9bcb9a9f9a9d)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1577          1700503779929 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503779930 2023.11.20 13:09:39)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 0a5e5d0c595c5a1c0b0e1e50590d0e0c080d0e0c08)
	(_ent
		(_time 1700503779924)
	)
	(_comp
		(MIPS_VHDL
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp MIPS_VHDL)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000049 55 1471          1700503809301 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503809302 2023.11.20 13:10:09)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c9cd989cc29f99dfc8cddd939acecdcfcbcecdcfcb)
	(_ent
		(_time 1700503779923)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700759515300 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700759515301 2023.11.23 12:11:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7d7c2c7c282b2d6b7e783b27787b787b297b2b7a7f)
	(_ent
		(_time 1700759515296)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700759515345 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1700759515346 2023.11.23 12:11:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acadf8fbacfafdbaafaceff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1700759515340)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700759515385 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version ve8)
	(_time 1700759515386 2023.11.23 12:11:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code cbca9f9eca9d9ade9c9fd891cccd9ecccfccc9cd9d)
	(_ent
		(_time 1700759515380)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700759515417 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700759515418 2023.11.23 12:11:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code eaeabdb9bebdb9fce1bcf9b1bfecefede8efbcecec)
	(_ent
		(_time 1700759515412)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700759515458 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700759515459 2023.11.23 12:11:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 19184c1e464e180e151b0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1700759515452)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700759515502 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700759515503 2023.11.23 12:11:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4849174a151e1f5f4e1c5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1700759515498)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700759515542 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700759515543 2023.11.23 12:11:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 67673166623065713561723c356064613160656067)
	(_ent
		(_time 1700759515535)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700759515583 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700759515584 2023.11.23 12:11:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9696c49992c0c680979282ccc59192909491929094)
	(_ent
		(_time 1700759515577)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951870250 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951870251 2023.11.25 17:37:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 545a0357510204425751120e515251520052025356)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951870298 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951870299 2023.11.25 17:37:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 838dd18dd3d5d295808dc0d8d7858285d084868582)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951870344 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951870345 2023.11.25 17:37:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b2bce0e6e3e4e3a7e5e6a1e8b5b4e7b5b6b5b0b4e4)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951870386 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951870387 2023.11.25 17:37:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e1eeb0b2e5b6b2f7eab7f2bab4e7e4e6e3e4b7e7e7)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951870434 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951870435 2023.11.25 17:37:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 101e4717464711071c12024a171643154617151645)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951870483 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951870484 2023.11.25 17:37:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3e30633b3e686929386a2c656a383d393a38373868)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951870529 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951870530 2023.11.25 17:37:50)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 6d62396c3b3a6f7b3f6b78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951870586 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951870587 2023.11.25 17:37:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code aca3fcfbfdfafcbaada8b8f6ffaba8aaaeaba8aaae)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951911978 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951911979 2023.11.25 17:38:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 5a5e08590a0c0a4c595f1c005f5c5f5c0e5c0c5d58)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951911996 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951911997 2023.11.25 17:38:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a6e3d6a683c3b7c696429313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951912013 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951912014 2023.11.25 17:38:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7a7e2d7b782c2b6f2d2e69207d7c2f7d7e7d787c2c)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951912028 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951912029 2023.11.25 17:38:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 898cdd8785deda9f82df9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951912044 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951912045 2023.11.25 17:38:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 999dcc96c6ce988e959b8bc39e9fca9ccf9e9c9fcc)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951912072 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951912073 2023.11.25 17:38:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b8bce7ece5eeefafbeecaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951912093 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951912094 2023.11.25 17:38:32)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code c8cd9e9cc29fcade9acedd939acfcbce9ecfcacfc8)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951912125 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951912126 2023.11.25 17:38:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e7e2b5b4e2b1b7f1e6e3f3bdb4e0e3e1e5e0e3e1e5)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 6729          1700951978463 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951978464 2023.11.25 17:39:38)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 0f0b0c085b580d195d091a545d080c0959080d080f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 1729          1700952320990 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700952320991 2023.11.25 17:45:20)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 121242151144420411175448171417144614441510)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1262          1700952321009 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700952321010 2023.11.25 17:45:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2222772673747334212c6179762423247125272423)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700952321029 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700952321030 2023.11.25 17:45:21)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 31316434636760246665226b363764363536333767)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700952321050 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700952321051 2023.11.25 17:45:21)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 41401743451612574a17521a144744464344174747)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700952321070 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700952321071 2023.11.25 17:45:21)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 60603760363761776c62723a676633653667656635)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700952321100 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700952321101 2023.11.25 17:45:21)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 7f7f227e7c292868792b6d242b797c787b79767929)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 6729          1700952321133 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700952321134 2023.11.25 17:45:21)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9f9ecb91cbc89d89cd998ac4cd989c99c9989d989f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 605           1700952321176 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700952321177 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cece9b9bce999edb989cd9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1700952321168)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1700952321195 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700952321196 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dddc818fdf8b8bc88b88ca878ddad9dbd8dad5db8b)
	(_ent
		(_time 1700952321187)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1700952321211 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700952321212 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ededb1beb8baeafbe9beabb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1700952321204)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1700952321279 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700952321280 2023.11.25 17:45:21)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2b2b782e7c7c2c3d7a7f6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1700952321272)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1700952321325 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700952321326 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5a5b0c59020c064d5c0d4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1700952321318)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1700952321369 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700952321370 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8988df8789dfd59e8edb9cd3dd8fdc8cdf8f8b8f80)
	(_ent
		(_time 1700952321361)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1700952321411 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700952321412 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8b9eeecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321405)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1700952321460 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700952321461 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e7e7e6b5e5b1bbf2b3e3f6b8b0e1e5e1eee0e3e1b3)
	(_ent
		(_time 1700952321454)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000049 55 1479          1700952321508 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700952321509 2023.11.25 17:45:21)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 16174411124046001712024c451112101411121014)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 1729          1700955137057 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700955137058 2023.11.25 18:32:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 51515052510701475254170b545754570557075653)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 4018          1700955137077 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1700955137078 2023.11.25 18:32:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 60606460333631766664233b346661663367656661)
	(_ent
		(_time 1700955137075)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 887           1700955137127 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700955137128 2023.11.25 18:32:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8f8f8b818ad9de9ad8db9cd58889da888b888d89d9)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2079          1700955137156 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700955137157 2023.11.25 18:32:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code aeafa9f9fef9fdb8a5f8bdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1282          1700955137199 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700955137200 2023.11.25 18:32:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dddddb8fdf8adccad1dfcf87dadb8ed88bdad8db88)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1781          1700955137241 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700955137242 2023.11.25 18:32:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0c0c030a0a5a5b1b0a581e57580a0f0b080a050a5a)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 605           1700955137315 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700955137316 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4b4c494c1c1b5e1d195c111b4c4f4d4e4d4a4d1e)
	(_ent
		(_time 1700952321167)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1700955137331 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700955137332 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5a5b54595d0c0c4f0c0f4d000a5d5e5c5f5d525c0c)
	(_ent
		(_time 1700952321186)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1700955137348 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700955137349 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 79797778712e7e6f7d2a3f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1700952321203)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1700955137391 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700955137392 2023.11.25 18:32:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9999999795ce9e8fc8cddfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1700952321271)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1700955137422 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700955137423 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b8b9bdecb9eee4afbeefade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321317)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2107          1700955137454 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700955137455 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d7d6d285d9818bc0d085c28d83d182d281d1d5d1de)
	(_ent
		(_time 1700952321360)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1418          1700955137494 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700955137495 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0607020009505a110003135c52005303500004000f)
	(_ent
		(_time 1700952321404)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1142          1700955137533 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700955137534 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25257620257379307121347a722327232c22212371)
	(_ent
		(_time 1700952321453)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000049 55 1479          1700955137567 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700955137568 2023.11.25 18:32:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 54555757520204425550400e075350525653505256)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 601           1701401349740 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1701401349741 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2f4f2a2a5a5a2e7a4a0e5a8a2f5f6f4f7f4f3f4a7)
	(_ent
		(_time 1701401349736)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1701401349753 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1701401349754 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0205080456545417545715585205060407050a0454)
	(_ent
		(_time 1701401349748)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1701401349767 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1701401349768 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 11171b16114616071542574b411715171517141613)
	(_ent
		(_time 1701401349761)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1701401349812 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1701401349813 2023.11.30 22:29:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 40464443451747561114061a104644464446454742)
	(_ent
		(_time 1701401349807)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2197          1701401349837 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1701401349838 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5057515359060c475607450a045605550656525659)
	(_ent
		(_time 1701401349833)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2103          1701401349867 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version vef)
	(_time 1701401349868 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6f686e6f30393378683d7a353b693a6a39696d6966)
	(_ent
		(_time 1701401349862)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1414          1701401349896 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1701401349897 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8e898f80d2d8d299888b9bd4da88db8bd8888c8887)
	(_ent
		(_time 1701401349891)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1138          1701401349933 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version vef)
	(_time 1701401349934 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code aea8f8f8fef8f2bbfaaabff1f9a8aca8a7a9aaa8fa)
	(_ent
		(_time 1701401349928)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4014          1701401349964 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version vef)
	(_time 1701401349965 2023.11.30 22:29:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cdcbce98ca9b9cdbcbc98e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1701401349958)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1628          1701401350000 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version vef)
	(_time 1701401350001 2023.11.30 22:29:09)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code fcfafaacaeaaaceafcafbaa6f9faf9faa8faaafbfe)
	(_ent
		(_time 1701401349996)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1934          1701401350036 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version vef)
	(_time 1701401350037 2023.11.30 22:29:10)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 1b1c1a1c4c4c480d101f08404e1d1e1c191d1d1d12)
	(_ent
		(_time 1701401350031)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1278          1701401350073 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version vef)
	(_time 1701401350074 2023.11.30 22:29:10)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 3a3c3a3f3d6d3b2d363828603d3c693f6c3d3f3c6f)
	(_ent
		(_time 1701401350067)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1670          1701401350113 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701401350114 2023.11.30 22:29:10)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 696f6369353f3e7e6e6a7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1701401350108)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1544          1701401350148 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701401350149 2023.11.30 22:29:10)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 888e8286d5dedf9f8edc9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1701401350143)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1701401350210 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version vef)
	(_time 1701401350211 2023.11.30 22:29:10)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code c7c1c592939196d29093d49dc0c192c0c3c0c5c191)
	(_ent
		(_time 1701401350203)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1577          1701401350248 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1701401350249 2023.11.30 22:29:10)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f6f1f1a6f2a0a6e0f7f2e2aca5f1f2f0f4f1f2f0f4)
	(_ent
		(_time 1701401350240)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439711342 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439711343 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2b2a7f2f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1701439711340)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439711356 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439711357 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3b3b663e3f6d6d2e6d6e2c616b3c3f3d3e3c333d6d)
	(_ent
		(_time 1701439711350)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439711370 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439711371 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4a1649181c4c5d4f180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1701439711364)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439711428 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439711429 2023.12.01 09:08:31)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 7a7b297a2e2d7d6c2b2e3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1701439711423)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439711468 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439711469 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a8a8feffa9fef4bfaeffbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1701439711463)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439711509 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439711510 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d7d78185d9818bc0d085c28d83d182d281d1d5d1de)
	(_ent
		(_time 1701439711504)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439711550 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439711551 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f7f7a1a7f9a1abe0f1f2e2ada3f1a2f2a1f1f5f1fe)
	(_ent
		(_time 1701439711545)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439711590 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439711591 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25242720257379307121347a722327232c22212371)
	(_ent
		(_time 1701439711585)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439711630 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439711631 2023.12.01 09:08:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 45441247131314534341061e114344431642404344)
	(_ent
		(_time 1701439711624)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439711676 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439711677 2023.12.01 09:08:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 74752675712224627427322e717271722072227376)
	(_ent
		(_time 1701439711667)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439711718 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439711719 2023.12.01 09:08:31)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a2a2f6f5a5f5f1b4a9a6b1f9f7a4a7a5a0a4a4a4ab)
	(_ent
		(_time 1701439711711)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439711761 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439711762 2023.12.01 09:08:31)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d1d084838686d0c6ddd3c38bd6d782d487d6d4d784)
	(_ent
		(_time 1701439711755)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439711806 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439711807 2023.12.01 09:08:31)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 000e0906555657170703125b540603070406090656)
	(_ent
		(_time 1701439711799)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439711848 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439711849 2023.12.01 09:08:31)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 1f1116181c494808194b0d444b191c181b19161949)
	(_ent
		(_time 1701439711841)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439711918 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439711919 2023.12.01 09:08:31)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 6e606f6e68383f7b393a7d3469683b696a696c6838)
	(_ent
		(_time 1701439711911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439711961 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439711962 2023.12.01 09:08:31)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8d828983dbdbdd9b8c8999d7de8a898b8f8a898b8f)
	(_ent
		(_time 1701439711952)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439712407 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439712408 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525c51510505024704004508025556545754535407)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439712413 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439712414 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525d585106040447040745080255565457555a5404)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439712419 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439712420 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525c58515105554456011408025456545654575550)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439712443 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439712444 2023.12.01 09:08:32)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 717f7571752676672025372b217775777577747673)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439712464 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439712465 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 909f919f99c6cc8796c785cac496c595c696929699)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439712478 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439712479 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 909f919f99c6cc8797c285cac496c595c696929699)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439712492 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439712493 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a0afa1f7a9f6fcb7a6a5b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439712518 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439712519 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bfb1e9eaece9e3aaebbbaee0e8b9bdb9b6b8bbb9eb)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439712534 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439712535 2023.12.01 09:08:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cfc1cc9aca999ed9c9cb8c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439712568 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439712569 2023.12.01 09:08:32)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code eee0e8bdbab8bef8eebda8b4ebe8ebe8bae8b8e9ec)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439712597 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439712598 2023.12.01 09:08:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 0d020c0b5c5a5e1b06091e56580b080a0f0b0b0b04)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439712617 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439712618 2023.12.01 09:08:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1d131d1a1f4a1c0a111f0f471a1b4e184b1a181b48)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439712642 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439712643 2023.12.01 09:08:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3c3236393a6a6b2b3b3f2e67683a3f3b383a353a6a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439712669 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439712670 2023.12.01 09:08:32)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5c52565f5a0a0b4b5a084e07085a5f5b585a555a0a)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439712707 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439712708 2023.12.01 09:08:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7b75797a7a2d2a6e2c2f68217c7d2e7c7f7c797d2d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439712722 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439712723 2023.12.01 09:08:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8a858d84d9dcda9c8b8e9ed0d98d8e8c888d8e8c88)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439870333 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439870334 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 34676731656364216266236e643330323132353261)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439870342 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439870343 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4311194116151556151654191344474546444b4515)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439870348 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439870349 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 431019414114445547100519134547454745464441)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439870383 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439870384 2023.12.01 09:11:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 633037626534647532372539336567656765666461)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439870408 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439870409 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 82d0d38c89d4de9584d597d8d684d787d48480848b)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439870425 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439870426 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 92c0c39d99c4ce8595c087c8c694c797c49490949b)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439870443 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439870444 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a1f3f0f6a9f7fdb6a7a4b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439870474 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439870475 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c093c694c5969cd594c4d19f97c6c2c6c9c7c4c694)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439870491 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439870492 2023.12.01 09:11:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d0838382838681c6d6d4938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439870516 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439870517 2023.12.01 09:11:10)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code efbcb9bcb8b9bff9efbca9b5eae9eae9bbe9b9e8ed)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439870534 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439870535 2023.12.01 09:11:10)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code ffadafafaca8ace9f4fbeca4aaf9faf8fdf9f9f9f6)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439870556 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439870557 2023.12.01 09:11:10)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1e4d4e191d491f09121c0c4419184d1b48191b184b)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439870585 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439870586 2023.12.01 09:11:10)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 2e7d742a2e787939292d3c757a282d292a28272878)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439870615 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439870616 2023.12.01 09:11:10)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 4d1e174f4c1b1a5a4b195f16194b4e4a494b444b1b)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439870643 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439870644 2023.12.01 09:11:10)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 6c3f3e6c6c3a3d793b387f366b6a396b686b6e6a3a)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439870659 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439870660 2023.12.01 09:11:10)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 7c2e2b7d2d2a2c6a7d7868262f7b787a7e7b787a7e)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440137189 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440137190 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9fcfca909cc8cf8ac9cd88c5cf989b999a999e99ca)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440137195 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440137196 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9fcec3909fc9c98ac9ca88c5cf989b999a989799c9)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440137201 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440137202 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code affff3f8f8f8a8b9abfce9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440137232 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440137233 2023.12.01 09:15:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ce9e9c9a9e99c9d89f9a88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440137255 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440137256 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code de8f898c828882c9d889cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440137271 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440137272 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code edbcbabeb0bbb1faeabff8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440137287 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440137288 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fdacaaada0aba1eafbf8e8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440137316 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440137317 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1c4c1d1a4a4a400948180d434b1a1e1a151b181a48)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440137337 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440137338 2023.12.01 09:15:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3b6b6f3e3a6d6a2d3d3f78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440137359 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440137360 2023.12.01 09:15:37)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 4b1b1a49181d1b5d4b180d114e4d4e4d1f4d1d4c49)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440137374 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440137375 2023.12.01 09:15:37)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 5b0a0c580c0c084d505f48000e5d5e5c595d5d5d52)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440137392 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440137393 2023.12.01 09:15:37)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 6a3a3c6a6d3d6b7d666878306d6c396f3c6d6f6c3f)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440137418 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440137419 2023.12.01 09:15:37)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8adad6848edcdd9d8d8998d1de8c898d8e8c838cdc)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440137443 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440137444 2023.12.01 09:15:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 99c9c596c5cfce8e9fcd8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440137457 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440137458 2023.12.01 09:15:37)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code a9f8fcffa2feabbfa2fabcf2fbaeaaafffaeabaea9)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440137498 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440137499 2023.12.01 09:15:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d8888c8a838e89cd8f8ccb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440137524 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440137525 2023.12.01 09:15:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f7a6a6a7f2a1a7e1f6f3e3ada4f0f3f1f5f0f3f1f5)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440146713 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440146714 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code daded988de8d8acf8c88cd808adddedcdfdcdbdc8f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440146720 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440146721 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dadfd088dd8c8ccf8c8fcd808adddedcdfddd2dc8c)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440146726 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440146727 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code daded0888a8dddccde899c808adcdedcdedcdfddd8)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440146761 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440146762 2023.12.01 09:15:46)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 090d0c0e055e0e1f585d4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440146783 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440146784 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 191c191e194f450e1f4e0c434d1f4c1c4f1f1b1f10)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440146798 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440146799 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 292c292d297f753e2e7b3c737d2f7c2c7f2f2b2f20)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440146812 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440146813 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 383d383d396e642f3e3d2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440146840 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440146841 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5753005555010b4203534608005155515e50535103)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440146857 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440146858 2023.12.01 09:15:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67636567333136716163243c336166613460626166)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440146879 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440146880 2023.12.01 09:15:46)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 77737076712127617724312d727172712371217075)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440146895 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440146896 2023.12.01 09:15:46)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8683878885d1d5908d8295ddd3808381848080808f)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440146914 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440146915 2023.12.01 09:15:46)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a6a2a6f1f6f1a7b1aaa4b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440146940 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440146941 2023.12.01 09:15:46)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b5b1bfe1e5e3e2a2b2b6a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440146966 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440146967 2023.12.01 09:15:46)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d4d0de86858283c3d280c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440146982 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440146983 2023.12.01 09:15:46)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code e4e1e7b6e2b3e6f2efb7f1bfb6e3e7e2b2e3e6e3e4)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440147003 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440147004 2023.12.01 09:15:47)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f4f0f6a4a3a2a5e1a3a0e7aef3f2a1f3f0f3f6f2a2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440147022 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440147023 2023.12.01 09:15:47)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 030603050255531502071759500407050104070501)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440165595 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440165596 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9595c79ac5c2c580c3c782cfc592919390939493c0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440165601 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440165602 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9594ce9ac6c3c380c3c082cfc592919390929d93c3)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440165607 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440165608 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9595ce9a91c2928391c6d3cfc59391939193909297)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440165637 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440165638 2023.12.01 09:16:05)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c4c49190c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440165657 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440165658 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d4d58486d98288c3d283c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440165671 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440165672 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e4e5b4b7e9b2b8f3e3b6f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440165687 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440165688 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f3f2a3a3f9a5afe4f5f6e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440165714 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440165715 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1212121415444e074616034d451410141b15161446)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440165730 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440165731 2023.12.01 09:16:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 222277267374733424266179762423247125272423)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440165751 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440165752 2023.12.01 09:16:05)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 323262373164622432617468373437346634643530)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440165767 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440165768 2023.12.01 09:16:05)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 41401743451612574a45521a144744464347474748)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440165791 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440165792 2023.12.01 09:16:05)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 61613661363660766d63733b666732643766646734)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440165816 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440165817 2023.12.01 09:16:05)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 70702d71252627677773622b247673777476797626)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440165842 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440165843 2023.12.01 09:16:05)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 8f8fd2818cd9d89889db9dd4db898c888b898689d9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440165857 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440165858 2023.12.01 09:16:05)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9f9ecb91cbc89d8994cc8ac4cd989c99c9989d989f)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440165879 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440165880 2023.12.01 09:16:05)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code afaffaf8aaf9febaf8fbbcf5a8a9faa8aba8ada9f9)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440165898 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440165899 2023.12.01 09:16:05)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code bebfeeeae9e8eea8bfbaaae4edb9bab8bcb9bab8bc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440331809 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440331810 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b0e4b3b5b7b0f5b6b2f7bab0e7e4e6e5e6e1e6b5)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440331815 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440331816 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b1edb3b6b6b6f5b6b5f7bab0e7e4e6e5e7e8e6b6)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440331821 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440331822 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b0edb3e1b7e7f6e4b3a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440331850 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440331851 2023.12.01 09:18:51)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ffaffcaeaca8f8e9aeabb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440331871 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440331872 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1f4e1a184049430819480a454b194a1a49191d1916)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440331891 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440331892 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2e7f2b2a72787239297c3b747a287b2b78282c2827)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440331906 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440331907 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3e6f3b3b62686229383b2b646a386b3b68383c3837)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440331933 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440331934 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5d0d0f5f0c0b014809594c020a5b5f5b545a595b09)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440331949 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440331950 2023.12.01 09:18:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3d6a6d6a3b3c7b6b692e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440331971 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440331972 2023.12.01 09:18:51)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7c2c7e7d2e2a2c6a7c2f3a26797a797a287a2a7b7e)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440331985 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440331986 2023.12.01 09:18:51)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8cdd8882dadbdf9a87889fd7d98a898b8e8a8a8a85)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440332003 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440332004 2023.12.01 09:18:52)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9ccc999399cb9d8b909e8ec69b9acf99ca9b999ac9)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440332028 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440332029 2023.12.01 09:18:52)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code bbebb4efbcedecacbcb8a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440332053 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440332054 2023.12.01 09:18:52)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code cb9bc49ecc9d9cdccd9fd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3934          1701440332067 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440332068 2023.12.01 09:18:52)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code da8bdc89898dd8ccd189cf8188ddd9dc8cddd8ddda)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440332090 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440332091 2023.12.01 09:18:52)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f9a9fea9a3afa8ecaeadeaa3feffacfefdfefbffaf)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440332109 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440332110 2023.12.01 09:18:52)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 09580a0f025f591f080d1d535a0e0d0f0b0e0d0f0b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440499785 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440499786 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010f0607555651145753165b510605070407000754)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440499791 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440499792 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010e0f07565757145754165b510605070406090757)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440499797 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440499798 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010f0f07015606170552475b510705070507040603)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440499830 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440499831 2023.12.01 09:21:39)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 303e3034356737266164766a603634363436353732)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440499852 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440499853 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3f303a3a6069632839682a656b396a3a69393d3936)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440499874 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440499875 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5f505a5c00090348580d4a050b590a5a09595d5956)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440499889 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440499890 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6e616b6e32383279686b7b343a683b6b38686c6867)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440499916 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440499917 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7e702c7e2e28226b2a7a6f2129787c7877797a782a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440499932 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440499933 2023.12.01 09:21:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9d939a929acbcc8b9b99dec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440499962 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440499963 2023.12.01 09:21:39)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code ada3affaf8fbfdbbadfeebf7a8aba8abf9abfbaaaf)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440499977 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440499978 2023.12.01 09:21:39)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bcb3b8e8eaebefaab7b8afe7e9bab9bbbebababab5)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440500004 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440500005 2023.12.01 09:21:40)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dcd2d98ed98bddcbd0dece86dbda8fd98adbd9da89)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440500030 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440500031 2023.12.01 09:21:40)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fbf5f4abfcadacecfcf8e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440500058 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440500059 2023.12.01 09:21:40)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 1a14141d1e4c4d0d1c4e08414e1c191d1e1c131c4c)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3934          1701440500074 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440500075 2023.12.01 09:21:40)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 2a252d2f797d283c217e3f71782d292c7c2d282d2a)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440500098 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440500099 2023.12.01 09:21:40)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 39373f3c636f682c6e6d2a633e3f6c3e3d3e3b3f6f)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440500118 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440500119 2023.12.01 09:21:40)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 49464a4b421f195f484d5d131a4e4d4f4b4e4d4f4b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440605937 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440605938 2023.12.01 09:23:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ada9a8faacfafdb8fbffbaf7fdaaa9aba8abacabf8)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440605943 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440605944 2023.12.01 09:23:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ada8a1faaffbfbb8fbf8baf7fdaaa9aba8aaa5abfb)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440605949 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440605950 2023.12.01 09:23:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ada9a1faf8faaabba9feebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440605979 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440605980 2023.12.01 09:23:25)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code dcd8de8f8a8bdbca8d889a868cdad8dad8dad9dbde)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440606000 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440606001 2023.12.01 09:23:25)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code ece9ebbfb6bab0fbeabbf9b6b8eab9e9baeaeeeae5)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440606014 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440606015 2023.12.01 09:23:26)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code fbfefcaba0ada7ecfca9eea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440606028 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440606029 2023.12.01 09:23:26)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0b0e0d0d505d571c0d0e1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440606053 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440606054 2023.12.01 09:23:26)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1b1f4a1d4c4d470e4f1f0a444c1d191d121c1f1d4f)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440606069 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440606070 2023.12.01 09:23:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2a2e2e2e287c7b3c2c2e69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440606090 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440606091 2023.12.01 09:23:26)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 494d484b411f195f491a0f134c4f4c4f1d4f1f4e4b)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440606111 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440606112 2023.12.01 09:23:26)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 595c5e5a550e0a4f525d4a020c5f5c5e5b5f5f5f50)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440606129 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440606130 2023.12.01 09:23:26)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 696d6f69363e687e656b7b336e6f3a6c3f6e6c6f3c)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440606158 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440606159 2023.12.01 09:23:26)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 888c8486d5dedf9f8f8b9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440606183 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440606184 2023.12.01 09:23:26)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code a7a3abf0f5f1f0b0a1f3b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3934          1701440606203 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440606204 2023.12.01 09:23:26)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code b7b2b2e2b2e0b5a1bce3a2ece5b0b4b1e1b0b5b0b7)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440606231 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440606232 2023.12.01 09:23:26)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d6d2d284838087c38182c58cd1d083d1d2d1d4d080)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440606253 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440606254 2023.12.01 09:23:26)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e6e3e7b5e2b0b6f0e7e2f2bcb5e1e2e0e4e1e2e0e4)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701442361282 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701442361283 2023.12.01 09:52:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7d2e287c7c2a2d682b2f6a272d7a797b787b7c7b28)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701442361295 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701442361296 2023.12.01 09:52:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8ddfd1838fdbdb98dbd89ad7dd8a898b888a858bdb)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701442361309 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701442361310 2023.12.01 09:52:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9ccfc093cecb9b8a98cfdac6cc9a989a989a999b9e)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701442361365 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701442361366 2023.12.01 09:52:41)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cb98999f9c9cccdd9a9f8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701442361394 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701442361395 2023.12.01 09:52:41)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code eab8bdb9b2bcb6fdecbdffb0beecbfefbcece8ece3)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701442361421 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701442361422 2023.12.01 09:52:41)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0a585c0c525c561d0d581f505e0c5f0f5c0c080c03)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701442361458 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701442361459 2023.12.01 09:52:41)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 297b7f2d297f753e2f2c3c737d2f7c2c7f2f2b2f20)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701442361493 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701442361494 2023.12.01 09:52:41)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 580b595a550e044d0c5c49070f5e5a5e515f5c5e0c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701442361527 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701442361528 2023.12.01 09:52:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77242376232126617173342c237176712470727176)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701442361561 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701442361562 2023.12.01 09:52:41)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 96c5c79991c0c68096c5d0cc93909390c290c09194)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701442361593 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701442361594 2023.12.01 09:52:41)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b5e7e2e1b5e2e6a3beb1a6eee0b3b0b2b7b3b3b3bc)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701442361625 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701442361626 2023.12.01 09:52:41)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d58683878682d4c2d9d7c78fd2d386d083d2d0d380)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701442361657 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701442361658 2023.12.01 09:52:41)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code f4a7a8a4a5a2a3e3f3f7e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701442361690 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701442361691 2023.12.01 09:52:41)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 13404c1445454404154701484715101417151a1545)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4492          1701442361713 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701442361714 2023.12.01 09:52:41)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 326064363265302439662769603531346435303532)
	(_ent
		(_time 1701439711883)
	)
	(_comp
		(alu
			(_object
				(_port(_int opcode 6 0 54(_ent (_in))))
				(_port(_int operand_a 7 0 55(_ent (_in))))
				(_port(_int operand_b 7 0 55(_ent (_in))))
				(_port(_int result 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((opcode)(opcode))
			((operand_a)(regfile_read_data1))
			((operand_b)((_others(i 2))))
			((result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((opcode)(opcode))
				((operand_a)(operand_a))
				((operand_b)(operand_b))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701442361757 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701442361758 2023.12.01 09:52:41)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 520105510304034705064108555407555655505404)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701442361791 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701442361792 2023.12.01 09:52:41)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 81d3d38f82d7d197808595dbd28685878386858783)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443014551 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443014552 2023.12.01 10:03:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f1c4b4d4c181f5a191d58151f484b494a494e491a)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443014557 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443014558 2023.12.01 10:03:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f1d424d4f19195a191a58151f484b494a48474919)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443014563 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443014564 2023.12.01 10:03:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f1c424d181848594b1c09151f494b494b494a484d)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443014586 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443014587 2023.12.01 10:03:34)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 6e3d6d6f3e3969783f3a28343e686a686a686b696c)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443014608 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443014609 2023.12.01 10:03:34)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 8ddf8b83d0dbd19a8bda98d7d98bd888db8b8f8b84)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443014621 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443014622 2023.12.01 10:03:34)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9dcf9b92c0cbc18a9acf88c7c99bc898cb9b9f9b94)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443014636 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443014637 2023.12.01 10:03:34)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code acfeaafbf6faf0bbaaa9b9f6f8aaf9a9faaaaeaaa5)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443014662 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443014663 2023.12.01 10:03:34)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bcefede9eaeae0a9e8b8ade3ebbabebab5bbb8bae8)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443014697 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443014698 2023.12.01 10:03:34)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code ebb8eab8b8bdbbfdebb8adb1eeedeeedbfedbdece9)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443014732 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443014733 2023.12.01 10:03:34)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 0a580e0c5e5d591c010e19515f0c0f0d080c0c0c03)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443014766 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443014767 2023.12.01 10:03:34)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 297a2c2d767e283e252b3b732e2f7a2c7f2e2c2f7c)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443014802 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443014803 2023.12.01 10:03:34)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 491a464b151f1e5e4e4a5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443014827 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443014828 2023.12.01 10:03:34)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 683b6768353e3f7f6e3c7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443014894 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443014895 2023.12.01 10:03:34)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a6f5a1f1f3f0f7b3f1f2b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443014923 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443014924 2023.12.01 10:03:34)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c694c493c29096d0c7c2d29c95c1c2c0c4c1c2c0c4)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443029961 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443029962 2023.12.01 10:03:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7d797d7c7c2a2d682b2f6a272d7a797b787b7c7b28)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443029967 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443029968 2023.12.01 10:03:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8c89858289dada99dad99bd6dc8b888a898b848ada)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443029973 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443029974 2023.12.01 10:03:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8c888582dedb8b9a88dfcad6dc8a888a888a898b8e)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443030002 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443030003 2023.12.01 10:03:50)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code aca8abfafafbabbafdf8eaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443030023 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443030024 2023.12.01 10:03:50)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code bbbeb9efe0ede7acbdecaee1efbdeebeedbdb9bdb2)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443030043 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443030044 2023.12.01 10:03:50)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code dbded989808d87ccdc89ce818fdd8ede8dddd9ddd2)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443030060 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443030061 2023.12.01 10:03:50)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code eaefe8b9b2bcb6fdecefffb0beecbfefbcece8ece3)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443030087 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443030088 2023.12.01 10:03:50)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fafeafabaeaca6efaefeeba5adfcf8fcf3fdfefcae)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443030103 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443030104 2023.12.01 10:03:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 090d0a0f535f581f0f0d4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1701443030101)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443030128 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443030129 2023.12.01 10:03:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 292d2f2d217f793f297a6f732c2f2c2f7d2f7f2e2b)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443030143 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443030144 2023.12.01 10:03:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 383d383d356f6b2e333c2b636d3e3d3f3a3e3e3e31)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443030162 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443030163 2023.12.01 10:03:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 484c494a161f495f444a5a124f4e1b4d1e4f4d4e1d)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443030188 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443030189 2023.12.01 10:03:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 67636c67353130706064753c3361646063616e6131)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443030214 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443030215 2023.12.01 10:03:50)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 86828d88d5d0d19180d294ddd280858182808f80d0)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443030255 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443030256 2023.12.01 10:03:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a6a2a5f1f3f0f7b3f1f2b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443030283 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443030284 2023.12.01 10:03:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c5c0c390c29395d3c4c1d19f96c2c1c3c7c2c1c3c7)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443177511 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443177512 2023.12.01 10:06:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e7e7e7b4b5b0b7f2b1b5f0bdb7e0e3e1e2e1e6e1b2)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443177528 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443177529 2023.12.01 10:06:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7f6fea7a6a1a1e2a1a2e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443177534 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443177535 2023.12.01 10:06:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7f7fea7f1a0f0e1f3a4b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443177578 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443177579 2023.12.01 10:06:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 26262223257121307772607c762022202220232124)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443177603 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443177604 2023.12.01 10:06:17)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 35343430396369223362206f61336030633337333c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443177620 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443177621 2023.12.01 10:06:17)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 55545456590309425207400f01530050035357535c)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443177636 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443177637 2023.12.01 10:06:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 64656564693238736261713e30623161326266626d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443177668 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443177669 2023.12.01 10:06:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8484d28b85d2d891d08095dbd38286828d838082d0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443177684 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443177685 2023.12.01 10:06:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9393909cc3c5c2859597d0c8c7959295c094969592)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443177707 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443177708 2023.12.01 10:06:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a3a3a5f4a1f5f3b5a3f0e5f9a6a5a6a5f7a5f5a4a1)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443177721 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443177722 2023.12.01 10:06:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b2b3b2e6b5e5e1a4b9b6a1e9e7b4b7b5b0b4b4b4bb)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443177743 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443177744 2023.12.01 10:06:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d2d2d3808685d3c5ded0c088d5d481d784d5d7d487)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443177768 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443177769 2023.12.01 10:06:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e1e1eab2b5b7b6f6e6e2f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443177793 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443177794 2023.12.01 10:06:17)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 01010b07555756160755135a550702060507080757)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443177835 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443177836 2023.12.01 10:06:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 20202224737671357774337a272675272427222676)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443177862 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443177863 2023.12.01 10:06:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 3f3e383a6b696f293e3b2b656c383b393d383b393d)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443214823 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443214824 2023.12.01 10:06:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a8f8aafff5fff8bdfefabff2f8afacaeadaea9aefd)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443214829 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443214830 2023.12.01 10:06:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a8f9a3fff6fefebdfefdbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443214835 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443214836 2023.12.01 10:06:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a8f8a3ffa1ffafbeacfbeef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443214862 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443214863 2023.12.01 10:06:54)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c797c293c590c0d19693819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443214884 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443214885 2023.12.01 10:06:54)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d786d785d9818bc0d180c28d83d182d281d1d5d1de)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443214904 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443214905 2023.12.01 10:06:54)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code f6a7f6a6f9a0aae1f1a4e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443214919 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443214920 2023.12.01 10:06:54)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0657010009505a110003135c52005303500004000f)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443214947 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443214948 2023.12.01 10:06:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25757520257379307121347a722327232c22212371)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443214964 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443214965 2023.12.01 10:06:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 34643131636265223230776f603235326733313235)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443214986 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443214987 2023.12.01 10:06:54)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 44144446411214524417021e414241421042124346)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443215007 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443215008 2023.12.01 10:06:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 54055257550307425f50470f01525153565252525d)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443215026 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443215027 2023.12.01 10:06:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 73237472262472647f716129747520762574767526)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443215051 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443215052 2023.12.01 10:06:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 83d38e8dd5d5d494848091d8d785808487858a85d5)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443215076 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443215077 2023.12.01 10:06:55)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code a2f2aff5f5f4f5b5a4f6b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443215117 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443215118 2023.12.01 10:06:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code c191c494939790d49695d29bc6c794c6c5c6c3c797)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443215145 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443215146 2023.12.01 10:06:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e0b1e0b3e2b6b0f6e1e4f4bab3e7e4e6e2e7e4e6e2)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443238520 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443238521 2023.12.01 10:07:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2f2c2e2b2c787f3a797d38757f282b292a292e297a)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443238530 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443238531 2023.12.01 10:07:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3f3d373a3f69692a696a28656f383b393a38373969)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443238536 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443238537 2023.12.01 10:07:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3f3c373a686838293b6c79656f393b393b393a383d)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443238564 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443238565 2023.12.01 10:07:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 5e5d585c0e0959480f0a18040e585a585a585b595c)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443238586 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443238587 2023.12.01 10:07:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 6e6c6d6e3238327968397b343a683b6b38686c6867)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443238607 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443238608 2023.12.01 10:07:18)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8d8f8e83d0dbd19a8adf98d7d98bd888db8b8f8b84)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443238627 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443238628 2023.12.01 10:07:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 9d9f9e92c0cbc18a9b9888c7c99bc898cb9b9f9b94)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443238653 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443238654 2023.12.01 10:07:18)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bcbfe8e9eaeae0a9e8b8ade3ebbabebab5bbb8bae8)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443238670 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443238671 2023.12.01 10:07:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cccfcd99cc9a9ddacac88f9798cacdca9fcbc9cacd)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443238690 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443238691 2023.12.01 10:07:18)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code dbd8df89888d8bcddb889d81dedddedd8fdd8ddcd9)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443238706 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443238707 2023.12.01 10:07:18)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code ebe9e9b8bcbcb8fde0eff8b0beedeeece9ededede2)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443238730 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443238731 2023.12.01 10:07:18)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 0a09080c0d5d0b1d060818500d0c590f5c0d0f0c5f)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443238757 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443238758 2023.12.01 10:07:18)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 1a19121d1e4c4d0d1d1908414e1c191d1e1c131c4c)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443238782 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443238783 2023.12.01 10:07:18)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 393a313c656f6e2e3f6d2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443238826 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443238827 2023.12.01 10:07:18)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 686b6868333e397d3f3c7b326f6e3d6f6c6f6a6e3e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443238854 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443238855 2023.12.01 10:07:18)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8785828982d1d791868393ddd48083818580838185)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443265925 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443265926 2023.12.01 10:07:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e6a6d3b3e696e2b686c29646e393a383b383f386b)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443265931 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443265932 2023.12.01 10:07:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e6b643b3d68682b686b29646e393a383b39363868)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443265937 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443265938 2023.12.01 10:07:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e6a643b6a6939283a6d78646e383a383a383b393c)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443265960 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443265961 2023.12.01 10:07:45)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 5d09095f0c0a5a4b0c091b070d5b595b595b585a5f)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443265982 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443265983 2023.12.01 10:07:45)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7c292d7d262a206b7a2b6926287a29792a7a7e7a75)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443265996 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443265997 2023.12.01 10:07:45)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8cd9dd82d6dad09b8bde99d6d88ad989da8a8e8a85)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443266011 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443266012 2023.12.01 10:07:46)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 9bceca94c0cdc78c9d9e8ec1cf9dce9ecd9d999d92)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443266040 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443266041 2023.12.01 10:07:46)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code abffadfdfcfdf7beffafbaf4fcada9ada2acafadff)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443266056 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443266057 2023.12.01 10:07:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ca9e999fc89c9bdcccce89919ecccbcc99cdcfcccb)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443266079 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443266080 2023.12.01 10:07:46)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code da8e8c888a8c8accda899c80dfdcdfdc8edc8cddd8)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443266093 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443266094 2023.12.01 10:07:46)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e9bcb9bae5bebaffe2edfab2bcefeceeebefefefe0)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443266111 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443266112 2023.12.01 10:07:46)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code f9ada8a9a6aef8eef5fbeba3feffaafcaffefcffac)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443266136 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443266137 2023.12.01 10:07:46)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 184c421f454e4f0f1f1b0a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443266161 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443266162 2023.12.01 10:07:46)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 287c722c757e7f3f2e7c3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443266200 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443266201 2023.12.01 10:07:46)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 57030554030106420003440d505102505350555101)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443266226 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443266227 2023.12.01 10:07:46)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 66333166623036706762723c356162606461626064)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443274488 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443274489 2023.12.01 10:07:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b0e2e2e4e5e7e0a5e6e2a7eae0b7b4b6b5b6b1b6e5)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443274494 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443274495 2023.12.01 10:07:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b0e3ebe4e6e6e6a5e6e5a7eae0b7b4b6b5b7b8b6e6)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443274500 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443274501 2023.12.01 10:07:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b0e2ebe4b1e7b7a6b4e3f6eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443274523 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443274524 2023.12.01 10:07:54)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cf9d9a9b9c98c8d99e9b89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443274545 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443274546 2023.12.01 10:07:54)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code efbcbfbcb0b9b3f8e9b8fab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443274559 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443274560 2023.12.01 10:07:54)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code feadaeaea2a8a2e9f9aceba4aaf8abfba8f8fcf8f7)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443274573 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443274574 2023.12.01 10:07:54)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code feadaeaea2a8a2e9f8fbeba4aaf8abfba8f8fcf8f7)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443274599 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443274600 2023.12.01 10:07:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1d4f1d1b4c4b410849190c424a1b1f1b141a191b49)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443274613 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443274614 2023.12.01 10:07:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2d7f78292a7b7c3b2b296e76792b2c2b7e2a282b2c)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443274637 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443274638 2023.12.01 10:07:54)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 4c1e1c4e1e1a1c5a4c1f0a16494a494a184a1a4b4e)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443274653 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443274654 2023.12.01 10:07:54)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 5c0f0a5f0a0b0f4a57584f07095a595b5e5a5a5a55)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443274672 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443274673 2023.12.01 10:07:54)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 6c3e3b6c693b6d7b606e7e366b6a3f693a6b696a39)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443274698 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443274699 2023.12.01 10:07:54)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8bd9d6858cdddc9c8c8899d0df8d888c8f8d828ddd)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443274723 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443274724 2023.12.01 10:07:54)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9ac8c7959ecccd8d9cce88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443274762 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443274763 2023.12.01 10:07:54)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code c99b9c9c939f98dc9e9dda93cecf9ccecdcecbcf9f)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443274789 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443274790 2023.12.01 10:07:54)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d98a898bd28f89cfd8ddcd838adedddfdbdedddfdb)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443294134 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443294135 2023.12.01 10:08:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 696d6169353e397c3f3b7e33396e6d6f6c6f686f3c)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443294143 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443294144 2023.12.01 10:08:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 787d7979262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443294149 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443294150 2023.12.01 10:08:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 787c7979712f7f6e7c2b3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443294176 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443294177 2023.12.01 10:08:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 989c979695cf9f8ec9ccdec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443294197 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443294198 2023.12.01 10:08:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b7b2bde3b9e1eba0b1e0a2ede3b1e2b2e1b1b5b1be)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443294211 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443294212 2023.12.01 10:08:14)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b7b2bde3b9e1eba0b0e5a2ede3b1e2b2e1b1b5b1be)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443294230 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443294231 2023.12.01 10:08:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d6d3dc84d9808ac1d0d3c38c82d083d380d0d4d0df)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443294256 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443294257 2023.12.01 10:08:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e6e2bbb4e5b0baf3b2e2f7b9b1e0e4e0efe1e2e0b2)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443294277 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443294278 2023.12.01 10:08:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 05015503535354130301465e510304035602000304)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443294299 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443294300 2023.12.01 10:08:14)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 15114012114345031546534f101310134113431217)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443294314 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443294315 2023.12.01 10:08:14)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 24217720257377322f20377f71222123262222222d)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443294332 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443294333 2023.12.01 10:08:14)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 34306631666335233836266e333267316233313261)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443294357 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443294358 2023.12.01 10:08:14)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 53570b5005050444545041080755505457555a5505)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443294385 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443294386 2023.12.01 10:08:14)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 63673b6335353474653771383765606467656a6535)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443294425 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443294426 2023.12.01 10:08:14)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9296c29dc3c4c387c5c681c89594c79596959094c4)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443294452 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443294453 2023.12.01 10:08:14)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code b1b4e4e5b2e7e1a7b0b5a5ebe2b6b5b7b3b6b5b7b3)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443306028 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443306029 2023.12.01 10:08:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ebe8edb8ecbcbbfebdb9fcb1bbecefedeeedeaedbe)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443306034 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443306035 2023.12.01 10:08:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ebe9e4b8efbdbdfebdbefcb1bbecefedeeece3edbd)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443306040 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443306041 2023.12.01 10:08:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ebe8e4b8b8bcecfdefb8adb1bbedefedefedeeece9)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443306067 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443306068 2023.12.01 10:08:26)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 0a09040d5e5d0d1c5b5e4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443306089 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443306090 2023.12.01 10:08:26)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 292b222d297f753e2f7e3c737d2f7c2c7f2f2b2f20)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443306104 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443306105 2023.12.01 10:08:26)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 393b323c396f652e3e6b2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443306119 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443306120 2023.12.01 10:08:26)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 393b323c396f652e3f3c2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443306146 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443306147 2023.12.01 10:08:26)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 585b045a550e044d0c5c49070f5e5a5e515f5c5e0c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443306162 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443306163 2023.12.01 10:08:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 686b6168333e397e6e6c2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443306199 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443306200 2023.12.01 10:08:26)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 97949b9891c1c78197c4d1cd92919291c391c19095)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443306215 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443306216 2023.12.01 10:08:26)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a6a4acf1a5f1f5b0ada2b5fdf3a0a3a1a4a0a0a0af)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443306235 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443306236 2023.12.01 10:08:26)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b6b5bde2e6e1b7a1bab4a4ecb1b0e5b3e0b1b3b0e3)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443306261 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443306262 2023.12.01 10:08:26)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code d5d6d487858382c2d2d6c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443306288 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443306289 2023.12.01 10:08:26)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e5e6e4b6b5b3b2f2e3b1f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443306338 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443306339 2023.12.01 10:08:26)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 23202b277375723674773079242576242724212575)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443306369 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443306370 2023.12.01 10:08:26)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 43414e414215135542475719104447454144474541)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443312977 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443312978 2023.12.01 10:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 04050602555354115256135e540300020102050251)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443312983 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443312984 2023.12.01 10:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 14141f13464242014241034e4413101211131c1242)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443312989 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443312990 2023.12.01 10:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 14151f13114313021047524e441210121012111316)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443313010 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443313011 2023.12.01 10:08:33)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 333236373564342562677569633537353735363431)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443313033 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443313034 2023.12.01 10:08:33)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 4343434149151f544514561917451646154541454a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443313046 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443313047 2023.12.01 10:08:33)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5353535059050f445401460907550656055551555a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443313060 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443313061 2023.12.01 10:08:33)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6262626269343e756467773836643767346460646b)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443313086 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443313087 2023.12.01 10:08:33)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7273257275242e672676632d257470747b75767426)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443313103 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443313104 2023.12.01 10:08:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8180838fd3d7d0978785c2dad5878087d286848780)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443313125 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443313126 2023.12.01 10:08:33)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a1a0a6f6a1f7f1b7a1f2e7fba4a7a4a7f5a7f7a6a3)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443313139 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443313140 2023.12.01 10:08:33)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b0b0b1e4b5e7e3a6bbb4a3ebe5b6b5b7b2b6b6b6b9)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443313159 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443313160 2023.12.01 10:08:33)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code c0c1c0959697c1d7ccc2d29ac7c693c596c7c5c695)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443313189 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443313190 2023.12.01 10:08:33)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code dfded58ddc8988c8d8dccd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443313216 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443313217 2023.12.01 10:08:33)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code fefff4aefea8a9e9f8aaeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443313257 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443313258 2023.12.01 10:08:33)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 1e1f1b1918484f0b494a0d4419184b191a191c1848)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443313285 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443313286 2023.12.01 10:08:33)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 3d3d3d386b6b6d2b3c3929676e3a393b3f3a393b3f)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443333549 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443333550 2023.12.01 10:08:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67326567353037723135703d376063616261666132)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443333555 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443333556 2023.12.01 10:08:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67336c67363131723132703d3760636162606f6131)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443333561 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443333562 2023.12.01 10:08:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67326c67613060716334213d376163616361626065)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443333585 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443333586 2023.12.01 10:08:53)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 86d3838985d18190d7d2c0dcd68082808280838184)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443333607 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443333608 2023.12.01 10:08:53)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a5f1a5f2a9f3f9b2a3f2b0fff1a3f0a0f3a3a7a3ac)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443333637 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443333638 2023.12.01 10:08:53)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c490c491c99298d3c396d19e90c291c192c2c6c2cd)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443333652 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443333653 2023.12.01 10:08:53)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d480d486d98288c3d2d1c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443333679 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443333680 2023.12.01 10:08:53)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e4b1b3b6e5b2b8f1b0e0f5bbb3e2e6e2ede3e0e2b0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443333695 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443333696 2023.12.01 10:08:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f3a6f1a3a3a5a2e5f5f7b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443333719 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443333720 2023.12.01 10:08:53)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 124712151144420412415448171417144614441510)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443333746 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443333747 2023.12.01 10:08:53)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 32663437356561243936216967343735303434343b)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443333767 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443333768 2023.12.01 10:08:53)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 41144643161640564d43531b464712441746444714)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443333792 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443333793 2023.12.01 10:08:53)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 61346c61353736766662733a356762666567686737)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443333819 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443333820 2023.12.01 10:08:53)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 70257d71252627677624622b247673777476797626)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701443333867 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443333868 2023.12.01 10:08:53)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9fca9a909ac9ce8ac8cb8cc59899ca989b989d99c9)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443333893 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443333894 2023.12.01 10:08:53)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code beeabeeae9e8eea8bfbaaae4edb9bab8bcb9bab8bc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443349045 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443349046 2023.12.01 10:09:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a3a4a3a5a4a3e6a5a1e4a9a3f4f7f5f6f5f2f5a6)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443349051 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443349052 2023.12.01 10:09:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a2ada3a6a5a5e6a5a6e4a9a3f4f7f5f6f4fbf5a5)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443349057 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443349058 2023.12.01 10:09:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a3ada3f1a4f4e5f7a0b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443349081 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443349082 2023.12.01 10:09:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 121414141545150443465448421416141614171510)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443349103 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443349104 2023.12.01 10:09:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2126222529777d362776347b752774247727232728)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443349118 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443349119 2023.12.01 10:09:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3136323439676d263663246b653764346737333738)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443349132 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443349133 2023.12.01 10:09:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4146424349171d564744541b154714441747434748)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443349159 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443349160 2023.12.01 10:09:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6066346165363c753464713f376662666967646634)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443349176 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443349177 2023.12.01 10:09:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 70767171232621667674332b247671762377757671)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443349198 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443349199 2023.12.01 10:09:09)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 8f898b81d8d9df998fdcc9d58a898a89db89d9888d)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443349219 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443349220 2023.12.01 10:09:09)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 9e999c91cec9cd88959a8dc5cb989b999c98989897)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443349240 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443349241 2023.12.01 10:09:09)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code aea8adf9adf9afb9a2acbcf4a9a8fdabf8a9aba8fb)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443349265 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443349266 2023.12.01 10:09:09)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code cdcbc498cc9b9adacacedf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443349293 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443349294 2023.12.01 10:09:09)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code edebe4beecbbbafaebb9ffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4357          1701443349310 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701443349311 2023.12.01 10:09:09)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code fcfbfcadadabfeeaf7a8e9a7aefbfffaaafbfefbfc)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~134 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701443349353 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443349354 2023.12.01 10:09:09)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 2b2d2b2f2a7d7a3e7c7f38712c2d7e2c2f2c292d7d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443349375 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443349376 2023.12.01 10:09:09)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 3b3c3e3e6b6d6b2d3a3f2f61683c3f3d393c3f3d39)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443353015 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443353016 2023.12.01 10:09:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 737524722524236625216429237477757675727526)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443353021 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443353022 2023.12.01 10:09:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 73742d7226252566252664292374777576747b7525)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443353027 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443353028 2023.12.01 10:09:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 73752d727124746577203529237577757775767471)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443353061 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443353062 2023.12.01 10:09:13)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a2a4f2f4a5f5a5b4f3f6e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443353088 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443353089 2023.12.01 10:09:13)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b2b5e7e6b9e4eea5b4e5a7e8e6b4e7b7e4b4b0b4bb)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443353102 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443353103 2023.12.01 10:09:13)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c1c69494c9979dd6c693d49b95c794c497c7c3c7c8)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443353117 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443353118 2023.12.01 10:09:13)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d1d68483d9878dc6d7d4c48b85d784d487d7d3d7d8)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443353141 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443353142 2023.12.01 10:09:13)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f0f6f2a1f5a6ace5a4f4e1afa7f6f2f6f9f7f4f6a4)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443353157 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443353158 2023.12.01 10:09:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 00070106535651160604435b540601065307050601)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443353184 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443353185 2023.12.01 10:09:13)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 1f181b1848494f091f4c59451a191a194b1949181d)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443353199 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443353200 2023.12.01 10:09:13)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 2f292d2b7c787c39242b3c747a292a282d29292926)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443353217 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443353218 2023.12.01 10:09:13)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 3e393d3b3d693f29323c2c6439386d3b68393b386b)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443353242 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443353243 2023.12.01 10:09:13)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4e49474c4e181959494d5c151a484d494a48474818)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443353268 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443353269 2023.12.01 10:09:13)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 6d6a646d6c3b3a7a6b397f36396b6e6a696b646b3b)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4357          1701443353283 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701443353284 2023.12.01 10:09:13)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 7d7b7d7d2b2a7f6b762968262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~134 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701443353305 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443353306 2023.12.01 10:09:13)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8d8a8c838adbdc98dad99ed78a8bd88a898a8f8bdb)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443353324 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443353325 2023.12.01 10:09:13)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code acaaa8fbfdfafcbaada8b8f6ffaba8aaaeaba8aaae)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701443568091 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443568092 2023.12.01 10:12:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999a9f96c5cec98ccfcb8ec3c99e9d9f9c9f989fcc)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443568097 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443568098 2023.12.01 10:12:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999b9696c6cfcf8ccfcc8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443568103 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443568104 2023.12.01 10:12:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999a969691ce9e8f9dcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443568135 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443568136 2023.12.01 10:12:48)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c8cbc99cc59fcfde999c8e9298cecccecccecdcfca)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443568158 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443568159 2023.12.01 10:12:48)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d8dadc8ad98e84cfde8fcd828cde8ddd8ededaded1)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443568173 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443568174 2023.12.01 10:12:48)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e8eaecbbe9beb4ffefbafdb2bceebdedbeeeeaeee1)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443568187 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443568188 2023.12.01 10:12:48)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f7f5f3a7f9a1abe0f1f2e2ada3f1a2f2a1f1f5f1fe)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443568214 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443568215 2023.12.01 10:12:48)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 16154a1015404a0342120749411014101f11121042)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443568230 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443568231 2023.12.01 10:12:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 26252f22737077302022657d722027207521232027)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443568253 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443568254 2023.12.01 10:12:48)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 36353a33316066203665706c333033306230603134)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443568267 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443568268 2023.12.01 10:12:48)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 45474f47451216534e41561e10434042474343434c)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443568287 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443568288 2023.12.01 10:12:48)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 55565e56060254425957470f525306500352505300)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443568313 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443568314 2023.12.01 10:12:48)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 74777575252223637377662f2072777370727d7222)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443568342 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443568343 2023.12.01 10:12:48)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9390929cc5c5c48495c781c8c795909497959a95c5)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4357          1701443568358 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701443568359 2023.12.01 10:12:48)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code a3a1abf5a2f4a1b5a8f7b6f8f1a4a0a5f5a4a1a4a3)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~134 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701443568382 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443568383 2023.12.01 10:12:48)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b3b0bae7e3e5e2a6e4e7a0e9b4b5e6b4b7b4b1b5e5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443568402 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443568403 2023.12.01 10:12:48)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d2d0de80d28482c4d3d6c68881d5d6d4d0d5d6d4d0)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701443568429 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701443568430 2023.12.01 10:12:48)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e2e0eab0e2b5e0f4e5e5f7b9b0e5e1e4b4e5e0e7b4)
	(_ent
		(_time 1701443568423)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701443568439 2023.12.01 10:12:48)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f1f3fda1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701443586443 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701443586444 2023.12.01 10:13:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 414e1643151611541713561b114645474447404714)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701443586449 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701443586450 2023.12.01 10:13:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 414f1f43161717541714561b114645474446494717)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701443586455 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701443586456 2023.12.01 10:13:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 515e0f52510656475502170b015755575557545653)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701443586491 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701443586492 2023.12.01 10:13:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 707f2070752777662124362a207674767476757772)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701443586514 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701443586515 2023.12.01 10:13:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 8f81da81d0d9d39889d89ad5db89da8ad9898d8986)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701443586529 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701443586530 2023.12.01 10:13:06)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9f91ca90c0c9c38898cd8ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701443586543 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701443586544 2023.12.01 10:13:06)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code afa1faf8f0f9f3b8a9aabaf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701443586570 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701443586571 2023.12.01 10:13:06)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code beb1bcebeee8e2abeabaafe1e9b8bcb8b7b9bab8ea)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701443586585 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701443586586 2023.12.01 10:13:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cec1999bc8989fd8c8ca8d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701443586610 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701443586611 2023.12.01 10:13:06)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code ede2bfbeb8bbbdfbedbeabb7e8ebe8ebb9ebbbeaef)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701443586632 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701443586633 2023.12.01 10:13:06)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code fdf3a9adacaaaeebf6f9eea6a8fbf8fafffbfbfbf4)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701443586650 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701443586651 2023.12.01 10:13:06)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1c4b1f1b194b1d0b101e0e461b1a4f194a1b191a49)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701443586675 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701443586676 2023.12.01 10:13:06)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 2c7b25282a7a7b3b2b2f3e77782a2f2b282a252a7a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701443586703 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701443586704 2023.12.01 10:13:06)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 4b1c42494c1d1c5c4d1f59101f4d484c4f4d424d1d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4357          1701443586719 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701443586720 2023.12.01 10:13:06)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 5a0c5a58090d584c510e4f01085d595c0c5d585d5a)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~134 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701443586743 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701443586744 2023.12.01 10:13:06)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 6a3d6b6a683c3b7f3d3e79306d6c3f6d6e6d686c3c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701443586767 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701443586768 2023.12.01 10:13:06)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 89df8d8782dfd99f888d9dd3da8e8d8f8b8e8d8f8b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701443586788 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701443586789 2023.12.01 10:13:06)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 99cf999792ce9b8f9e9e8cc2cb9e9a9fcf9e9b9ccf)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701443586792 2023.12.01 10:13:06)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 99cf9d9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445568249 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445568250 2023.12.01 10:46:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6e4e4e2e5e1e6a3e0e4a1ece6b1b2b0b3b0b7b0e3)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445568265 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445568266 2023.12.01 10:46:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5969e90969393d09390d29f95c2c1c3c0c2cdc393)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445568271 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445568272 2023.12.01 10:46:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5979e90c192c2d3c196839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445568318 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445568319 2023.12.01 10:46:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f4a6a1a5f5a3f3e2a5a0b2aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445568343 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445568344 2023.12.01 10:46:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1340441419454f041544064947154616451511151a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445568366 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445568367 2023.12.01 10:46:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2370742729757f342471367977257626752521252a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445568384 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445568385 2023.12.01 10:46:08)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3360643639656f243536266967356636653531353a)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445568416 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445568417 2023.12.01 10:46:08)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6230626365343e773666733d356460646b65666436)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445568434 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445568435 2023.12.01 10:46:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 71232470232720677775322a257770772276747770)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445568472 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445568473 2023.12.01 10:46:08)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 90c2c09f91c6c08690c3d6ca95969596c496c69792)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701445568517 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445568518 2023.12.01 10:46:08)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bfece9ebece8eca9b4bbace4eab9bab8bdb9b9b9b6)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445568540 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445568541 2023.12.01 10:46:08)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code df8d888ddf88dec8d3ddcd85d8d98cda89d8dad98a)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445568568 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445568569 2023.12.01 10:46:08)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code eebcb3bdeeb8b9f9e9edfcb5bae8ede9eae8e7e8b8)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445568599 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445568600 2023.12.01 10:46:08)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 0d5f510b0c5b5a1a0b591f56590b0e0a090b040b5b)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701445568654 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445568655 2023.12.01 10:46:08)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 4c1e184e4c1a1d591b185f164b4a194b484b4e4a1a)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445568688 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445568689 2023.12.01 10:46:08)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 6b383a6b3b3d3b7d6a6f7f31386c6f6d696c6f6d69)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445568723 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445568724 2023.12.01 10:46:08)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 8ad9df85d9dd889c8d8d9fd1d88d898cdc8d888fdc)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445568734 2023.12.01 10:46:08)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 9ac9cb95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445618719 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445618720 2023.12.01 10:46:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code da8dda88de8d8acf8c88cd808adddedcdfdcdbdc8f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445618725 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445618726 2023.12.01 10:46:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code da8cd388dd8c8ccf8c8fcd808adddedcdfddd2dc8c)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445618731 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445618732 2023.12.01 10:46:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code da8dd3888a8dddccde899c808adcdedcdedcdfddd8)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445618766 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445618767 2023.12.01 10:46:58)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 095e0d0e055e0e1f585d4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445618791 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445618792 2023.12.01 10:46:58)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 194f181e194f450e1f4e0c434d1f4c1c4f1f1b1f10)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445618807 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445618808 2023.12.01 10:46:58)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 386e393d396e642f3f6a2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445618825 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445618826 2023.12.01 10:46:58)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 481e494a491e145f4e4d5d121c4e1d4d1e4e4a4e41)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445618854 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445618855 2023.12.01 10:46:58)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6730316665313b7233637638306165616e60636133)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445618869 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445618870 2023.12.01 10:46:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77207476232126617173342c237176712470727176)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445618894 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445618895 2023.12.01 10:46:58)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 86d1808881d0d69086d5c0dc83808380d280d08184)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701445618910 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445618911 2023.12.01 10:46:58)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 96c0969995c1c5809d9285cdc3909391949090909f)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445618931 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445618932 2023.12.01 10:46:58)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b5e2b4e1e6e2b4a2b9b7a7efb2b3e6b0e3b2b0b3e0)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445618959 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445618960 2023.12.01 10:46:58)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c592ce90959392d2c2c6d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445618987 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445618988 2023.12.01 10:46:58)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e4b3efb7b5b2b3f3e2b0f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701445619040 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445619041 2023.12.01 10:46:59)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 237421277375723674773079242576242724212575)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445619073 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445619074 2023.12.01 10:46:59)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 421445404214125443465618114546444045464440)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445619117 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445619118 2023.12.01 10:46:59)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 61376260623663776666743a336662673766636437)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445619127 2023.12.01 10:46:59)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 71277670752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445829499 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445829500 2023.12.01 10:50:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 386a303d656f682d6e6a2f62683f3c3e3d3e393e6d)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445829505 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445829506 2023.12.01 10:50:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 386b393d666e6e2d6e6d2f62683f3c3e3d3f303e6e)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445829511 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445829512 2023.12.01 10:50:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 47154645411040514314011d174143414341424045)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445829550 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445829551 2023.12.01 10:50:29)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 67356866653060713633213d376163616361626065)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445829573 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445829574 2023.12.01 10:50:29)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 86d58c8889d0da9180d193dcd280d383d08084808f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445829589 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445829590 2023.12.01 10:50:29)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 95c69f9a99c3c98292c780cfc193c090c39397939c)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445829604 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445829605 2023.12.01 10:50:29)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a5f6aff2a9f3f9b2a3a0b0fff1a3f0a0f3a3a7a3ac)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445829638 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445829639 2023.12.01 10:50:29)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c4969990c59298d190c0d59b93c2c6c2cdc3c0c290)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445829653 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445829654 2023.12.01 10:50:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d486dc86838285c2d2d0978f80d2d5d287d3d1d2d5)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445829676 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445829677 2023.12.01 10:50:29)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code e4b6e9b7e1b2b4f2e4b7a2bee1e2e1e2b0e2b2e3e6)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701445829691 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445829692 2023.12.01 10:50:29)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code f3a0f8a3f5a4a0e5f8f7e0a8a6f5f6f4f1f5f5f5fa)
	(_ent
		(_time 1701445829689)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445829710 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445829711 2023.12.01 10:50:29)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 03515105565402140f011159040550065504060556)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445829742 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445829743 2023.12.01 10:50:29)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 22707a2675747535252130797624212526242b2474)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445829782 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445829783 2023.12.01 10:50:29)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 51030952050706465705430a055752565557585707)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701445829815 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445829816 2023.12.01 10:50:29)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 70222071232621652724632a777625777477727626)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445829836 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445829837 2023.12.01 10:50:29)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 80d3d58e82d6d096818494dad38784868287848682)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445829850 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445829851 2023.12.01 10:50:29)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 8fdcde80dbd88d9988889ad4dd888c89d9888d8ad9)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445829854 2023.12.01 10:50:29)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 8fdcda81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445848286 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445848287 2023.12.01 10:50:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9591969ac5c2c580c3c782cfc592919390939493c0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445848292 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445848293 2023.12.01 10:50:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 95909f9ac6c3c380c3c082cfc592919390929d93c3)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445848298 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445848299 2023.12.01 10:50:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a5a1aff2a1f2a2b3a1f6e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445848321 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445848322 2023.12.01 10:50:48)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c4c0c090c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445848342 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445848343 2023.12.01 10:50:48)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d3d6d281d9858fc4d584c68987d586d685d5d1d5da)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445848356 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445848357 2023.12.01 10:50:48)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e3e6e2b0e9b5bff4e4b1f6b9b7e5b6e6b5e5e1e5ea)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445848371 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445848372 2023.12.01 10:50:48)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f3f6f2a3f9a5afe4f5f6e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445848406 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445848407 2023.12.01 10:50:48)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1216451415444e074616034d451410141b15161446)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445848421 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445848422 2023.12.01 10:50:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 222620267374733424266179762423247125272423)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445848448 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445848449 2023.12.01 10:50:48)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 41454643411711574112071b444744471547174643)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701445848468 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445848469 2023.12.01 10:50:48)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 50555153550703465b54430b055655575256565659)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445848494 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445848495 2023.12.01 10:50:48)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 70747071262771677c72622a777623752677757625)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445848519 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445848520 2023.12.01 10:50:48)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 7f7b757e7c292868787c6d242b797c787b79767929)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445848544 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445848545 2023.12.01 10:50:48)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9f9b95909cc9c88899cb8dc4cb999c989b999699c9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5407          1701445848559 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701445848560 2023.12.01 10:50:48)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code aeabadf8f9f9acb8a5fabbf5fca9ada8f8a9aca9ae)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 45(_ent (_in))))
				(_port(_int read_address1 4 0 46(_ent (_in))))
				(_port(_int read_address2 4 0 46(_ent (_in))))
				(_port(_int write_address 4 0 46(_ent (_in))))
				(_port(_int read_data1 5 0 47(_ent (_out))))
				(_port(_int read_data2 5 0 47(_ent (_out))))
				(_port(_int write_data 5 0 48(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 99(_comp RegisterFile)
		(_port
			((clk)(clk))
			((reset)(reset))
			((read_address1)(source_register))
			((read_address2)(destination_register))
			((write_address)(source_operand))
			((read_data1)(regfile_read_data1))
			((read_data2)(regfile_read_data2))
			((write_data)((_others(i 2))))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((read_address1)(read_address1))
				((read_address2)(read_address2))
				((write_address)(write_address))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((write_data)(write_data))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701445848590 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445848591 2023.12.01 10:50:48)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code cdc9cf98ca9b9cd89a99de97cacb98cac9cacfcb9b)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445848615 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445848616 2023.12.01 10:50:48)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code ddd8da8f8b8b8dcbdcd9c9878edad9dbdfdad9dbdf)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445848649 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445848650 2023.12.01 10:50:48)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 0c09080b5d5b0e1a0b0b19575e0b0f0a5a0b0e095a)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445848657 2023.12.01 10:50:48)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 0c090c0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445866925 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445866926 2023.12.01 10:51:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 66663566353136733034713c366162606360676033)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445866934 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445866935 2023.12.01 10:51:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 75742f74262323602320622f2572717370727d7323)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445866940 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445866941 2023.12.01 10:51:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 75752f74712272637126332f257371737173707277)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445866968 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445866969 2023.12.01 10:51:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9494c09a95c39382c5c0d2cec49290929092919396)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445866990 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445866991 2023.12.01 10:51:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a4a5f5f3a9f2f8b3a2f3b1fef0a2f1a1f2a2a6a2ad)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445867010 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445867011 2023.12.01 10:51:07)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b4b5e5e0b9e2e8a3b3e6a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445867026 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445867027 2023.12.01 10:51:07)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d3d28281d9858fc4d5d6c68987d586d685d5d1d5da)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445867056 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445867057 2023.12.01 10:51:07)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e3e3e5b1e5b5bff6b7e7f2bcb4e5e1e5eae4e7e5b7)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445867072 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445867073 2023.12.01 10:51:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 020250045354531404064159560403045105070403)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445867095 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445867096 2023.12.01 10:51:07)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 11114616114741071142574b141714174517471613)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701445867110 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445867111 2023.12.01 10:51:07)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 21207025257672372a25327a742724262327272728)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445867128 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445867129 2023.12.01 10:51:07)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 31316134666630263d33236b363762346736343764)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445867154 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445867155 2023.12.01 10:51:07)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 50500a53050607475753420b045653575456595606)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445867181 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445867182 2023.12.01 10:51:07)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 60603a60353637776634723b346663676466696636)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701445867226 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445867227 2023.12.01 10:51:07)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8e8edc8088d8df9bd9da9dd48988db898a898c88d8)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445867259 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445867260 2023.12.01 10:51:07)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code bdbceae9ebebedabbcb9a9e7eebab9bbbfbab9bbbf)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445867295 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445867296 2023.12.01 10:51:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code dddc8e8e8b8adfcbdadac8868fdadedb8bdadfd88b)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445867303 2023.12.01 10:51:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code dddc8a8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701445880839 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701445880840 2023.12.01 10:51:20)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c790c792959097d29195d09d97c0c3c1c2c1c6c192)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701445880845 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701445880846 2023.12.01 10:51:20)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c791ce92969191d29192d09d97c0c3c1c2c0cfc191)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701445880852 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701445880853 2023.12.01 10:51:20)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c790ce92c190c0d1c394819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701445880886 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701445880887 2023.12.01 10:51:20)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f6a1f1a7f5a1f1e0a7a2b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701445880909 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701445880910 2023.12.01 10:51:20)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0650070009505a110051135c52005303500004000f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701445880927 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701445880928 2023.12.01 10:51:20)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1640171119404a011144034c42104313401014101f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701445880943 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701445880944 2023.12.01 10:51:20)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 25732421297379322320307f71237020732327232c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701445880971 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701445880972 2023.12.01 10:51:20)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 44131247451218511040551b134246424d43404210)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701445880988 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701445880989 2023.12.01 10:51:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 54035757030205425250170f005255520753515255)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701445881009 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701445881010 2023.12.01 10:51:21)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 64336264613234726437223e616261623062326366)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701445881031 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701445881032 2023.12.01 10:51:21)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 83d5838d85d4d095888790d8d6858684818585858a)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701445881054 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701445881055 2023.12.01 10:51:21)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 93c4929cc6c492849f9181c99495c096c5949695c6)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701445881080 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701445881081 2023.12.01 10:51:21)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b2e5b9e6e5e4e5a5b5b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701445881112 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701445881113 2023.12.01 10:51:21)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d186da83858786c6d785c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5399          1701445881127 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701445881128 2023.12.01 10:51:21)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code e1b7e3b3e2b6e3f7eab5f4bab3e6e2e7b7e6e3e6e1)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int rst -1 0 45(_ent (_in))))
				(_port(_int read_address1 4 0 46(_ent (_in))))
				(_port(_int read_address2 4 0 46(_ent (_in))))
				(_port(_int write_address 4 0 46(_ent (_in))))
				(_port(_int read_data1 5 0 47(_ent (_out))))
				(_port(_int read_data2 5 0 47(_ent (_out))))
				(_port(_int write_data 5 0 48(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 54(_ent (_in))))
				(_port(_int A 7 0 55(_ent (_in))))
				(_port(_int B 7 0 55(_ent (_in))))
				(_port(_int R 7 0 56(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 99(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((read_address1)(source_register))
			((read_address2)(destination_register))
			((write_address)(source_operand))
			((read_data1)(regfile_read_data1))
			((read_data2)(regfile_read_data2))
			((write_data)((_others(i 2))))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((read_address1)(read_address1))
				((read_address2)(read_address2))
				((write_address)(write_address))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((write_data)(write_data))
			)
		)
	)
	(_inst ALU_Inst 0 111(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701445881165 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701445881166 2023.12.01 10:51:21)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 00570206535651155754135a070655070407020656)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701445881195 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701445881196 2023.12.01 10:51:21)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 1f4918184b494f091e1b0b454c181b191d181b191d)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701445881227 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701445881228 2023.12.01 10:51:21)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 3e683d3a69693c2839392b656c393d3868393c3b68)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701445881236 2023.12.01 10:51:21)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 4e18494c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446010201 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446010202 2023.12.01 10:53:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17184410454047024145004d471013111211161142)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446010207 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446010208 2023.12.01 10:53:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17194d10464141024142004d4710131112101f1141)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446010213 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446010214 2023.12.01 10:53:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17184d10114010011344514d471113111311121015)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446010239 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446010240 2023.12.01 10:53:30)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 36396232356131206762706c663032303230333134)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446010264 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446010265 2023.12.01 10:53:30)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 555b0456590309425302400f01530050035357535c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446010284 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446010285 2023.12.01 10:53:30)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 656b3465693339726237703f31633060336367636c)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446010304 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446010305 2023.12.01 10:53:30)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 757b2474792329627370602f21732070237377737c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446010335 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446010336 2023.12.01 10:53:30)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 949b929a95c2c881c09085cbc39296929d939092c0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446010353 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446010354 2023.12.01 10:53:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3bce0e7e3e5e2a5b5b7f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446010380 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446010381 2023.12.01 10:53:30)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code c3cc9596c19593d5c3908599c6c5c6c597c595c4c1)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446010399 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446010400 2023.12.01 10:53:30)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code d2dc8280d58581c4d9d6c18987d4d7d5d0d4d4d4db)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446010427 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446010428 2023.12.01 10:53:30)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code f2fda3a2a6a5f3e5fef0e0a8f5f4a1f7a4f5f7f4a7)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446010454 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446010455 2023.12.01 10:53:30)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 111e4b16454746061612034a451712161517181747)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446010479 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446010480 2023.12.01 10:53:30)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 303f6a35656667273664226b643633373436393666)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446010523 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446010524 2023.12.01 10:53:30)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 4f401d4d4a191e5a181b5c1548491a484b484d4919)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446010551 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446010552 2023.12.01 10:53:30)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 6f61386f3b393f796e6b7b353c686b696d686b696d)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446010583 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446010584 2023.12.01 10:53:30)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 8e80dd81d9d98c9889899bd5dc898d88d8898c8bd8)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446010594 2023.12.01 10:53:30)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 9d93ca92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446041431 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446041432 2023.12.01 10:54:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0a0d0e0c0e5d5a1f5c581d505a0d0e0c0f0c0b0c5f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446041443 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446041444 2023.12.01 10:54:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 191f141e464f4f0c4f4c0e43491e1d1f1c1e111f4f)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446041449 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446041450 2023.12.01 10:54:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 191e141e114e1e0f1d4a5f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446041480 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446041481 2023.12.01 10:54:01)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 484f4b4b451f4f5e191c0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446041504 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446041505 2023.12.01 10:54:01)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 585e5e5b590e044f5e0f4d020c5e0d5d0e5e5a5e51)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446041520 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446041521 2023.12.01 10:54:01)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6761616769313b706035723d33613262316165616e)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446041542 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446041543 2023.12.01 10:54:01)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8781818989d1db90818292ddd381d282d18185818e)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446041574 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446041575 2023.12.01 10:54:01)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a6a1f7f0a5f0fab3f2a2b7f9f1a0a4a0afa1a2a0f2)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446041591 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446041592 2023.12.01 10:54:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b5b2b1e1e3e3e4a3b3b1f6eee1b3b4b3e6b2b0b3b4)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446041626 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446041627 2023.12.01 10:54:01)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code d5d2d487d18385c3d586938fd0d3d0d381d383d2d7)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446041641 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446041642 2023.12.01 10:54:01)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e4e2e3b7e5b3b7f2efe0f7bfb1e2e1e3e6e2e2e2ed)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446041660 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446041661 2023.12.01 10:54:01)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code f4f3f2a4a6a3f5e3f8f6e6aef3f2a7f1a2f3f1f2a1)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446041686 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446041687 2023.12.01 10:54:01)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 13141c1445454404141001484715101417151a1545)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446041713 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446041714 2023.12.01 10:54:01)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 23242c2775757434257731787725202427252a2575)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446041757 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446041758 2023.12.01 10:54:01)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 525555510304034705064108555407555655505404)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446041784 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446041785 2023.12.01 10:54:01)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 71777370722721677075652b227675777376757773)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446041815 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446041816 2023.12.01 10:54:01)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 9096969e92c79286979785cbc2979396c6979295c6)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446041824 2023.12.01 10:54:01)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code a0a6a2f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446062455 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446062456 2023.12.01 10:54:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 31313734656661246763266b613635373437303764)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446062461 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446062462 2023.12.01 10:54:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 31303e34666767246764266b613635373436393767)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446062467 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446062468 2023.12.01 10:54:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 31313e34316636273562776b613735373537343633)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446062499 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446062500 2023.12.01 10:54:22)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 60606161653767763134263a306664666466656762)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446062521 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446062522 2023.12.01 10:54:22)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 6f6e6b6f3039337869387a353b693a6a39696d6966)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446062536 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446062537 2023.12.01 10:54:22)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7f7e7b7e20292368782d6a252b792a7a29797d7976)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446062551 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446062552 2023.12.01 10:54:22)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8f8e8b81d0d9d398898a9ad5db89da8ad9898d8986)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446062578 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446062579 2023.12.01 10:54:22)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code aeaefdf8fef8f2bbfaaabff1f9a8aca8a7a9aaa8fa)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446062596 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446062597 2023.12.01 10:54:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdbdbbe9baebecabbbb9fee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446062619 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446062620 2023.12.01 10:54:22)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code cdcdce98989b9ddbcd9e8b97c8cbc8cb99cb9bcacf)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446062634 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446062635 2023.12.01 10:54:22)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code dddcd88f8c8a8ecbd6d9ce8688dbd8dadfdbdbdbd4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446062653 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446062654 2023.12.01 10:54:22)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code fcfcf8acf9abfdebf0feeea6fbfaaff9aafbf9faa9)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446062679 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446062680 2023.12.01 10:54:22)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0c0c0d0a0a5a5b1b0b0f1e57580a0f0b080a050a5a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446062706 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446062707 2023.12.01 10:54:22)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 2b2b2a2f2c7d7c3c2d7f39707f2d282c2f2d222d7d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446062741 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446062742 2023.12.01 10:54:22)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 4a4a4348481c1b5f1d1e59104d4c1f4d4e4d484c1c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446062754 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446062755 2023.12.01 10:54:22)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 5a5b5659090c0a4c5b5e4e00095d5e5c585d5e5c58)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446062775 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446062776 2023.12.01 10:54:22)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 79787179722e7b6f7e7e6c222b7e7a7f2f7e7b7c2f)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446062784 2023.12.01 10:54:22)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 79787578752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446076755 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446076756 2023.12.01 10:54:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0a055d0c0e5d5a1f5c581d505a0d0e0c0f0c0b0c5f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446076761 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446076762 2023.12.01 10:54:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0a04540c0d5c5c1f5c5f1d505a0d0e0c0f0d020c5c)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446076767 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446076768 2023.12.01 10:54:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1916471e114e1e0f1d4a5f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446076792 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446076793 2023.12.01 10:54:36)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 3936693d356e3e2f686d7f63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446076820 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446076821 2023.12.01 10:54:36)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 48461d4a491e145f4e1f5d121c4e1d4d1e4e4a4e41)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446076835 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446076836 2023.12.01 10:54:36)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 58560d5b590e044f5f0a4d020c5e0d5d0e5e5a5e51)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446076855 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446076856 2023.12.01 10:54:36)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7779227679212b607172622d23712272217175717e)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446076882 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446076883 2023.12.01 10:54:36)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8788858885d1db92d38396d8d08185818e808381d3)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446076897 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446076898 2023.12.01 10:54:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9699c199c3c0c7809092d5cdc2909790c591939097)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446076929 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446076930 2023.12.01 10:54:36)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code b6b9e4e2b1e0e6a0b6e5f0ecb3b0b3b0e2b0e0b1b4)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446076945 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446076946 2023.12.01 10:54:36)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code c5cb9190c59296d3cec1d69e90c3c0c2c7c3c3c3cc)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446076963 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446076964 2023.12.01 10:54:36)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code e4ebb1b7b6b3e5f3e8e6f6bee3e2b7e1b2e3e1e2b1)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446076988 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446076989 2023.12.01 10:54:36)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code f4fbaba4a5a2a3e3f3f7e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446077016 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446077017 2023.12.01 10:54:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 13441a1445454404154701484715101417151a1545)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446077061 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446077062 2023.12.01 10:54:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 421543401314135715165118454417454645404414)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446077090 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446077091 2023.12.01 10:54:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 61376561623731776065753b326665676366656763)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446077123 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446077124 2023.12.01 10:54:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 81d7818e82d68397868694dad3868287d7868384d7)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446077132 2023.12.01 10:54:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 81d7858f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446339170 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446339171 2023.12.01 10:58:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 20772124757770357672377a702724262526212675)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446339176 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446339177 2023.12.01 10:58:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 20762824767676357675377a702724262527282676)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446339182 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446339183 2023.12.01 10:58:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 20772824217727362473667a702624262426252722)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446339210 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446339211 2023.12.01 10:58:59)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 3f68393b6c6838296e6b79656f393b393b393a383d)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446339239 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446339240 2023.12.01 10:58:59)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5e085d5d0208024958094b040a580b5b08585c5857)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446339254 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446339255 2023.12.01 10:58:59)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6e386d6e32383279693c7b343a683b6b38686c6867)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446339274 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446339275 2023.12.01 10:58:59)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7d2b7e7c202b216a7b786827297b28782b7b7f7b74)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446339306 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446339307 2023.12.01 10:58:59)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9dcac993cccbc188c9998cc2ca9b9f9b949a999bc9)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446339321 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446339322 2023.12.01 10:58:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acfbadfbacfafdbaaaa8eff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446339345 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446339346 2023.12.01 10:58:59)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code cb9ccf9e989d9bddcb988d91cecdcecd9fcd9dccc9)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446339360 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446339361 2023.12.01 10:58:59)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code db8dd9898c8c88cdd0dfc8808edddedcd9ddddddd2)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446339380 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446339381 2023.12.01 10:58:59)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code ebbce8b8efbceafce7e9f9b1ecedb8eebdeceeedbe)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446339405 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446339406 2023.12.01 10:58:59)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0a5d020c0e5c5d1d0d0918515e0c090d0e0c030c5c)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446339440 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446339441 2023.12.01 10:58:59)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 297e212d757f7e3e2f7d3b727d2f2a2e2d2f202f7f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446339477 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446339478 2023.12.01 10:58:59)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 481f484a131e195d1f1c5b124f4e1d4f4c4f4a4e1e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446339492 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446339493 2023.12.01 10:58:59)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 580e5d5b520e084e595c4c020b5f5c5e5a5f5c5e5a)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446339512 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446339513 2023.12.01 10:58:59)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 77217677722075617070622c257074712170757221)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446339521 2023.12.01 10:58:59)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 77217276752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446714161 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446714162 2023.12.01 11:05:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8ebe1bbb5bfb8fdbebaffb2b8efeceeedeee9eebd)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446714167 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446714168 2023.12.01 11:05:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8eae8bbb6bebefdbebdffb2b8efeceeedefe0eebe)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446714173 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446714174 2023.12.01 11:05:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8fbf8a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446714204 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446714205 2023.12.01 11:05:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 17141811154010014643514d471113111311121015)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446714234 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446714235 2023.12.01 11:05:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 36343c3339606a213061236c62306333603034303f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446714249 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446714250 2023.12.01 11:05:14)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 46444c4449101a514114531c12401343104044404f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446714271 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446714272 2023.12.01 11:05:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 55575f56590309425350400f01530050035357535c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446714301 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446714302 2023.12.01 11:05:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 75762875752329602171642a227377737c72717321)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446714321 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446714322 2023.12.01 11:05:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 84878c8ad3d2d5928280c7dfd0828582d783818285)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446714350 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446714351 2023.12.01 11:05:14)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a3a0aef4a1f5f3b5a3f0e5f9a6a5a6a5f7a5f5a4a1)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446714365 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446714366 2023.12.01 11:05:14)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b3b1b8e7b5e4e0a5b8b7a0e8e6b5b6b4b1b5b5b5ba)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446714385 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446714386 2023.12.01 11:05:14)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d2d1d8808685d3c5ded0c088d5d481d784d5d7d487)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446714410 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446714411 2023.12.01 11:05:14)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e2e1e2b1b5b4b5f5e5e1f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446714439 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446714440 2023.12.01 11:05:14)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 01025907555756160755135a550702060507080757)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701446714482 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446714483 2023.12.01 11:05:14)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 30336035636661256764236a373665373437323666)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446714510 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446714511 2023.12.01 11:05:14)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 4f4d1a4d1b191f594e4b5b151c484b494d484b494d)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446714548 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446714549 2023.12.01 11:05:14)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 6f6d3e6e3b386d7968687a343d686c6939686d6a39)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446714557 2023.12.01 11:05:14)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 7e7c2b7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701446988666 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701446988667 2023.12.01 11:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3c3234393a6b6c296a6e2b666c3b383a393a3d3a69)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701446988672 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701446988673 2023.12.01 11:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3c333d39396a6a296a692b666c3b383a393b343a6a)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701446988678 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701446988679 2023.12.01 11:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3c323d396e6b3b2a386f7a666c3a383a383a393b3e)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701446988706 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701446988707 2023.12.01 11:09:48)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 5b5554590c0c5c4d0a0f1d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701446988730 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701446988731 2023.12.01 11:09:48)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7a75707b222c266d7c2d6f202e7c2f7f2c7c787c73)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701446988746 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701446988747 2023.12.01 11:09:48)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8a858084d2dcd69d8dd89fd0de8cdf8fdc8c888c83)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701446988760 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701446988761 2023.12.01 11:09:48)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 9996939699cfc58e9f9c8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701446988793 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701446988794 2023.12.01 11:09:48)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b9b7e4ecb5efe5acedbda8e6eebfbbbfb0bebdbfed)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701446988816 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701446988817 2023.12.01 11:09:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c8c6c09d939e99dececc8b939ccec9ce9bcfcdcec9)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701446988843 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701446988844 2023.12.01 11:09:48)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code e7e9eab4e1b1b7f1e7b4a1bde2e1e2e1b3e1b1e0e5)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701446988873 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701446988874 2023.12.01 11:09:48)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 07085401055054110c03145c52010200050101010e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701446988893 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701446988894 2023.12.01 11:09:48)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 16184411464117011a14044c111045134011131043)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701446988919 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701446988920 2023.12.01 11:09:48)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 36386e33656061213135246d6230353132303f3060)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701446988946 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701446988947 2023.12.01 11:09:48)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 454b1d47151312524311571e1143464241434c4313)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3789          1701446988962 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701446988963 2023.12.01 11:09:48)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 555a0457520257435e05400e075256530352575255)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
	)
	(_inst ALU_Inst 0 115(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 71(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 71(_arch(_uni))))
		(_sig(_int alu_result 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 73(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__134(_arch 4 0 134(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__135(_arch 5 0 135(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__139(_arch 6 0 139(_prcs(_trgt(3)(19))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 887           1701446988989 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701446988990 2023.12.01 11:09:48)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 747a2475232225612320672e737221737073767222)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701446989017 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701446989018 2023.12.01 11:09:49)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 939cc69c92c5c385929787c9c09497959194979591)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701446989037 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701446989038 2023.12.01 11:09:49)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code a3acf2f5a2f4a1b5a4a4b6f8f1a4a0a5f5a4a1a6f5)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701446989044 2023.12.01 11:09:49)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3bce6e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447238038 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447238039 2023.12.01 11:13:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b484d494c1c1b5e1d195c111b4c4f4d4e4d4a4d1e)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447238044 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447238045 2023.12.01 11:13:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4944494f1d1d5e1d1e5c111b4c4f4d4e4c434d1d)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447238050 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447238051 2023.12.01 11:13:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b585458080c5c4d5f081d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447238085 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447238086 2023.12.01 11:13:58)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 7a797b7a2e2d7d6c2b2e3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447238108 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447238109 2023.12.01 11:13:58)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 999b9d9699cfc58e9fce8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447238125 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447238126 2023.12.01 11:13:58)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code a9abadfea9fff5beaefbbcf3fdaffcacffafabafa0)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447238141 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447238142 2023.12.01 11:13:58)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8babcecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447238173 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447238174 2023.12.01 11:13:58)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d8db8b8bd58e84cd8cdcc9878fdedaded1dfdcde8c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447238188 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447238189 2023.12.01 11:13:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7e4e1b4b3b1b6f1e1e3a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447238212 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447238213 2023.12.01 11:13:58)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code f7f4f4a7f1a1a7e1f7a4b1adf2f1f2f1a3f1a1f0f5)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447238228 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447238229 2023.12.01 11:13:58)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 06040c00055155100d02155d53000301040000000f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447238247 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447238248 2023.12.01 11:13:58)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 26252d22767127312a24347c212075237021232073)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447238272 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447238273 2023.12.01 11:13:58)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 35363430656362223236276e6133363231333c3363)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447238300 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447238301 2023.12.01 11:13:58)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 55565456050302425301470e0153565251535c5303)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447238356 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447238357 2023.12.01 11:13:58)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 93909a9cc3c5c286c4c780c99495c69497949195c5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447238385 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447238386 2023.12.01 11:13:58)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code b2b0bee6b2e4e2a4b3b6a6e8e1b5b6b4b0b5b6b4b0)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447238418 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447238419 2023.12.01 11:13:58)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d2d0da81d285d0c4d5d5c78980d5d1d484d5d0d784)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447238427 2023.12.01 11:13:58)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d2d0de80d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447270844 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447270845 2023.12.01 11:14:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 77257176252027622125602d277073717271767122)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447270850 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447270851 2023.12.01 11:14:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 77247876262121622122602d2770737172707f7121)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447270856 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447270857 2023.12.01 11:14:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 87d5888981d0809183d4c1ddd78183818381828085)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447270887 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447270888 2023.12.01 11:14:30)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a6f4a7f0a5f1a1b0f7f2e0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447270909 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447270910 2023.12.01 11:14:30)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b6e5b2e2b9e0eaa1b0e1a3ece2b0e3b3e0b0b4b0bf)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447270928 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447270929 2023.12.01 11:14:30)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c695c293c9909ad1c194d39c92c093c390c0c4c0cf)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447270945 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447270946 2023.12.01 11:14:30)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d586d187d98389c2d3d0c08f81d380d083d3d7d3dc)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447270972 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447270973 2023.12.01 11:14:30)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f4a6a7a5f5a2a8e1a0f0e5aba3f2f6f2fdf3f0f2a0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447270991 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447270992 2023.12.01 11:14:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 04560d02535255120200475f500205025703010205)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447271017 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447271018 2023.12.01 11:14:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 23712f272175733523706579262526257725752421)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447271032 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447271033 2023.12.01 11:14:31)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 33603936356460253837206866353634313535353a)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447271050 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447271051 2023.12.01 11:14:31)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 43114841161442544f415119444510461544464516)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447271076 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447271077 2023.12.01 11:14:31)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 6230636235343575656170393664616566646b6434)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447271107 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447271108 2023.12.01 11:14:31)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 81d3808fd5d7d69687d593dad587828685878887d7)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447271138 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447271139 2023.12.01 11:14:31)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a0f2a9f7f3f6f1b5f7f4b3faa7a6f5a7a4a7a2a6f6)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447271157 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447271158 2023.12.01 11:14:31)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code b0e3bce4b2e6e0a6b1b4a4eae3b7b4b6b2b7b4b6b2)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447271175 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447271176 2023.12.01 11:14:31)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code c093c894c297c2d6c7c7d59b92c7c3c696c7c2c596)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447271182 2023.12.01 11:14:31)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code cf9cc39a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447376807 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447376808 2023.12.01 11:16:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 68696c68353f387d3e3a7f32386f6c6e6d6e696e3d)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447376813 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447376814 2023.12.01 11:16:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 68686568363e3e7d3e3d7f32386f6c6e6d6f606e3e)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447376823 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447376824 2023.12.01 11:16:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 78797579712f7f6e7c2b3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447376856 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447376857 2023.12.01 11:16:16)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9796949995c09081c6c3d1cdc79193919391929095)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447376878 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447376879 2023.12.01 11:16:16)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a7a7a1f0a9f1fbb0a1f0b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447376899 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447376900 2023.12.01 11:16:16)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c6c6c093c9909ad1c194d39c92c093c390c0c4c0cf)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447376915 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447376916 2023.12.01 11:16:16)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c6c6c093c9909ad1c0c3d39c92c093c390c0c4c0cf)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447376941 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447376942 2023.12.01 11:16:16)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e5e4b4b7e5b3b9f0b1e1f4bab2e3e7e3ece2e1e3b1)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447376958 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447376959 2023.12.01 11:16:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f5f4f1a5a3a3a4e3f3f1b6aea1f3f4f3a6f2f0f3f4)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447376985 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447376986 2023.12.01 11:16:16)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 14151613114244021447524e111211124012421316)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447377002 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447377003 2023.12.01 11:16:16)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 24242020257377322f20377f71222123262222222d)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447377030 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447377031 2023.12.01 11:16:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 43424641161442544f415119444510461544464516)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447377061 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447377062 2023.12.01 11:16:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 62636d6235343575656170393664616566646b6434)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447377089 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447377090 2023.12.01 11:16:17)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 81808e8fd5d7d69687d593dad587828685878887d7)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447377151 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447377152 2023.12.01 11:16:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code c0c1c795939691d59794d39ac7c695c7c4c7c2c696)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447377181 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447377182 2023.12.01 11:16:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code dfdfdd8d8b898fc9dedbcb858cd8dbd9ddd8dbd9dd)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447377214 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447377215 2023.12.01 11:16:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code fefef8afa9a9fce8f9f9eba5acf9fdf8a8f9fcfba8)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447377222 2023.12.01 11:16:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code fefefcaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447487195 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447487196 2023.12.01 11:18:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8f8b8a818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447487201 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447487202 2023.12.01 11:18:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9f9a93909fc9c98ac9ca88c5cf989b999a989799c9)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447487207 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447487208 2023.12.01 11:18:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9f9b9390c8c898899bccd9c5cf999b999b999a989d)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447487231 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447487232 2023.12.01 11:18:07)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code bebabcebeee9b9a8efeaf8e4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447487253 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447487254 2023.12.01 11:18:07)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code cecbc99b929892d9c899db949ac89bcb98c8ccc8c7)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447487270 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447487271 2023.12.01 11:18:07)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code ddd8da8f808b81cada8fc88789db88d88bdbdfdbd4)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447487291 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447487292 2023.12.01 11:18:07)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fdf8faada0aba1eafbf8e8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447487320 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447487321 2023.12.01 11:18:07)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0c085d0b5a5a501958081d535b0a0e0a050b080a58)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447487343 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447487344 2023.12.01 11:18:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2b2f2f2f2a7d7a3d2d2f68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447487366 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447487367 2023.12.01 11:18:07)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 3b3f3a3e686d6b2d3b687d613e3d3e3d6f3d6d3c39)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447487387 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447487388 2023.12.01 11:18:07)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 5a5f5d590e0d094c515e49010f5c5f5d585c5c5c53)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447487407 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447487408 2023.12.01 11:18:07)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 6a6e6c6a6d3d6b7d666878306d6c396f3c6d6f6c3f)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447487433 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447487434 2023.12.01 11:18:07)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 898d8587d5dfde9e8e8a9bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447487460 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447487461 2023.12.01 11:18:07)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 999d9596c5cfce8e9fcd8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447487492 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447487493 2023.12.01 11:18:07)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b8bcbcece3eee9adefecabe2bfbeedbfbcbfbabeee)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447487511 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447487512 2023.12.01 11:18:07)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d7d2d685d28187c1d6d3c38d84d0d3d1d5d0d3d1d5)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447487526 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447487527 2023.12.01 11:18:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d7d2d284d280d5c1d0d0c28c85d0d4d181d0d5d281)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447487530 2023.12.01 11:18:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e7e2e6b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447495230 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447495231 2023.12.01 11:18:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fefcfcaefea9aeeba8ace9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447495236 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447495237 2023.12.01 11:18:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fefdf5aefda8a8eba8abe9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447495247 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447495248 2023.12.01 11:18:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0e0c02085a5909180a5d48545e080a080a080b090c)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447495280 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447495281 2023.12.01 11:18:15)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2d2f2f287c7a2a3b7c796b777d2b292b292b282a2f)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447495303 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447495304 2023.12.01 11:18:15)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3d3e3a38606b612a3b6a2867693b68386b3b3f3b34)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447495326 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447495327 2023.12.01 11:18:15)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5c5f5b5f060a004b5b0e4906085a09590a5a5e5a55)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447495342 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447495343 2023.12.01 11:18:15)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6b686c6b303d377c6d6e7e313f6d3e6e3d6d696d62)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447495371 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447495372 2023.12.01 11:18:15)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8b89db84dcddd79edf8f9ad4dc8d898d828c8f8ddf)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447495387 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447495388 2023.12.01 11:18:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9a989f9598cccb8c9c9ed9c1ce9c9b9cc99d9f9c9b)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447495410 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447495411 2023.12.01 11:18:15)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code aaa8aafdfafcfabcaaf9ecf0afacafacfeacfcada8)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447495425 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447495426 2023.12.01 11:18:15)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bab9bceeeeede9acb1bea9e1efbcbfbdb8bcbcbcb3)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447495444 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447495445 2023.12.01 11:18:15)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code c9cbce9c969ec8dec5cbdb93cecf9acc9fcecccf9c)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447495475 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447495476 2023.12.01 11:18:15)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e8eae5bbb5bebfffefebfab3bceeebefeceee1eebe)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447495505 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447495506 2023.12.01 11:18:15)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 080a040e555e5f1f0e5c1a535c0e0b0f0c0e010e5e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447495538 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447495539 2023.12.01 11:18:15)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 27252323737176327073347d202172202320252171)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447495557 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447495558 2023.12.01 11:18:15)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 46454744421016504742521c154142404441424044)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447495576 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447495577 2023.12.01 11:18:15)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 56555354520154405151430d045155500051545300)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447495580 2023.12.01 11:18:15)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 56555755550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447524270 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447524271 2023.12.01 11:18:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 65316165353235703337723f356261636063646330)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447524276 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447524277 2023.12.01 11:18:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 65306865363333703330723f3562616360626d6333)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447524286 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447524287 2023.12.01 11:18:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 75217874712272637126332f257371737173707277)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447524317 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447524318 2023.12.01 11:18:44)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 94c0979a95c39382c5c0d2cec49290929092919396)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447524339 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447524340 2023.12.01 11:18:44)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b3e6b5e7b9e5efa4b5e4a6e9e7b5e6b6e5b5b1b5ba)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447524356 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447524357 2023.12.01 11:18:44)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c396c596c9959fd4c491d69997c596c695c5c1c5ca)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447524371 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447524372 2023.12.01 11:18:44)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d386d581d9858fc4d5d6c68987d586d685d5d1d5da)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447524398 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447524399 2023.12.01 11:18:44)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e2b6b3b0e5b4bef7b6e6f3bdb5e4e0e4ebe5e6e4b6)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447524412 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447524413 2023.12.01 11:18:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f2a6f6a2a3a4a3e4f4f6b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447524433 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447524434 2023.12.01 11:18:44)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 11451316114741071142574b141714174517471613)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447524451 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447524452 2023.12.01 11:18:44)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 21742525257672372a25327a742724262327272728)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447524469 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447524470 2023.12.01 11:18:44)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 30643535666731273c32226a373663356637353665)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447524495 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447524496 2023.12.01 11:18:44)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 50045f53050607475753420b045653575456595606)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447524521 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447524522 2023.12.01 11:18:44)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5f0b505c5c090848590b4d040b595c585b59565909)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447524563 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447524564 2023.12.01 11:18:44)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8eda898088d8df9bd9da9dd48988db898a898c88d8)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447524591 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447524592 2023.12.01 11:18:44)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code adf8affafbfbfdbbaca9b9f7feaaa9abafaaa9abaf)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447524628 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447524629 2023.12.01 11:18:44)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code cd98cb999b9acfdbcacad8969fcacecb9bcacfc89b)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447524638 2023.12.01 11:18:44)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code dc89de8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447543070 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447543071 2023.12.01 11:19:03)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d2828680858582c78480c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447543076 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447543077 2023.12.01 11:19:03)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e2b3bfb1b6b4b4f7b4b7f5b8b2e5e6e4e7e5eae4b4)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447543082 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447543083 2023.12.01 11:19:03)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e2b2bfb1e1b5e5f4e6b1a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447543112 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447543113 2023.12.01 11:19:03)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 01515106055606175055475b510705070507040603)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447543135 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447543136 2023.12.01 11:19:03)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2071752429767c372677357a742675257626222629)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447543150 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447543151 2023.12.01 11:19:03)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2071752429767c372772357a742675257626222629)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447543167 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447543168 2023.12.01 11:19:03)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4011154249161c574645551a144615451646424649)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447543196 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447543197 2023.12.01 11:19:03)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4f1f4d4c1c19135a1b4b5e1018494d4946484b491b)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447543212 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447543213 2023.12.01 11:19:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5f0f085c5a090e49595b1c040b595e590c585a595e)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447543234 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447543235 2023.12.01 11:19:03)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7e2e2c7f2a282e687e2d38247b787b782a7828797c)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447543257 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447543258 2023.12.01 11:19:03)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8edfda80ded9dd98858a9dd5db888b898c88888887)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447543277 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447543278 2023.12.01 11:19:03)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code adfdf8faaffaacbaa1afbff7aaabfea8fbaaa8abf8)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447543307 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447543308 2023.12.01 11:19:03)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code cc9c9399ca9a9bdbcbcfde9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447543335 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447543336 2023.12.01 11:19:03)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code dc8c838eda8a8bcbda88ce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5367          1701447543351 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701447543352 2023.12.01 11:19:03)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code ebbabdb9bbbce9fde1bbfeb0b9ece8edbdece9eceb)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 118(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 131(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 71(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 71(_arch(_uni))))
		(_sig(_int alu_result 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 73(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 76(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__84(_arch 1 0 84(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__85(_arch 2 0 85(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__88(_arch 3 0 88(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__150(_arch 4 0 150(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__151(_arch 5 0 151(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__155(_arch 6 0 155(_prcs(_trgt(3)(19))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 887           1701447543376 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447543377 2023.12.01 11:19:03)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 0b0d0a0d0a5d5a1e5c5f18510c0d5e0c0f0c090d5d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447543396 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447543397 2023.12.01 11:19:03)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 1a1d1e1d494c4a0c1b1e0e40491d1e1c181d1e1c18)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447543412 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447543413 2023.12.01 11:19:03)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 2a2d2a2f797d283c2d2d3f71782d292c7c2d282f7c)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447543419 2023.12.01 11:19:03)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 3a3d3e3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447605941 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447605942 2023.12.01 11:20:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6d3d686d6c3a3d783b3f7a373d6a696b686b6c6b38)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447605947 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447605948 2023.12.01 11:20:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6d3c616d6f3b3b783b387a373d6a696b686a656b3b)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447605953 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447605954 2023.12.01 11:20:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6d3d616d383a6a7b693e2b373d6b696b696b686a6f)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447605984 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447605985 2023.12.01 11:20:05)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9ccc9e92cacb9b8acdc8dac6cc9a989a989a999b9e)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447606008 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447606009 2023.12.01 11:20:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code bbeabcefe0ede7acbdecaee1efbdeebeedbdb9bdb2)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447606024 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447606025 2023.12.01 11:20:06)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bbeabcefe0ede7acbce9aee1efbdeebeedbdb9bdb2)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447606038 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447606039 2023.12.01 11:20:06)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code cb9acc9e909d97dccdcede919fcd9ece9dcdc9cdc2)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447606070 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447606071 2023.12.01 11:20:06)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code eababab8bebcb6ffbeeefbb5bdece8ece3edeeecbe)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447606086 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447606087 2023.12.01 11:20:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code faaaffaaf8acabecfcfeb9a1aefcfbfca9fdfffcfb)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447606108 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447606109 2023.12.01 11:20:06)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 1949181e114f490f194a5f431c1f1c1f4d1f4f1e1b)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447606124 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447606125 2023.12.01 11:20:06)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 29782e2d257e7a3f222d3a727c2f2c2e2b2f2f2f20)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447606143 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447606144 2023.12.01 11:20:06)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 38683e3d666f392f343a2a623f3e6b3d6e3f3d3e6d)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447606172 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447606173 2023.12.01 11:20:06)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 5808545b050e0f4f5f5b4a030c5e5b5f5c5e515e0e)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447606201 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447606202 2023.12.01 11:20:06)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 77277b76252120607123652c2371747073717e7121)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447606248 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447606249 2023.12.01 11:20:06)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a6f6a2f1f3f0f7b3f1f2b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447606277 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447606278 2023.12.01 11:20:06)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c594c490c29395d3c4c1d19f96c2c1c3c7c2c1c3c7)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447606312 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447606313 2023.12.01 11:20:06)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e4b5e1b6e2b3e6f2e3e3f1bfb6e3e7e2b2e3e6e1b2)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447606320 2023.12.01 11:20:06)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e4b5e5b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447623087 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447623088 2023.12.01 11:20:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 626764623535327734307538326566646764636437)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447623093 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447623094 2023.12.01 11:20:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 71757e70262727642724662b217675777476797727)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447623099 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447623100 2023.12.01 11:20:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 71747e70712676677522372b217775777577747673)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447623121 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447623122 2023.12.01 11:20:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9194909f95c69687c0c5d7cbc19795979597949693)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447623148 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447623149 2023.12.01 11:20:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a0a4a4f7a9f6fcb7a6f7b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447623163 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447623164 2023.12.01 11:20:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b0b4b4e4b9e6eca7b7e2a5eae4b6e5b5e6b6b2b6b9)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447623177 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447623178 2023.12.01 11:20:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c0c4c495c9969cd7c6c5d59a94c695c596c6c2c6c9)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447623204 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447623205 2023.12.01 11:20:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code dfda8c8c8c8983ca8bdbce8088d9ddd9d6d8dbd98b)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447623218 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447623219 2023.12.01 11:20:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code eeebe8bde8b8bff8e8eaadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447623240 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447623241 2023.12.01 11:20:23)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code fefbfdaeaaa8aee8feadb8a4fbf8fbf8aaf8a8f9fc)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447623255 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447623256 2023.12.01 11:20:23)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 0e0a04085e595d18050a1d555b080b090c08080807)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447623281 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447623282 2023.12.01 11:20:23)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 2d2826292f7a2c3a212f3f772a2b7e287b2a282b78)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447623306 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447623307 2023.12.01 11:20:23)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3d383c383c6b6a2a3a3e2f66693b3e3a393b343b6b)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447623331 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447623332 2023.12.01 11:20:23)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5c595d5f5a0a0b4b5a084e07085a5f5b585a555a0a)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701447623374 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447623375 2023.12.01 11:20:23)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8b8e82858addda9edcdf98d18c8dde8c8f8c898ddd)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447623410 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447623411 2023.12.01 11:20:23)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code aaaea6fdf9fcfabcabaebef0f9adaeaca8adaeaca8)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447623444 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447623445 2023.12.01 11:20:23)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code c9cdc19dc29ecbdfcecedc929bcecacf9fcecbcc9f)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447623452 2023.12.01 11:20:23)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d9ddd58bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447676317 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447676318 2023.12.01 11:21:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 54525257050304410206430e045350525152555201)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447676323 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447676324 2023.12.01 11:21:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 54535b57060202410201430e0453505251535c5202)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447676329 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447676330 2023.12.01 11:21:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 54525b57510353425007120e045250525052515356)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447676355 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447676356 2023.12.01 11:21:16)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8385828c85d48495d2d7c5d9d38587858785868481)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447676378 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447676379 2023.12.01 11:21:16)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9394979c99c5cf8495c486c9c795c696c59591959a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447676392 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447676393 2023.12.01 11:21:16)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code a2a5a6f5a9f4feb5a5f0b7f8f6a4f7a7f4a4a0a4ab)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447676414 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447676415 2023.12.01 11:21:16)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b2b5b6e6b9e4eea5b4b7a7e8e6b4e7b7e4b4b0b4bb)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447676438 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447676439 2023.12.01 11:21:16)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d1d78282d5878dc485d5c08e86d7d3d7d8d6d5d785)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447676454 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447676455 2023.12.01 11:21:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1e7e7b2b3b7b0f7e7e5a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447676477 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447676478 2023.12.01 11:21:16)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code f0f6f3a0f1a6a0e6f0a3b6aaf5f6f5f6a4f6a6f7f2)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447676495 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447676496 2023.12.01 11:21:16)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 10171a17154743061b14034b451615171216161619)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447676513 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447676514 2023.12.01 11:21:16)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1f1914181f481e08131d0d4518194c1a49181a194a)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447676541 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447676542 2023.12.01 11:21:16)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3f393e3a3c696828383c2d646b393c383b39363969)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447676569 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447676570 2023.12.01 11:21:16)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 4e484f4c4e181959481a5c151a484d494a48474818)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5609          1701447676583 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701447676584 2023.12.01 11:21:16)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 5e59565c09095c480c5a4b050c595d5808595c595e)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 121(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 134(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 71(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 71(_arch(_uni))))
		(_sig(_int alu_result 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 73(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 76(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__84(_arch 1 0 84(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__85(_arch 2 0 85(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__88(_arch 3 0 88(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__119(_arch 4 0 119(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__120(_arch 5 0 120(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(19))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701447676613 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447676614 2023.12.01 11:21:16)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7d7b747c7a2b2c682a296e277a7b287a797a7f7b2b)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447676642 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447676643 2023.12.01 11:21:16)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9c9b9093cdcacc8a9d9888c6cf9b989a9e9b989a9e)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447676656 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447676657 2023.12.01 11:21:16)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code acaba4fafdfbaebaababb9f7feabafaafaabaea9fa)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447676660 2023.12.01 11:21:16)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code acaba0fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701447770290 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701447770291 2023.12.01 11:22:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 65646265353235703337723f356261636063646330)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701447770296 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701447770297 2023.12.01 11:22:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 75757b74262323602320622f2572717370727d7323)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701447770302 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701447770303 2023.12.01 11:22:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 75747b74712272637126332f257371737173707277)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701447770342 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701447770343 2023.12.01 11:22:50)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a3a2a3f5a5f4a4b5f2f7e5f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701447770364 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701447770365 2023.12.01 11:22:50)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b3b3b6e7b9e5efa4b5e4a6e9e7b5e6b6e5b5b1b5ba)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701447770386 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701447770387 2023.12.01 11:22:50)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d2d2d780d9848ec5d580c78886d487d784d4d0d4db)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701447770401 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701447770402 2023.12.01 11:22:50)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e2e2e7b1e9b4bef5e4e7f7b8b6e4b7e7b4e4e0e4eb)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701447770436 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701447770437 2023.12.01 11:22:50)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0100520605575d145505105e560703070806050755)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701447770451 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701447770452 2023.12.01 11:22:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 11101716434740071715524a451710174216141710)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701447770474 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701447770475 2023.12.01 11:22:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 20212324217670362073667a252625267426762722)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701447770489 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701447770490 2023.12.01 11:22:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 30303535356763263b34236b653635373236363639)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701447770507 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701447770508 2023.12.01 11:22:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 40414442161741574c42521a474613451647454615)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701447770533 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701447770534 2023.12.01 11:22:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 5f5e515c5c090848585c4d040b595c585b59565909)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701447770561 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701447770562 2023.12.01 11:22:50)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 7e7f707f7e282969782a6c252a787d797a78777828)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5609          1701447770580 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701447770581 2023.12.01 11:22:50)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 8e8e8981d9d98c98dc8a9bd5dc898d88d8898c898e)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 121(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 134(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 71(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 71(_arch(_uni))))
		(_sig(_int alu_result 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 73(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 76(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__84(_arch 1 0 84(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__85(_arch 2 0 85(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__88(_arch 3 0 88(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__118(_arch 4 0 118(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__119(_arch 5 0 119(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(19))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701447770604 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701447770605 2023.12.01 11:22:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code adacabfaaafbfcb8faf9bef7aaabf8aaa9aaafabfb)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701447770623 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701447770624 2023.12.01 11:22:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code bdbdbee9ebebedabbcb9a9e7eebab9bbbfbab9bbbf)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701447770643 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701447770644 2023.12.01 11:22:50)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code cccccb989d9bcedacbcbd9979ecbcfca9acbcec99a)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701447770647 2023.12.01 11:22:50)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code cccccf999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454013996 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454013997 2023.12.01 13:06:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ecb8bfbfeabbbcf9babefbb6bcebe8eae9eaedeab9)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454014002 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454014003 2023.12.01 13:06:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ecb9b6bfe9babaf9bab9fbb6bcebe8eae9ebe4eaba)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454014008 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454014009 2023.12.01 13:06:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ecb8b6bfbebbebfae8bfaab6bceae8eae8eae9ebee)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454014044 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454014045 2023.12.01 13:06:54)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1b4f4e1d4c4c1c0d4a4f5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454014069 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454014070 2023.12.01 13:06:54)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2a7f7a2e727c763d2c7d3f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454014084 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454014085 2023.12.01 13:06:54)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3a6f6a3f626c662d3d682f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454014104 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454014105 2023.12.01 13:06:54)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 590c095a590f054e5f5c4c030d5f0c5c0f5f5b5f50)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454014140 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454014141 2023.12.01 13:06:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 782c7f78752e246d2c7c69272f7e7a7e717f7c7e2c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454014162 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454014163 2023.12.01 13:06:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 88dcda86d3ded99e8e8ccbd3dc8e898edb8f8d8e89)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701454014189 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454014190 2023.12.01 13:06:54)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a7f3f0f0a1f1f7b1a7f4e1fda2a1a2a1f3a1f1a0a5)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454014213 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454014214 2023.12.01 13:06:54)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b7e2e6e3b5e0e4a1bcb3a4ece2b1b2b0b5b1b1b1be)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454014232 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454014233 2023.12.01 13:06:54)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d68286848681d7c1dad4c48cd1d085d380d1d3d083)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454014258 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454014259 2023.12.01 13:06:54)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e6b2bcb5b5b0b1f1e1e5f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454014284 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454014285 2023.12.01 13:06:54)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 05515803555352120351175e5103060201030c0353)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454014325 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454014326 2023.12.01 13:06:54)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 34606131636265216360276e333261333033363262)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454014361 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454014362 2023.12.01 13:06:54)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 530603505205034552574709005457555154575551)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454014396 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454014397 2023.12.01 13:06:54)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 722726727225706475756729207571742475707724)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454014406 2023.12.01 13:06:54)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 82d7d28c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454052467 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454052468 2023.12.01 13:07:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 30333335656760256662276a603734363536313665)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454052473 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454052474 2023.12.01 13:07:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 30323a35666666256665276a603734363537383666)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454052479 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454052480 2023.12.01 13:07:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 30333a35316737263463766a603634363436353732)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454052506 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454052507 2023.12.01 13:07:32)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 50535452550757460104160a005654565456555752)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454052529 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454052530 2023.12.01 13:07:32)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 6f6d6e6f3039337869387a353b693a6a39696d6966)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454052544 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454052545 2023.12.01 13:07:32)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7f7d7e7e20292368782d6a252b792a7a29797d7976)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454052565 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454052566 2023.12.01 13:07:32)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8e8c8f80d2d8d299888b9bd4da88db8bd8888c8887)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454052592 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454052593 2023.12.01 13:07:32)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code adaefbfbfcfbf1b8f9a9bcf2faabafaba4aaa9abf9)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454052608 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454052609 2023.12.01 13:07:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdbebee9baebecabbbb9fee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454052630 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454052631 2023.12.01 13:07:32)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code cdcecb98989b9ddbcd9e8b97c8cbc8cb99cb9bcacf)
	(_ent
		(_time 1701454052628)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454052646 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454052647 2023.12.01 13:07:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code dcdedc8e8a8b8fcad7d8cf8789dad9dbdedadadad5)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454052670 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454052671 2023.12.01 13:07:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code fcfffdacf9abfdebf0feeea6fbfaaff9aafbf9faa9)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454052694 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454052695 2023.12.01 13:07:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0b08010d0c5d5c1c0c0819505f0d080c0f0d020d5d)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454052720 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454052721 2023.12.01 13:07:32)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 2a29202e2e7c7d3d2c7e38717e2c292d2e2c232c7c)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454052771 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454052772 2023.12.01 13:07:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 595a5b5a030f084c0e0d4a035e5f0c5e5d5e5b5f0f)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454052798 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454052799 2023.12.01 13:07:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 797b7e78722f296f787d6d232a7e7d7f7b7e7d7f7b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454052833 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454052834 2023.12.01 13:07:32)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 989a9b9692cf9a8e9f9f8dc3ca9f9b9ece9f9a9dce)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454052841 2023.12.01 13:07:32)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code a7a5a0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454075143 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454075144 2023.12.01 13:07:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c0979095959790d59692d79a90c7c4c6c5c6c1c695)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454075149 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454075150 2023.12.01 13:07:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c0969995969696d59695d79a90c7c4c6c5c7c8c696)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454075155 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454075156 2023.12.01 13:07:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c0979995c197c7d6c493869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454075178 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454075179 2023.12.01 13:07:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code e0b7b7b2e5b7e7f6b1b4a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454075201 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454075202 2023.12.01 13:07:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code ffa9adafa0a9a3e8f9a8eaa5abf9aafaa9f9fdf9f6)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454075215 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454075216 2023.12.01 13:07:55)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0e585f0852585219095c1b545a085b0b58080c0807)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454075235 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454075236 2023.12.01 13:07:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1e484f1942484209181b0b444a184b1b48181c1817)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454075263 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454075264 2023.12.01 13:07:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3d6a3b396c6b612869392c626a3b3f3b343a393b69)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454075278 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454075279 2023.12.01 13:07:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4d1a1e4f4a1b1c5b4b490e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454075299 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454075300 2023.12.01 13:07:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 5d0a0b5e080b0d4b5d0e1b07585b585b095b0b5a5f)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454075314 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454075315 2023.12.01 13:07:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 6c3a3c6c3a3b3f7a67687f37396a696b6e6a6a6a65)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454075339 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454075340 2023.12.01 13:07:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 8bdcda858fdc8a9c878999d18c8dd88edd8c8e8dde)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454075363 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454075364 2023.12.01 13:07:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 9bccc0949ccdcc8c9c9889c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454075388 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454075389 2023.12.01 13:07:55)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code baede1eebeecedadbceea8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6182          1701454075408 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701454075409 2023.12.01 13:07:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code ca9c989e999dc8dc98cddf9198cdc9cc9ccdc8cdca)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int address 8 0 66(_ent (_in))))
				(_port(_int read_data 8 0 67(_ent (_inout))))
				(_port(_int write_data 8 0 67(_ent (_inout))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 121(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 134(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 142(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(immediate_value))
			((read_data)(data_memory_read_data))
			((write_data)(data_memory_write_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 71(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 71(_arch(_uni))))
		(_sig(_int alu_result 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 73(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 76(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 76(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 77(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__84(_arch 1 0 84(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__85(_arch 2 0 85(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__88(_arch 3 0 88(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__118(_arch 4 0 118(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__119(_arch 5 0 119(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__152(_arch 6 0 152(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__153(_arch 7 0 153(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__157(_arch 8 0 157(_prcs(_trgt(19)(3))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701454075446 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454075447 2023.12.01 13:07:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e9bebabab3bfb8fcbebdfab3eeefbceeedeeebefbf)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454075472 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454075473 2023.12.01 13:07:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 085e5f0e025e581e090c1c525b0f0c0e0a0f0c0e0a)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454075504 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454075505 2023.12.01 13:07:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 287e7b2d227f2a3e2f2f3d737a2f2b2e7e2f2a2d7e)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454075512 2023.12.01 13:07:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 37616032356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454397377 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454397378 2023.12.01 13:13:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7b747f7a7c2c2b6e2d296c212b7c7f7d7e7d7a7d2e)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454397383 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454397384 2023.12.01 13:13:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7b75767a7f2d2d6e2d2e6c212b7c7f7d7e7c737d2d)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454397389 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454397390 2023.12.01 13:13:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7b74767a282c7c6d7f283d212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454397414 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454397415 2023.12.01 13:13:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9a959994cecd9d8ccbcedcc0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454397436 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454397437 2023.12.01 13:13:17)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b9b7bfedb9efe5aebfeeace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454397454 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454397455 2023.12.01 13:13:17)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c9c7cf9cc99f95dece9bdc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454397474 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454397475 2023.12.01 13:13:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d8d6de8ad98e84cfdeddcd828cde8ddd8ededaded1)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454397503 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454397504 2023.12.01 13:13:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f8f7a9a9f5aea4edacfce9a7affefafef1fffcfeac)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454397522 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454397523 2023.12.01 13:13:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 07080001535156110103445c530106015400020106)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454397544 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454397545 2023.12.01 13:13:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 27282523217177312774617d222122217321712025)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454397560 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454397561 2023.12.01 13:13:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 36383233356165203d32256d63303331343030303f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454397587 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454397588 2023.12.01 13:13:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 46494344161147514a44541c414015431041434013)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454397612 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454397613 2023.12.01 13:13:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 656a6a65353332726266773e3163666261636c6333)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454397640 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454397641 2023.12.01 13:13:17)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 848b8b8ad5d2d39382d096dfd082878380828d82d2)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454397689 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454397690 2023.12.01 13:13:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b3bcb4e7e3e5e2a6e4e7a0e9b4b5e6b4b7b4b1b5e5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454397720 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454397721 2023.12.01 13:13:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d2dcd080d28482c4d3d6c68881d5d6d4d0d5d6d4d0)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454397752 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454397753 2023.12.01 13:13:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f2fcf4a3f2a5f0e4f5f5e7a9a0f5f1f4a4f5f0f7a4)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454397760 2023.12.01 13:13:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 010f0207055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454429213 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454429214 2023.12.01 13:13:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cfc8cf9acc989fda999dd8959fc8cbc9cac9cec99a)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454429219 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454429220 2023.12.01 13:13:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ded8d78cdd8888cb888bc9848ed9dad8dbd9d6d888)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454429225 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454429226 2023.12.01 13:13:49)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ded9d78c8a89d9c8da8d98848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454429252 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454429253 2023.12.01 13:13:49)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code fef9f9afaea9f9e8afaab8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454429273 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454429274 2023.12.01 13:13:49)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0d0b0c0b505b511a0b5a1857590b58085b0b0f0b04)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454429288 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454429289 2023.12.01 13:13:49)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1d1b1c1a404b410a1a4f0847491b48184b1b1f1b14)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454429302 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454429303 2023.12.01 13:13:49)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2d2b2c29707b713a2b283877792b78287b2b2f2b24)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454429329 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454429330 2023.12.01 13:13:49)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4c4b1a4f1a1a105918485d131b4a4e4a454b484a18)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454429349 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454429350 2023.12.01 13:13:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b5c58585a0d0a4d5d5f18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454429370 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454429371 2023.12.01 13:13:49)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7b7c7d7a282d2b6d7b283d217e7d7e7d2f7d2d7c79)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454429386 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454429387 2023.12.01 13:13:49)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8a8c8a84deddd99c818e99d1df8c8f8d888c8c8c83)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454429405 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454429406 2023.12.01 13:13:49)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9a9d9b959dcd9b8d969888c09d9cc99fcc9d9f9ccf)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454429430 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454429431 2023.12.01 13:13:49)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code aaada1fdaefcfdbdada9b8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454429458 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454429459 2023.12.01 13:13:49)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c9cec29c959f9edecf9ddb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454429499 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454429500 2023.12.01 13:13:49)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f8fffba8a3aea9edafaceba2fffeadfffcfffafeae)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454429526 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454429527 2023.12.01 13:13:49)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 17111010124147011613034d441013111510131115)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454429557 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454429558 2023.12.01 13:13:49)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 36303532326134203131236d643135306031343360)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454429566 2023.12.01 13:13:49)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 36303133356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454448926 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454448927 2023.12.01 13:14:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d6d58284858186c38084c18c86d1d2d0d3d0d7d083)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454448932 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454448933 2023.12.01 13:14:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d6d48b84868080c38083c18c86d1d2d0d3d1ded080)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454448938 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454448939 2023.12.01 13:14:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e5e6b8b6e1b2e2f3e1b6a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454448963 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454448964 2023.12.01 13:14:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 04075403055303125550425e540200020002010306)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454448985 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454448986 2023.12.01 13:14:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 14164113194248031243014e40124111421216121d)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454449000 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454449001 2023.12.01 13:14:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 24267120297278332376317e70227121722226222d)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454449014 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454449015 2023.12.01 13:14:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3331663639656f243536266967356636653531353a)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454449042 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454449043 2023.12.01 13:14:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5350515155050f460757420c045551555a54575507)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454449057 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454449058 2023.12.01 13:14:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 626135623334337464662139366463643165676463)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454449079 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454449080 2023.12.01 13:14:09)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 727120737124226472213428777477742674247570)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454449095 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454449096 2023.12.01 13:14:09)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8183d58f85d6d2978a8592dad48784868387878788)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454449112 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454449113 2023.12.01 13:14:09)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9192c49ec6c690869d9383cb9697c294c7969497c4)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454449137 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454449138 2023.12.01 13:14:09)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b0b3efe4e5e6e7a7b7b3a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454449163 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454449164 2023.12.01 13:14:09)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c0c39f95959697d7c694d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454449197 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454449198 2023.12.01 13:14:09)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code dfdc888dda898eca888bcc85d8d98ad8dbd8ddd989)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454449215 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454449216 2023.12.01 13:14:09)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code fefcacaea9a8aee8fffaeaa4adf9faf8fcf9faf8fc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454449230 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454449231 2023.12.01 13:14:09)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 0e0f0e0959590c1809091b555c090d0858090c0b58)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454449234 2023.12.01 13:14:09)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 0e0f0a085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454490568 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454490569 2023.12.01 13:14:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7e787e7f7e292e6b282c69242e797a787b787f782b)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454490574 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454490575 2023.12.01 13:14:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7e79777f7d28286b282b69242e797a787b79767828)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454490580 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454490581 2023.12.01 13:14:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8e888780dad989988addc8d4de888a888a888b898c)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454490604 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454490605 2023.12.01 13:14:50)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code adabaafbfcfaaabbfcf9ebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454490625 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454490626 2023.12.01 13:14:50)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code bdbabfe9e0ebe1aabbeaa8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454490645 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454490646 2023.12.01 13:14:50)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code cccbce99969a90dbcb9ed99698ca99c99acacecac5)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454490666 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454490667 2023.12.01 13:14:50)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code dcdbde8e868a80cbdad9c98688da89d98adadedad5)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454490693 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454490694 2023.12.01 13:14:50)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fbfdaeaaacada7eeafffeaa4acfdf9fdf2fcfffdaf)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454490709 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454490710 2023.12.01 13:14:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b0d080d0a5d5a1d0d0f48505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454490730 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454490731 2023.12.01 13:14:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 2a2c2c2e7a7c7a3c2a796c702f2c2f2c7e2c7c2d28)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454490745 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454490746 2023.12.01 13:14:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 3a3d3a3f6e6d692c313e29616f3c3f3d383c3c3c33)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454490763 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454490764 2023.12.01 13:14:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 494f484b161e485e454b5b134e4f1a4c1f4e4c4f1c)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454490787 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454490788 2023.12.01 13:14:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 595f525a050f0e4e5e5a4b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454490813 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454490814 2023.12.01 13:14:50)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 787e7379252e2f6f7e2c6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6512          1701454490835 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701454490836 2023.12.01 13:14:50)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 888f8a8782df8a9eda889dd3da8f8b8ede8f8a8f88)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int mem_access_addr 8 0 66(_ent (_in))))
				(_port(_int mem_write_data 8 0 67(_ent (_in))))
				(_port(_int mem_write_en -1 0 68(_ent (_in))))
				(_port(_int mem_read -1 0 68(_ent (_in))))
				(_port(_int mem_read_data 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 125(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 138(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 146(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((mem_access_addr)(mem_access_addr))
				((mem_write_data)(mem_write_data))
				((mem_write_en)(mem_write_en))
				((mem_read)(mem_read))
				((mem_read_data)(mem_read_data))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 73(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 73(_arch(_uni))))
		(_sig(_int alu_result 3 0 74(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 76(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 78(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 79(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 81(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 81(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__88(_arch 1 0 88(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__89(_arch 2 0 89(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__92(_arch 3 0 92(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__122(_arch 4 0 122(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__123(_arch 5 0 123(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__157(_arch 6 0 157(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__158(_arch 7 0 158(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__162(_arch 8 0 162(_prcs(_trgt(19)(3))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701454490877 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454490878 2023.12.01 13:14:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b7b1b4e3e3e1e6a2e0e3a4edb0b1e2b0b3b0b5b1e1)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454490904 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454490905 2023.12.01 13:14:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d6d1d084d28086c0d7d2c28c85d1d2d0d4d1d2d0d4)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454490935 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454490936 2023.12.01 13:14:50)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f5f2f7a4f2a2f7e3f2f2e0aea7f2f6f3a3f2f7f0a3)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454490943 2023.12.01 13:14:50)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f5f2f3a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454534432 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454534433 2023.12.01 13:15:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e1b6b3b2b5b6b1f4b7b3f6bbb1e6e5e7e4e7e0e7b4)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454534438 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454534439 2023.12.01 13:15:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e1b7bab2b6b7b7f4b7b4f6bbb1e6e5e7e4e6e9e7b7)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454534444 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454534445 2023.12.01 13:15:34)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e1b6bab2e1b6e6f7e5b2a7bbb1e7e5e7e5e7e4e6e3)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454534473 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454534474 2023.12.01 13:15:34)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 00575207055707165154465a500604060406050702)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454534497 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454534498 2023.12.01 13:15:34)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2076772429767c372677357a742675257626222629)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454534515 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454534516 2023.12.01 13:15:34)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2f79782b70797338287d3a757b297a2a79292d2926)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454534532 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454534533 2023.12.01 13:15:34)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3f69683a60696328393a2a656b396a3a69393d3936)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454534571 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454534572 2023.12.01 13:15:34)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6e396e6f3e38327b3a6a7f3139686c6867696a683a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454534589 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454534590 2023.12.01 13:15:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d2a287c7a2b2c6b7b793e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454534611 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454534612 2023.12.01 13:15:34)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 8ddadd83d8dbdd9b8ddecbd7888b888bd98bdb8a8f)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454534626 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454534627 2023.12.01 13:15:34)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 9dcbcb92cccace8b96998ec6c89b989a9f9b9b9b94)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454534645 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454534646 2023.12.01 13:15:34)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code acfbfbfba9fbadbba0aebef6abaaffa9faaba9aaf9)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454534670 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454534671 2023.12.01 13:15:34)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code cc9b9199ca9a9bdbcbcfde9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454534697 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454534698 2023.12.01 13:15:34)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code db8c8689dc8d8cccdd8fc9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454534739 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454534740 2023.12.01 13:15:34)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 0a5d5e0c085c5b1f5d5e19500d0c5f0d0e0d080c5c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454534767 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454534768 2023.12.01 13:15:34)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 297f782d227f793f282d3d737a2e2d2f2b2e2d2f2b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454534800 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454534801 2023.12.01 13:15:34)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 491f1c4a421e4b5f4e4e5c121b4e4a4f1f4e4b4c1f)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454534808 2023.12.01 13:15:34)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 580e095b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454570840 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454570841 2023.12.01 13:16:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17124410454047024145004d471013111211161142)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454570847 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454570848 2023.12.01 13:16:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17134d10464141024142004d4710131112101f1141)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454570853 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454570854 2023.12.01 13:16:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17124d10114010011344514d471113111311121015)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454570880 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454570881 2023.12.01 13:16:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 37326333356030216663716d673133313331323035)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454570902 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454570903 2023.12.01 13:16:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5652075559000a415001430c02500353005054505f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454570918 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454570919 2023.12.01 13:16:10)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6662376669303a716134733c32603363306064606f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454570939 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454570940 2023.12.01 13:16:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 75712474792329627370602f21732070237377737c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454570969 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454570970 2023.12.01 13:16:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9491929a95c2c881c09085cbc39296929d939092c0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454570983 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454570984 2023.12.01 13:16:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a4a1f7f3f3f2f5b2a2a0e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454571003 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454571004 2023.12.01 13:16:11)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code b4b1e2e0b1e2e4a2b4e7f2eeb1b2b1b2e0b2e2b3b6)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454571017 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454571018 2023.12.01 13:16:11)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code c3c79396c59490d5c8c7d09896c5c6c4c1c5c5c5ca)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454571035 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454571036 2023.12.01 13:16:11)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d3d682818684d2c4dfd1c189d4d580d685d4d6d586)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454571059 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454571060 2023.12.01 13:16:11)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code f2f7a9a2a5a4a5e5f5f1e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454571084 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454571085 2023.12.01 13:16:11)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 0207580455545515045610595604010506040b0454)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701454571131 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454571132 2023.12.01 13:16:11)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 31346334636760246665226b363764363536333767)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454571157 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454571158 2023.12.01 13:16:11)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 50540753520600465154440a035754565257545652)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454571188 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454571189 2023.12.01 13:16:11)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 6f6b3c6e3b386d7968687a343d686c6939686d6a39)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454571196 2023.12.01 13:16:11)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 6f6b386f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454582273 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454582274 2023.12.01 13:16:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5b5b3e1e5e2e5a0e3e7a2efe5b2b1b3b0b3b4b3e0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454582279 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454582280 2023.12.01 13:16:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5c4ca90969393d09390d29f95c2c1c3c0c2cdc393)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454582285 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454582286 2023.12.01 13:16:22)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5c5ca90c192c2d3c196839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454582316 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454582317 2023.12.01 13:16:22)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code e4e4e5b6e5b3e3f2b5b0a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454582338 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454582339 2023.12.01 13:16:22)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0302080509555f140554165957055606550501050a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454582352 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454582353 2023.12.01 13:16:22)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0302080509555f140451165957055606550501050a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454582366 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454582367 2023.12.01 13:16:22)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1312181419454f041516064947154616451511151a)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454582394 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454582395 2023.12.01 13:16:22)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 32326e3635646e276636236d653430343b35363466)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454582408 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454582409 2023.12.01 13:16:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 42424b401314135444460119164443441145474443)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454582428 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454582429 2023.12.01 13:16:22)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 52525e515104024452011408575457540654045550)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454582443 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454582444 2023.12.01 13:16:22)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 61606b61653632776a65723a346764666367676768)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454582461 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454582462 2023.12.01 13:16:22)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 71717a70262670667d73632b767722742776747724)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454582484 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454582485 2023.12.01 13:16:22)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 9090919fc5c6c787979382cbc496939794969996c6)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454582511 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454582512 2023.12.01 13:16:22)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code afafaef8acf9f8b8a9fbbdf4fba9aca8aba9a6a9f9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6599          1701454582526 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701454582527 2023.12.01 13:16:22)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code bfbeb7eaebe8bda9edb1aae4edb8bcb9e9b8bdb8bf)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int mem_access_addr 8 0 66(_ent (_in))))
				(_port(_int mem_write_data 8 0 67(_ent (_in))))
				(_port(_int mem_write_en -1 0 68(_ent (_in))))
				(_port(_int mem_read -1 0 68(_ent (_in))))
				(_port(_int mem_read_data 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 126(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 139(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 147(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((mem_access_addr)(mem_access_addr))
				((mem_write_data)(mem_write_data))
				((mem_write_en)(mem_write_en))
				((mem_read)(mem_read))
				((mem_read_data)(mem_read_data))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 73(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 73(_arch(_uni))))
		(_sig(_int alu_result 3 0 74(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 76(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 78(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 79(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 81(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 81(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 82(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__89(_arch 1 0 89(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__90(_arch 2 0 90(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__93(_arch 3 0 93(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__123(_arch 4 0 123(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__124(_arch 5 0 124(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__159(_arch 6 0 159(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__160(_arch 7 0 160(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__164(_arch 8 0 164(_prcs(_trgt(19)(3))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701454582558 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454582559 2023.12.01 13:16:22)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code deded78cd8888fcb898acd84d9d88bd9dad9dcd888)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454582585 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454582586 2023.12.01 13:16:22)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code eeefe2bdb9b8bef8efeafab4bde9eae8ece9eae8ec)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454582614 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454582615 2023.12.01 13:16:22)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 0d0c040a5b5a0f1b0a0a18565f0a0e0b5b0a0f085b)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454582622 2023.12.01 13:16:22)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 1d1c101a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454618398 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454618399 2023.12.01 13:16:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d282d780858582c78480c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454618407 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454618408 2023.12.01 13:16:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e2b3eeb1b6b4b4f7b4b7f5b8b2e5e6e4e7e5eae4b4)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454618416 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454618417 2023.12.01 13:16:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e2b2eeb1e1b5e5f4e6b1a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454618455 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454618456 2023.12.01 13:16:58)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 11411217154616074045574b411715171517141613)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454618478 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454618479 2023.12.01 13:16:58)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2071262429767c372677357a742675257626222629)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454618493 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454618494 2023.12.01 13:16:58)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3061363539666c273762256a643665356636323639)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454618508 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454618509 2023.12.01 13:16:58)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4011464249161c574645551a144615451646424649)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454618535 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454618536 2023.12.01 13:16:58)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5f0f0e5d0c09034a0b5b4e0008595d5956585b590b)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454618550 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454618551 2023.12.01 13:16:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6f3f6b6f6a393e79696b2c343b696e693c686a696e)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454618575 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454618576 2023.12.01 13:16:58)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 8ede8f80dad8de988eddc8d48b888b88da88d8898c)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454618603 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454618604 2023.12.01 13:16:58)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code adfcaafafcfafebba6a9bef6f8aba8aaafabababa4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454618629 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454618630 2023.12.01 13:16:58)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code bdedbbe9bfeabcaab1bfafe7babbeeb8ebbab8bbe8)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454618666 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454618667 2023.12.01 13:16:58)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code ecbce0bfeababbfbebeffeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454618693 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454618694 2023.12.01 13:16:58)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code fbabf7abfcadacecfdafe9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6388          1701454618722 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701454618723 2023.12.01 13:16:58)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 1a4b1c1c494d180c48140f41481d191c4c1d181d1a)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int rst -1 0 47(_ent (_in))))
				(_port(_int reg_write_en -1 0 48(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 49(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 49(_ent (_in))))
				(_port(_int reg_write_dest 4 0 49(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 50(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 50(_ent (_out))))
				(_port(_int reg_write_data 5 0 51(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 57(_ent (_in))))
				(_port(_int A 7 0 58(_ent (_in))))
				(_port(_int B 7 0 58(_ent (_in))))
				(_port(_int R 7 0 59(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int mem_access_addr 8 0 66(_ent (_in))))
				(_port(_int mem_write_data 8 0 67(_ent (_in))))
				(_port(_int mem_write_en -1 0 68(_ent (_in))))
				(_port(_int mem_read -1 0 68(_ent (_in))))
				(_port(_int mem_read_data 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 126(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 139(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 147(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 73(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 73(_arch(_uni))))
		(_sig(_int alu_result 3 0 74(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 76(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 78(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 78(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 79(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 79(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 81(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 81(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 82(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__89(_arch 1 0 89(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__90(_arch 2 0 90(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__93(_arch 3 0 93(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__123(_arch 4 0 123(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__124(_arch 5 0 124(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__159(_arch 6 0 159(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__160(_arch 7 0 160(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__164(_arch 8 0 164(_prcs(_trgt(19)(3))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701454618749 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454618750 2023.12.01 13:16:58)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 3a6a3d3f386c6b2f6d6e29603d3c6f3d3e3d383c6c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454618776 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454618777 2023.12.01 13:16:58)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 59085b5a520f094f585d4d030a5e5d5f5b5e5d5f5b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454618806 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454618807 2023.12.01 13:16:58)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 78297e78722f7a6e7f7f6d232a7f7b7e2e7f7a7d2e)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454618815 2023.12.01 13:16:58)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 78297a79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701454759429 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701454759430 2023.12.01 13:19:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code babde9eebeedeaafece8ade0eabdbebcbfbcbbbcef)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701454759435 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701454759436 2023.12.01 13:19:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c9cf939c969f9fdc9f9cde9399cecdcfcccec1cf9f)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701454759441 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701454759442 2023.12.01 13:19:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c9ce939cc19ecedfcd9a8f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701454759482 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701454759483 2023.12.01 13:19:19)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f8ffaca9f5afffeea9acbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701454759503 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701454759504 2023.12.01 13:19:19)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 080e580e095e541f0e5f1d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701454759522 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701454759523 2023.12.01 13:19:19)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1711471019414b001045024d43114212411115111e)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701454759536 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701454759537 2023.12.01 13:19:19)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2721772329717b302122327d73217222712125212e)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701454759570 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701454759571 2023.12.01 13:19:19)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4641414545101a5312425719114044404f41424012)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701454759585 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701454759586 2023.12.01 13:19:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 56510455030007405052150d025057500551535057)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701454759604 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701454759605 2023.12.01 13:19:19)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 75722274712325637526332f707370732173237277)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701454759626 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701454759627 2023.12.01 13:19:19)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8583d48b85d2d6938e8196ded0838082878383838c)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701454759645 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701454759646 2023.12.01 13:19:19)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9493c49bc6c39583989686ce9392c791c2939192c1)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701454759672 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701454759673 2023.12.01 13:19:19)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b4b3eee0e5e2e3a3b3b7a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701454759687 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701454759688 2023.12.01 13:19:19)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c3c49996959594d4c597d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6388          1701454759702 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701454759703 2023.12.01 13:19:19)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code d3d58080d284d1c5d984c68881d4d0d585d4d1d4d3)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int rst -1 0 58(_ent (_in))))
				(_port(_int reg_write_en -1 0 59(_ent (_in))))
				(_port(_int reg_read_addr_1 5 0 60(_ent (_in))))
				(_port(_int reg_read_addr_2 5 0 60(_ent (_in))))
				(_port(_int reg_write_dest 5 0 60(_ent (_in))))
				(_port(_int reg_read_data_1 6 0 61(_ent (_out))))
				(_port(_int reg_read_data_2 6 0 61(_ent (_out))))
				(_port(_int reg_write_data 6 0 62(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 7 0 68(_ent (_in))))
				(_port(_int A 8 0 69(_ent (_in))))
				(_port(_int B 8 0 69(_ent (_in))))
				(_port(_int R 8 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int mem_access_addr 9 0 77(_ent (_in))))
				(_port(_int mem_write_data 9 0 78(_ent (_in))))
				(_port(_int mem_write_en -1 0 79(_ent (_in))))
				(_port(_int mem_read -1 0 79(_ent (_in))))
				(_port(_int mem_read_data 9 0 80(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 112(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 125(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 133(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~SIGNED{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 40(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 42(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 42(_arch(_uni))))
		(_sig(_int alu_result 3 0 43(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 44(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 4 0 45(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 47(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 47(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 47(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 48(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 48(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 48(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 50(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 77(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__89(_arch 1 0 89(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__90(_arch 2 0 90(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__93(_arch 3 0 93(_prcs(_trgt(7)(8)(20))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__109(_arch 4 0 109(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(2(d_12_10))))))
			(line__110(_arch 5 0 110(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(2(d_9_7))))))
			(line__145(_arch 6 0 145(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__146(_arch 7 0 146(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__150(_arch 8 0 150(_prcs(_trgt(3)(19))(_sens(0)(13)(15)(17)(18)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701454759731 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701454759732 2023.12.01 13:19:19)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f2f5a0a2a3a4a3e7a5a6e1a8f5f4a7f5f6f5f0f4a4)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701454759744 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701454759745 2023.12.01 13:19:19)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f2f4a5a2f2a4a2e4f3f6e6a8a1f5f6f4f0f5f6f4f0)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701454759764 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701454759765 2023.12.01 13:19:19)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 11174517124613071616044a431612174716131447)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701454759768 2023.12.01 13:19:19)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 11174116154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455070452 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455070453 2023.12.01 13:24:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1e3e1e5e5e6e1a4e7e3a6ebe1b6b5b7b4b7b0b7e4)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455070458 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455070459 2023.12.01 13:24:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1e2e8e5e6e7e7a4e7e4a6ebe1b6b5b7b4b6b9b7e7)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455070464 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455070465 2023.12.01 13:24:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1e3e8e5b1e6b6a7b5e2f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455070494 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455070495 2023.12.01 13:24:30)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code e0b2b7b2e5b7e7f6b1b4a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455070519 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455070520 2023.12.01 13:24:30)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code efbcbdbcb0b9b3f8e9b8fab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455070541 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455070542 2023.12.01 13:24:30)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code ffacadafa0a9a3e8f8adeaa5abf9aafaa9f9fdf9f6)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455070556 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455070557 2023.12.01 13:24:30)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0f5c5e0950595318090a1a555b095a0a59090d0906)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455070583 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455070584 2023.12.01 13:24:30)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2e7c282b7e78723b7a2a3f7179282c2827292a287a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455070599 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455070600 2023.12.01 13:24:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d6f6e383a6b6c2b3b397e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701455070619 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455070620 2023.12.01 13:24:30)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 5d0f0b5e080b0d4b5d0e1b07585b585b095b0b5a5f)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455070640 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455070641 2023.12.01 13:24:30)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 6c3f3c6c3a3b3f7a67687f37396a696b6e6a6a6a65)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701455070660 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455070661 2023.12.01 13:24:30)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 7c2e2d7d792b7d6b707e6e267b7a2f792a7b797a29)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455070688 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455070689 2023.12.01 13:24:30)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 9bc9c0949ccdcc8c9c9889c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455070703 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455070704 2023.12.01 13:24:30)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code abf9f0fcacfdfcbcadffb9f0ffada8acafada2adfd)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6100          1701455070718 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701455070719 2023.12.01 13:24:30)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code bae9e8efe9edb8ace8beafe1e8bdb9bcecbdb8bdba)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write_enable))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_write_dest)(reg_write_dest))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_data_2)(reg_read_data_2))
			((reg_write_data)(reg_write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int reg_write_dest 1 0 55(_arch(_uni))))
		(_sig(_int reg_read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int reg_read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int reg_write_data 3 0 56(_arch(_uni))))
		(_sig(_int reg_read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int reg_read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((reg_read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((reg_read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(18)(3))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701455070745 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455070746 2023.12.01 13:24:30)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code da888988d88c8bcf8d8ec980dddc8fdddeddd8dc8c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455070759 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455070760 2023.12.01 13:24:30)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code da898c88898c8accdbdece8089dddedcd8dddedcd8)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455070778 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455070779 2023.12.01 13:24:30)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f9aaaba8f2aefbeffefeeca2abfefaffaffefbfcaf)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455070782 2023.12.01 13:24:30)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f9aaafa9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455168653 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455168654 2023.12.01 13:26:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4c4f1c4e4a1b1c591a1e5b161c4b484a494a4d4a19)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455168663 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455168664 2023.12.01 13:26:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4c4e154e491a1a591a195b161c4b484a494b444a1a)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455168669 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455168670 2023.12.01 13:26:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4c4f154e1e1b4b5a481f0a161c4a484a484a494b4e)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455168707 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455168708 2023.12.01 13:26:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 7b782c7b2c2c7c6d2a2f3d212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455168728 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455168729 2023.12.01 13:26:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 8a88d884d2dcd69d8cdd9fd0de8cdf8fdc8c888c83)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455168749 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455168750 2023.12.01 13:26:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code aaa8f8fdf2fcf6bdadf8bff0feacffaffcaca8aca3)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455168763 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455168764 2023.12.01 13:26:08)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b9bbebedb9efe5aebfbcace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455168789 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455168790 2023.12.01 13:26:08)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c9cacc9dc59f95dc9dcdd8969ecfcbcfc0cecdcf9d)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455168805 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455168806 2023.12.01 13:26:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d9da898b838f88cfdfdd9a828ddfd8df8adedcdfd8)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701455168830 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455168831 2023.12.01 13:26:08)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code f8fbada8f1aea8eef8abbea2fdfefdfeacfeaefffa)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455168852 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455168853 2023.12.01 13:26:08)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 07055701055054110c03145c52010200050101010e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701455168866 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455168867 2023.12.01 13:26:08)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 17144610464016001b15054d101144124110121142)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455168893 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455168894 2023.12.01 13:26:08)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 36356d33656061213135246d6230353132303f3060)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455168908 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455168909 2023.12.01 13:26:08)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 46451d44151011514012541d1240454142404f4010)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701455168944 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455168945 2023.12.01 13:26:08)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 65663665333334703231763f626330626162676333)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455168972 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455168973 2023.12.01 13:26:08)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8486d28a82d2d492858090ded78380828683808286)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455169009 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455169010 2023.12.01 13:26:09)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3b1e1e6b2e4b1a5b4b4a6e8e1b4b0b5e5b4b1b6e5)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455169018 2023.12.01 13:26:09)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3b1e5e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455176894 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455176895 2023.12.01 13:26:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 76772677252126632024612c267172707370777023)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455176902 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455176903 2023.12.01 13:26:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8686df88d6d0d093d0d391dcd681828083818e80d0)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455176908 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455176909 2023.12.01 13:26:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8687df8881d1819082d5c0dcd68082808280838184)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455176949 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455176950 2023.12.01 13:26:16)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code b5b4e2e0b5e2b2a3e4e1f3efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455176970 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455176971 2023.12.01 13:26:16)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c4c49691c99298d3c293d19e90c291c192c2c6c2cd)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455176996 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455176997 2023.12.01 13:26:16)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e4e4b6b7e9b2b8f3e3b6f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455177010 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455177011 2023.12.01 13:26:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e4e4b6b7e9b2b8f3e2e1f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455177038 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455177039 2023.12.01 13:26:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0302050405555f165707125c540501050a04070557)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455177059 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455177060 2023.12.01 13:26:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 222371267374733424266179762423247125272423)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701455177088 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455177089 2023.12.01 13:26:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 41401743411711574112071b444744471547174643)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455177108 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455177109 2023.12.01 13:26:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 51510152550602475a55420a045754565357575758)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701455177123 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455177124 2023.12.01 13:26:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 61603061363660766d63733b666732643766646734)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455177151 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455177152 2023.12.01 13:26:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8081db8ed5d6d797878392dbd486838784868986d6)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455177166 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455177167 2023.12.01 13:26:17)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9091cb9fc5c6c78796c482cbc496939794969996c6)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701455177201 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455177202 2023.12.01 13:26:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code afaefcf8aaf9febaf8fbbcf5a8a9faa8aba8ada9f9)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455177230 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455177231 2023.12.01 13:26:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code cece989b99989ed8cfcada949dc9cac8ccc9cac8cc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455177259 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455177260 2023.12.01 13:26:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code ededbfbfbbbaeffbeaeaf8b6bfeaeeebbbeaefe8bb)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455177269 2023.12.01 13:26:17)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code ededbbbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455187718 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455187719 2023.12.01 13:26:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c295c797959592d79490d59892c5c6c4c7c4c3c497)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455187724 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455187725 2023.12.01 13:26:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c294ce97969494d79497d59892c5c6c4c7c5cac494)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455187730 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455187731 2023.12.01 13:26:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c295ce97c195c5d4c691849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455187760 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455187761 2023.12.01 13:26:27)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f1a6f3a0f5a6f6e7a0a5b7aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455187781 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455187782 2023.12.01 13:26:27)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0157070709575d160756145b550754045707030708)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455187802 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455187803 2023.12.01 13:26:27)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1147171619474d061643044b451744144717131718)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455187816 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455187817 2023.12.01 13:26:27)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2076262429767c372625357a742675257626222629)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455187842 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455187843 2023.12.01 13:26:27)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3f686e3b6c69632a6b3b2e6068393d3936383b396b)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455187865 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455187866 2023.12.01 13:26:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4f184b4d4a191e59494b0c141b494e491c484a494e)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1610          1701455187886 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455187887 2023.12.01 13:26:27)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 6e396f6e3a383e786e3d28346b686b683a6838696c)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455187908 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455187909 2023.12.01 13:26:27)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 7e28797f2e292d68757a6d252b787b797c78787877)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701455187922 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455187923 2023.12.01 13:26:27)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 8ed988808dd98f99828c9cd48988dd8bd8898b88db)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455187950 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455187951 2023.12.01 13:26:27)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code adfaa1faacfbfabaaaaebff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455187966 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455187967 2023.12.01 13:26:27)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code bcebb0e8baeaebabbae8aee7e8babfbbb8bab5baea)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701455188001 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455188002 2023.12.01 13:26:28)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code dc8bd88edc8a8dc98b88cf86dbda89dbd8dbdeda8a)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455188030 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455188031 2023.12.01 13:26:28)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code fbadfaababadabedfaffefa1a8fcfffdf9fcfffdf9)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455188060 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455188061 2023.12.01 13:26:28)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 1a4c1c1c494d180c1d1d0f41481d191c4c1d181f4c)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455188068 2023.12.01 13:26:28)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 1a4c181d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455197342 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455197343 2023.12.01 13:26:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b0e0b585c0c0b4e0d094c010b5c5f5d5e5d5a5d0e)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455197348 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455197349 2023.12.01 13:26:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b0f02585f0d0d4e0d0e4c010b5c5f5d5e5c535d0d)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455197354 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455197355 2023.12.01 13:26:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b0e0258080c5c4d5f081d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455197388 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455197389 2023.12.01 13:26:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8adfdd85dedd8d9cdbdeccd0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455197412 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455197413 2023.12.01 13:26:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9acec895c2ccc68d9ccd8fc0ce9ccf9fcc9c989c93)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455197435 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455197436 2023.12.01 13:26:37)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b9edebedb9efe5aebeebace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455197451 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455197452 2023.12.01 13:26:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c99d9b9cc99f95decfccdc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455197483 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455197484 2023.12.01 13:26:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e8bdedbae5beb4fdbcecf9b7bfeeeaeee1efeceebc)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455197500 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455197501 2023.12.01 13:26:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f8ada8a8a3aea9eefefcbba3acfef9feabfffdfef9)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1610          1701455197518 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455197519 2023.12.01 13:26:37)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 07525101015157110754415d020102015301510005)
	(_ent
		(_time 1701454052627)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455197542 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455197543 2023.12.01 13:26:37)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 27737723257074312c23347c72212220252121212e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701455197557 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455197558 2023.12.01 13:26:37)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 36636733666137213a34246c313065336031333063)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455197589 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455197590 2023.12.01 13:26:37)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 55000e56050302425256470e0153565251535c5303)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455197606 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455197607 2023.12.01 13:26:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 65303e65353332726331773e3163666261636c6333)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701455197623 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701455197624 2023.12.01 13:26:37)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 75212775722277632771602e277276732372777275)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(18))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701455197654 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455197655 2023.12.01 13:26:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 94c1c79bc3c2c581c3c087ce9392c19390939692c2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455197671 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455197672 2023.12.01 13:26:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code a4f0f2f3a2f2f4b2a5a0b0fef7a3a0a2a6a3a0a2a6)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455197692 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455197693 2023.12.01 13:26:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3e7e1e6b2e4b1a5b4b4a6e8e1b4b0b5e5b4b1b6e5)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455197696 2023.12.01 13:26:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3e7e5e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701455706424 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701455706425 2023.12.01 13:35:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2fca6a2a5a5a2e7a4a0e5a8a2f5f6f4f7f4f3f4a7)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701455706430 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701455706431 2023.12.01 13:35:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2fdafa2a6a4a4e7a4a7e5a8a2f5f6f4f7f5faf4a4)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701455706437 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701455706438 2023.12.01 13:35:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010f5f07015606170552475b510705070507040603)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701455706472 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701455706473 2023.12.01 13:35:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 202e7025257727367174667a702624262426252722)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701455706524 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701455706525 2023.12.01 13:35:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 4f401a4d1019135849185a151b491a4a19494d4946)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701455706582 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701455706583 2023.12.01 13:35:06)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8e81db80d2d8d29989dc9bd4da88db8bd8888c8887)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701455706627 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701455706628 2023.12.01 13:35:06)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code bdb2e8e9e0ebe1aabbb8a8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701455706683 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701455706684 2023.12.01 13:35:06)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fbf5f9aaacada7eeafffeaa4acfdf9fdf2fcfffdaf)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701455706708 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701455706709 2023.12.01 13:35:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b040a0d0a5d5a1d0d0f48505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701455706729 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701455706730 2023.12.01 13:35:06)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 2a252e2e7a7c7a3c2a7a6e707e2c7e2c7c2d282d23)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701455706763 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701455706764 2023.12.01 13:35:06)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 49474b4b451e1a5f424d5a121c4f4c4e4b4f4f4f40)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1282          1701455706797 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701455706798 2023.12.01 13:35:06)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 69666a69363e687e656b7b336e6f3a6c3f6e6c6f3c)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701455706834 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701455706835 2023.12.01 13:35:06)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 88878186d5dedf9f8f8b9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701455706862 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701455706863 2023.12.01 13:35:06)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code a7a8aef0f5f1f0b0a1f3b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701455706902 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701455706903 2023.12.01 13:35:06)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code d6d8d685d281d4c084d2c38d84d1d5d080d1d4d1d6)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(18))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701455706944 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701455706945 2023.12.01 13:35:06)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f5faf4a5a3a3a4e0a2a1e6aff2f3a0f2f1f2f7f3a3)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701455706984 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701455706985 2023.12.01 13:35:06)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 242a2120227274322520307e772320222623202226)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701455707016 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701455707017 2023.12.01 13:35:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 434d42404214415544445618114440451544414615)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701455707025 2023.12.01 13:35:07)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 535d565055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701456915335 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701456915336 2023.12.01 13:55:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3c3a3c393a6b6c296a6e2b666c3b383a393a3d3a69)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701456915341 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701456915342 2023.12.01 13:55:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4c42494f1d1d5e1d1e5c111b4c4f4d4e4c434d1d)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701456915347 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701456915348 2023.12.01 13:55:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4d4249181c4c5d4f180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701456915373 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701456915374 2023.12.01 13:55:15)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 6b6d6c6a3c3c6c7d3a3f2d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701456915395 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701456915396 2023.12.01 13:55:15)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7a7d787b222c266d7c2d6f202e7c2f7f2c7c787c73)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701456915418 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701456915419 2023.12.01 13:55:15)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9a9d9895c2ccc68d9dc88fc0ce9ccf9fcc9c989c93)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701456915432 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701456915433 2023.12.01 13:55:15)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a9aeabfea9fff5beafacbcf3fdaffcacffafabafa0)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701456915464 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701456915465 2023.12.01 13:55:15)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c8ce9d9cc59e94dd9cccd9979fcecacec1cfccce9c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701456915486 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701456915487 2023.12.01 13:55:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d8ded88a838e89cededc9b838cded9de8bdfddded9)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701456915510 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701456915511 2023.12.01 13:55:15)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code e8eeedbbe1beb8fee8b8acb2bceebceebeefeaefe1)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701456915540 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701456915541 2023.12.01 13:55:15)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 07000701055054110c03145c52010200050101010e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1678          1701456915585 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701456915586 2023.12.01 13:55:15)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 36303d33656061213135246d6230353132303f3060)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701456915620 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701456915621 2023.12.01 13:55:15)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 65636e65353332726331773e3163666261636c6333)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701456915656 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701456915657 2023.12.01 13:55:15)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 8483868b82d38692d68091dfd6838782d283868384)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(18)(3))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701456915692 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701456915693 2023.12.01 13:55:15)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a3a5a0f4f3f5f2b6f4f7b0f9a4a5f6a4a7a4a1a5f5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701456915718 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701456915719 2023.12.01 13:55:15)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c2c5c497c29492d4c3c6d69891c5c6c4c0c5c6c4c0)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701456915751 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701456915752 2023.12.01 13:55:15)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e2e5e0b0e2b5e0f4e5e5f7b9b0e5e1e4b4e5e0e7b4)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701456915759 2023.12.01 13:55:15)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f1f6f7a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701456935978 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701456935979 2023.12.01 13:55:35)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dcdfdc8eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701456935984 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701456935985 2023.12.01 13:55:35)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eceee5bfe9babaf9bab9fbb6bcebe8eae9ebe4eaba)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701456935990 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701456935991 2023.12.01 13:55:35)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ecefe5bfbebbebfae8bfaab6bceae8eae8eae9ebee)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701456936017 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701456936018 2023.12.01 13:55:36)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 0b080f0c5c5c0c1d5a5f4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701456936039 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701456936040 2023.12.01 13:55:36)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1b191a1c404d470c1d4c0e414f1d4e1e4d1d191d12)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701456936060 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701456936061 2023.12.01 13:55:36)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3a383b3f626c662d3d682f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701456936075 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701456936076 2023.12.01 13:55:36)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4a484b48121c165d4c4f5f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701456936104 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701456936105 2023.12.01 13:55:36)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 696a3f68653f357c3d6d78363e6f6b6f606e6d6f3d)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701456936120 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701456936121 2023.12.01 13:55:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 797a7a78232f286f7f7d3a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701456936143 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701456936144 2023.12.01 13:55:36)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 888b8e8681ded89e88d8ccd2dc8edc8ede8f8a8f81)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701456936170 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701456936171 2023.12.01 13:55:36)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a8aaa8ffa5fffbbea3acbbf3fdaeadafaaaeaeaea1)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1678          1701456936208 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701456936209 2023.12.01 13:55:36)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c7c4cc92959190d0c0c4d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701456936233 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701456936234 2023.12.01 13:55:36)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e6e5edb5b5b0b1f1e0b2f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701456936266 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701456936267 2023.12.01 13:55:36)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 05070602025207135701105e570206035302070205)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(18))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701456936294 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701456936295 2023.12.01 13:55:36)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 25262721737374307271367f222370222122272373)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701456936310 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701456936311 2023.12.01 13:55:36)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 34363331326264223530206e673330323633303236)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701456936329 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701456936330 2023.12.01 13:55:36)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 44464747421346524343511f164347421243464112)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701456936333 2023.12.01 13:55:36)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 44464346451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701457028142 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701457028143 2023.12.01 13:57:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8bce0bbb5bfb8fdbebaffb2b8efeceeedeee9eebd)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701457028150 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701457028151 2023.12.01 13:57:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8bde9bbb6bebefdbebdffb2b8efeceeedefe0eebe)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701457028156 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701457028157 2023.12.01 13:57:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8acf9a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701457028191 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701457028192 2023.12.01 13:57:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 17434011154010014643514d471113111311121015)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701457028211 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701457028212 2023.12.01 13:57:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2772752329717b302170327d73217222712125212e)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701457028232 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701457028233 2023.12.01 13:57:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4613144449101a514114531c12401343104044404f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701457028246 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701457028247 2023.12.01 13:57:08)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5603045559000a415053430c02500353005054505f)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701457028273 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701457028274 2023.12.01 13:57:08)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 65316064653339703161743a326367636c62616331)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701457028290 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701457028291 2023.12.01 13:57:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 75212574232324637371362e217374732672707374)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701457028306 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701457028307 2023.12.01 13:57:08)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 85d1d08b81d3d59385d5c1dfd183d183d38287828c)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701457028325 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701457028326 2023.12.01 13:57:08)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a4f1f7f3a5f3f7b2afa0b7fff1a2a1a3a6a2a2a2ad)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1316          1701457028340 Behavioral
(_unit VHDL(control_unit_vhdl 0 19(behavioral 0 28))
	(_version ve8)
	(_time 1701457028341 2023.12.01 13:57:08)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b3e7e1e7e6e4b2a4bfb1a1e9b4b5e0b6e5b4b6b5e6)
	(_ent
		(_time 1701456936193)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 21(_ent(_in))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 23(_ent(_out))))
		(_port(_int mem_to_reg 1 0 23(_ent(_out))))
		(_port(_int alu_op 1 0 23(_ent(_out))))
		(_port(_int jump -1 0 24(_ent(_out))))
		(_port(_int branch -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 24(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int alu_src -1 0 24(_ent(_out))))
		(_port(_int reg_write -1 0 24(_ent(_out))))
		(_port(_int sign_or_zero -1 0 24(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701457028377 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701457028378 2023.12.01 13:57:08)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code d3878b81858584c4d4d0c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701457028403 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701457028404 2023.12.01 13:57:08)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code f2a6aaa2a5a4a5e5f4a6e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701457028430 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701457028431 2023.12.01 13:57:08)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 11444317124613074315044a431612174716131611)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(18))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701457028457 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701457028458 2023.12.01 13:57:08)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 21757225737770347675327b262774262526232777)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701457028483 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701457028484 2023.12.01 13:57:08)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 40151642421610564144541a134744464247444642)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701457028512 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701457028513 2023.12.01 13:57:08)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 5f0a0d5d0b085d4958584a040d585c5909585d5a09)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701457028519 2023.12.01 13:57:08)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 5f0a095c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701457846056 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701457846057 2023.12.01 14:10:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dbdede89dc8c8bce8d89cc818bdcdfdddedddadd8e)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701457846062 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701457846063 2023.12.01 14:10:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eaeee6b9edbcbcffbcbffdb0baedeeecefede2ecbc)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701457846068 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701457846069 2023.12.01 14:10:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eaefe6b9babdedfceeb9acb0baeceeeceeecefede8)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701457846097 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701457846098 2023.12.01 14:10:46)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 090c0a0e055e0e1f585d4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701457846120 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701457846121 2023.12.01 14:10:46)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 292d2f2d297f753e2f7e3c737d2f7c2c7f2f2b2f20)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701457846140 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701457846141 2023.12.01 14:10:46)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 383c3e3d396e642f3f6a2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701457846154 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701457846155 2023.12.01 14:10:46)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 484c4e4a491e145f4e4d5d121c4e1d4d1e4e4a4e41)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701457846181 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701457846182 2023.12.01 14:10:46)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 585d095a550e044d0c5c49070f5e5a5e515f5c5e0c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701457846196 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701457846197 2023.12.01 14:10:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67626367333136716163243c336166613460626166)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701457846212 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701457846213 2023.12.01 14:10:46)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 77727676712127617727332d23712371217075707e)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701457846234 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701457846235 2023.12.01 14:10:46)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 9692919995c1c5809d9285cdc3909391949090909f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1222          1701457846249 Behavioral
(_unit VHDL(control_unit_vhdl 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701457846250 2023.12.01 14:10:46)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a6a3a0f1f6f1a7b1a5a0b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1701457846247)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701457846278 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701457846279 2023.12.01 14:10:46)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c5c0c990959392d2c2c6d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701457846299 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701457846300 2023.12.01 14:10:46)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d5d0d987858382c2d381c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6032          1701457846315 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701457846316 2023.12.01 14:10:46)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code e4e0e1b6e2b3e6f2b6e0f1bfb6e3e7e2b2e3e6e3e4)
	(_ent
		(_time 1701443333838)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 66(_ent (_in))))
				(_port(_int reg_write_en -1 0 67(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 68(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 68(_ent (_in))))
				(_port(_int reg_write_dest 4 0 68(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 69(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 69(_ent (_out))))
				(_port(_int reg_write_data 5 0 70(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 76(_ent (_in))))
				(_port(_int A 7 0 77(_ent (_in))))
				(_port(_int B 7 0 77(_ent (_in))))
				(_port(_int R 7 0 78(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 84(_ent (_in))))
				(_port(_int mem_access_addr 8 0 85(_ent (_in))))
				(_port(_int mem_write_data 8 0 86(_ent (_in))))
				(_port(_int mem_write_en -1 0 87(_ent (_in))))
				(_port(_int mem_read -1 0 87(_ent (_in))))
				(_port(_int mem_read_data 8 0 88(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 133(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 141(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 33(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 34(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 34(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 35(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 2 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 40(_arch(_uni))))
		(_sig(_int write_enable -1 0 44(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 45(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 45(_arch(_uni))))
		(_sig(_int regfile_read_data1 3 0 48(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 48(_arch(_uni))))
		(_sig(_int alu_result 3 0 49(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 52(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 52(_arch(_uni))))
		(_sig(_int write_addr 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_1 1 0 55(_arch(_uni))))
		(_sig(_int read_addr_2 1 0 55(_arch(_uni))))
		(_sig(_int write_data 3 0 56(_arch(_uni))))
		(_sig(_int read_data_1 3 0 56(_arch(_uni))))
		(_sig(_int read_data_2 3 0 56(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 59(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 85(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__97(_arch 1 0 97(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__98(_arch 2 0 98(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__101(_arch 3 0 101(_prcs(_trgt(7)(8)(9))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__117(_arch 4 0 117(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(20))(_sens(2(d_12_10))))))
			(line__118(_arch 5 0 118(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(21))(_sens(2(d_9_7))))))
			(line__153(_arch 6 0 153(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__154(_arch 7 0 154(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__158(_arch 8 0 158(_prcs(_trgt(3)(18))(_sens(0)(9)(10)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701457846338 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701457846339 2023.12.01 14:10:46)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f4f1f0a4a3a2a5e1a3a0e7aef3f2a1f3f0f3f6f2a2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701457846357 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701457846358 2023.12.01 14:10:46)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 131711141245430512170749401417151114171511)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1610          1701457846386 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701457846387 2023.12.01 14:10:46)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 323634363265302435352769603531346435303764)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701457846393 2023.12.01 14:10:46)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 3236303735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701457943352 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701457943353 2023.12.01 14:12:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ebbfeab8ecbcbbfebdb9fcb1bbecefedeeedeaedbe)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701457943358 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701457943359 2023.12.01 14:12:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fbaef3abffadadeeadaeeca1abfcfffdfefcf3fdad)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701457943364 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701457943365 2023.12.01 14:12:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fbaff3aba8acfcedffa8bda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701457943391 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701457943392 2023.12.01 14:12:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1a4e1d1c4e4d1d0c4b4e5c404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701457943413 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701457943414 2023.12.01 14:12:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2a7f282e727c763d2c7d3f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701457943428 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701457943429 2023.12.01 14:12:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3a6f383f626c662d3d682f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701457943443 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701457943444 2023.12.01 14:12:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 491c4b4b491f155e4f4c5c131d4f1c4c1f4f4b4f40)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701457943470 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701457943471 2023.12.01 14:12:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 683c3d69653e347d3c6c79373f6e6a6e616f6c6e3c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701457943484 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701457943485 2023.12.01 14:12:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 782c7879232e296e7e7c3b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701457943500 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701457943501 2023.12.01 14:12:23)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 88dc8d8681ded89e88d8ccd2dc8edc8ede8f8a8f81)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701457943521 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701457943522 2023.12.01 14:12:23)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 97c2949895c0c4819c9384ccc2919290959191919e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1222          1701457943536 Behavioral
(_unit VHDL(control_unit_vhdl 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701457943537 2023.12.01 14:12:23)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a7f3a5f0f6f0a6b0a4a1b5fda0a1f4a2f1a0a2a1f2)
	(_ent
		(_time 1701457846246)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701457943553 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701457943554 2023.12.01 14:12:23)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b7e3bfe3e5e1e0a0b0b4a5ece3b1b4b0b3b1beb1e1)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701457943568 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701457943569 2023.12.01 14:12:23)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c692ce93959091d1c092d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6488          1701457943589 Structural
(_unit VHDL(processor 0 21(structural 0 32))
	(_version ve8)
	(_time 1701457943590 2023.12.01 14:12:23)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code e5b0e4b7e2b2e7f3b7e7f0beb7e2e6e3b3e2e7e2e5)
	(_ent
		(_time 1701457943587)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 67(_ent (_in))))
				(_port(_int rst -1 0 68(_ent (_in))))
				(_port(_int reg_write_en -1 0 69(_ent (_in))))
				(_port(_int reg_read_addr_1 5 0 70(_ent (_in))))
				(_port(_int reg_read_addr_2 5 0 70(_ent (_in))))
				(_port(_int reg_write_dest 5 0 70(_ent (_in))))
				(_port(_int reg_read_data_1 6 0 71(_ent (_out))))
				(_port(_int reg_read_data_2 6 0 71(_ent (_out))))
				(_port(_int reg_write_data 6 0 72(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 7 0 78(_ent (_in))))
				(_port(_int A 8 0 79(_ent (_in))))
				(_port(_int B 8 0 79(_ent (_in))))
				(_port(_int R 8 0 80(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 86(_ent (_in))))
				(_port(_int mem_access_addr 9 0 87(_ent (_in))))
				(_port(_int mem_write_data 9 0 88(_ent (_in))))
				(_port(_int mem_write_en -1 0 89(_ent (_in))))
				(_port(_int mem_read -1 0 89(_ent (_in))))
				(_port(_int mem_read_data 9 0 90(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 122(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 135(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 143(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 27(_ent(_out))))
		(_port(_int mem_to_reg 1 0 27(_ent(_out))))
		(_port(_int alu_op 1 0 27(_ent(_out))))
		(_port(_int mem_read -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_port(_int reg_write -1 0 28(_ent(_out))))
		(_port(_int sign_or_zero -1 0 28(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 35(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 36(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 36(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 37(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 38(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 4 0 42(_arch(_uni))))
		(_sig(_int write_enable -1 0 46(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 47(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 47(_arch(_uni))))
		(_sig(_int regfile_read_data1 4 0 50(_arch(_uni))))
		(_sig(_int regfile_read_data2 4 0 50(_arch(_uni))))
		(_sig(_int alu_result 4 0 51(_arch(_uni))))
		(_sig(_int data_memory_read_data 4 0 54(_arch(_uni))))
		(_sig(_int data_memory_write_data 4 0 54(_arch(_uni))))
		(_sig(_int write_addr 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 57(_arch(_uni))))
		(_sig(_int write_data 4 0 58(_arch(_uni))))
		(_sig(_int read_data_1 4 0 58(_arch(_uni))))
		(_sig(_int read_data_2 4 0 58(_arch(_uni))))
		(_sig(_int mem_read_data 4 0 61(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 78(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 87(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(12))(_sens(2(d_15_13))))))
			(line__99(_arch 1 0 99(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(13))(_sens(2(11))))))
			(line__100(_arch 2 0 100(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(14))(_sens(2(12))))))
			(line__103(_arch 3 0 103(_prcs(_trgt(15)(16)(17))(_sens(0)(13)(14)(15)(16))(_dssslsensitivity 1))))
			(line__119(_arch 4 0 119(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(28))(_sens(2(d_12_10))))))
			(line__120(_arch 5 0 120(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(29))(_sens(2(d_9_7))))))
			(line__155(_arch 6 0 155(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(15)))))
			(line__156(_arch 7 0 156(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(16)))))
			(line__160(_arch 8 0 160(_prcs(_trgt(3)(26))(_sens(0)(17)(18)(22)(24)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701457943625 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701457943626 2023.12.01 14:12:23)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 05510603535354105251165f020350020102070353)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701457943647 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701457943648 2023.12.01 14:12:23)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 14411213124244021510004e471310121613101216)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701457943675 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701457943676 2023.12.01 14:12:23)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 34613630326336223333216f663337326233363162)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701457943682 2023.12.01 14:12:23)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 4316454145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458027564 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458027565 2023.12.01 14:13:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6b6eeb5b5b1b6f3b0b4f1bcb6e1e2e0e3e0e7e0b3)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458027570 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458027571 2023.12.01 14:13:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6b7e7b5b6b0b0f3b0b3f1bcb6e1e2e0e3e1eee0b0)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458027576 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458027577 2023.12.01 14:13:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6b6e7b5e1b1e1f0e2b5a0bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458027606 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458027607 2023.12.01 14:13:47)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 15454213154212034441534f451311131113101217)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458027627 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458027628 2023.12.01 14:13:47)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 25747721297379322372307f71237020732327232c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458027642 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458027643 2023.12.01 14:13:47)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 34656631396268233366216e60326131623236323d)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458027656 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458027657 2023.12.01 14:13:47)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 44151646491218534241511e10421141124246424d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458027683 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458027684 2023.12.01 14:13:47)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6333666265353f763767723c346561656a64676537)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458027697 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458027698 2023.12.01 14:13:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 732323722325226575773028277572752074767572)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458027712 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458027713 2023.12.01 14:13:47)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 73232672712523657323372927752775257471747a)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458027734 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458027735 2023.12.01 14:13:47)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 92c3c19d95c5c184999681c9c7949795909494949b)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458027755 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458027756 2023.12.01 14:13:47)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a2f2f0f5f6f5a3b5a1a4b0f8a5a4f1a5a7a4f7a4ab)
	(_ent
		(_time 1701458027749)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458027785 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458027786 2023.12.01 14:13:47)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c1919994959796d6c6c2d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458027812 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458027813 2023.12.01 14:13:47)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e0b0b8b3b5b6b7f7e6b4f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 7110          1701458027842 Structural
(_unit VHDL(processor 0 21(structural 0 32))
	(_version ve8)
	(_time 1701458027843 2023.12.01 14:13:47)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code ffaeaeaeaba8fde9aef8eaa4adf8fcf9a9f8fdf8ff)
	(_ent
		(_time 1701457943586)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int reg_write_en -1 0 73(_ent (_in))))
				(_port(_int reg_read_addr_1 6 0 74(_ent (_in))))
				(_port(_int reg_read_addr_2 6 0 74(_ent (_in))))
				(_port(_int reg_write_dest 6 0 74(_ent (_in))))
				(_port(_int reg_read_data_1 7 0 75(_ent (_out))))
				(_port(_int reg_read_data_2 7 0 75(_ent (_out))))
				(_port(_int reg_write_data 7 0 76(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 8 0 82(_ent (_in))))
				(_port(_int A 9 0 83(_ent (_in))))
				(_port(_int B 9 0 83(_ent (_in))))
				(_port(_int R 9 0 84(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int mem_access_addr 10 0 91(_ent (_in))))
				(_port(_int mem_write_data 10 0 92(_ent (_in))))
				(_port(_int mem_write_en -1 0 93(_ent (_in))))
				(_port(_int mem_read -1 0 93(_ent (_in))))
				(_port(_int mem_read_data 10 0 94(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 135(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 148(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 156(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 27(_ent(_out))))
		(_port(_int mem_to_reg 1 0 27(_ent(_out))))
		(_port(_int alu_op 1 0 27(_ent(_out))))
		(_port(_int mem_read -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_port(_int reg_write -1 0 28(_ent(_out))))
		(_port(_int sign_or_zero -1 0 28(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 35(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 36(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 36(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 37(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 38(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 4 0 42(_arch(_uni))))
		(_sig(_int write_enable -1 0 46(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 47(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 47(_arch(_uni))))
		(_sig(_int regfile_read_data1 4 0 50(_arch(_uni))))
		(_sig(_int regfile_read_data2 4 0 50(_arch(_uni))))
		(_sig(_int alu_result 4 0 51(_arch(_uni))))
		(_sig(_int data_memory_read_data 4 0 54(_arch(_uni))))
		(_sig(_int data_memory_write_data 4 0 54(_arch(_uni))))
		(_sig(_int write_addr 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 57(_arch(_uni))))
		(_sig(_int write_data 4 0 58(_arch(_uni))))
		(_sig(_int read_data_1 4 0 58(_arch(_uni))))
		(_sig(_int read_data_2 4 0 58(_arch(_uni))))
		(_sig(_int mem_read_data 4 0 61(_arch(_uni))))
		(_type(_int ~SIGNED{1~downto~0}~13 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int cu_reg_dst 5 0 64(_arch(_uni))))
		(_sig(_int cu_mem_to_reg 5 0 64(_arch(_uni))))
		(_sig(_int cu_alu_op 5 0 64(_arch(_uni))))
		(_sig(_int cu_mem_read -1 0 65(_arch(_uni))))
		(_sig(_int cu_mem_write -1 0 65(_arch(_uni))))
		(_sig(_int cu_alu_src -1 0 65(_arch(_uni))))
		(_sig(_int cu_reg_write -1 0 65(_arch(_uni))))
		(_sig(_int cu_sign_or_zero -1 0 65(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~133 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~135 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~137 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~139 0 83(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1311 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~1313 0 100(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{1~downto~0}~1315 0 102(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(12))(_sens(2(d_15_13))))))
			(line__112(_arch 1 0 112(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(13))(_sens(2(11))))))
			(line__113(_arch 2 0 113(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(14))(_sens(2(12))))))
			(line__116(_arch 3 0 116(_prcs(_trgt(15)(16)(17))(_sens(0)(13)(14)(15)(16))(_dssslsensitivity 1))))
			(line__132(_arch 4 0 132(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(28))(_sens(2(d_12_10))))))
			(line__133(_arch 5 0 133(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(29))(_sens(2(d_9_7))))))
			(line__168(_arch 6 0 168(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(15)))))
			(line__169(_arch 7 0 169(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(16)))))
			(line__173(_arch 8 0 173(_prcs(_trgt(3)(26))(_sens(0)(17)(18)(22)(24)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701458027878 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458027879 2023.12.01 14:13:47)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 1f4f4c181a494e0a484b0c4518194a181b181d1949)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458027912 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458027913 2023.12.01 14:13:47)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 3e6f683b69686e283f3a2a646d393a383c393a383c)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458027952 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458027953 2023.12.01 14:13:47)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 6d3c3f6c3b3a6f7b6a6a78363f6a6e6b3b6a6f683b)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458027961 2023.12.01 14:13:47)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 6d3c3b6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458035391 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458035392 2023.12.01 14:13:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7a7d737b7e2d2a6f2c286d202a7d7e7c7f7c7b7c2f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458035397 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458035398 2023.12.01 14:13:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7a7c7a7b7d2c2c6f2c2f6d202a7d7e7c7f7d727c2c)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458035403 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458035404 2023.12.01 14:13:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7a7d7a7b2a2d7d6c7e293c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458035434 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458035435 2023.12.01 14:13:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a9aea7ffa5feaebff8fdeff3f9afadafadafacaeab)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458035457 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458035458 2023.12.01 14:13:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b9bfb2edb9efe5aebfeeace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458035476 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458035477 2023.12.01 14:13:55)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c8cec39dc99e94dfcf9add929cce9dcd9ececacec1)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458035492 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458035493 2023.12.01 14:13:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d8ded38ad98e84cfdeddcd828cde8ddd8ededaded1)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458035525 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458035526 2023.12.01 14:13:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f7f0aba6f5a1abe2a3f3e6a8a0f1f5f1fef0f3f1a3)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458035544 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458035545 2023.12.01 14:13:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 17101f10434146011113544c431116114410121116)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458035561 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458035562 2023.12.01 14:13:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 26212b22217076302676627c72207220702124212f)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458035575 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458035576 2023.12.01 14:13:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 36303d33356165203d32256d63303331343030303f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458035594 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458035595 2023.12.01 14:13:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 45424f47161244524643571f42431642404310434c)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458035611 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458035612 2023.12.01 14:13:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 55525556050302425256470e0153565251535c5303)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458035626 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458035627 2023.12.01 14:13:55)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 65626565353332726331773e3163666261636c6333)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 7110          1701458035646 Structural
(_unit VHDL(processor 0 21(structural 0 32))
	(_version ve8)
	(_time 1701458035647 2023.12.01 14:13:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 74727d74722376622573612f267377722273767374)
	(_ent
		(_time 1701457943586)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int reg_write_en -1 0 73(_ent (_in))))
				(_port(_int reg_read_addr_1 6 0 74(_ent (_in))))
				(_port(_int reg_read_addr_2 6 0 74(_ent (_in))))
				(_port(_int reg_write_dest 6 0 74(_ent (_in))))
				(_port(_int reg_read_data_1 7 0 75(_ent (_out))))
				(_port(_int reg_read_data_2 7 0 75(_ent (_out))))
				(_port(_int reg_write_data 7 0 76(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 8 0 82(_ent (_in))))
				(_port(_int A 9 0 83(_ent (_in))))
				(_port(_int B 9 0 83(_ent (_in))))
				(_port(_int R 9 0 84(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int mem_access_addr 10 0 91(_ent (_in))))
				(_port(_int mem_write_data 10 0 92(_ent (_in))))
				(_port(_int mem_write_en -1 0 93(_ent (_in))))
				(_port(_int mem_read -1 0 93(_ent (_in))))
				(_port(_int mem_read_data 10 0 94(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 135(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 148(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 156(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 27(_ent(_out))))
		(_port(_int mem_to_reg 1 0 27(_ent(_out))))
		(_port(_int alu_op 1 0 27(_ent(_out))))
		(_port(_int mem_read -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_port(_int reg_write -1 0 28(_ent(_out))))
		(_port(_int sign_or_zero -1 0 28(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 35(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 36(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 36(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 37(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 38(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 4 0 42(_arch(_uni))))
		(_sig(_int write_enable -1 0 46(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 47(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 47(_arch(_uni))))
		(_sig(_int regfile_read_data1 4 0 50(_arch(_uni))))
		(_sig(_int regfile_read_data2 4 0 50(_arch(_uni))))
		(_sig(_int alu_result 4 0 51(_arch(_uni))))
		(_sig(_int data_memory_read_data 4 0 54(_arch(_uni))))
		(_sig(_int data_memory_write_data 4 0 54(_arch(_uni))))
		(_sig(_int write_addr 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 57(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 57(_arch(_uni))))
		(_sig(_int write_data 4 0 58(_arch(_uni))))
		(_sig(_int read_data_1 4 0 58(_arch(_uni))))
		(_sig(_int read_data_2 4 0 58(_arch(_uni))))
		(_sig(_int mem_read_data 4 0 61(_arch(_uni))))
		(_type(_int ~SIGNED{1~downto~0}~13 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int cu_reg_dst 5 0 64(_arch(_uni))))
		(_sig(_int cu_mem_to_reg 5 0 64(_arch(_uni))))
		(_sig(_int cu_alu_op 5 0 64(_arch(_uni))))
		(_sig(_int cu_mem_read -1 0 65(_arch(_uni))))
		(_sig(_int cu_mem_write -1 0 65(_arch(_uni))))
		(_sig(_int cu_alu_src -1 0 65(_arch(_uni))))
		(_sig(_int cu_reg_write -1 0 65(_arch(_uni))))
		(_sig(_int cu_sign_or_zero -1 0 65(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~133 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~135 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~137 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~139 0 83(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1311 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~1313 0 100(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{1~downto~0}~1315 0 102(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(12))(_sens(2(d_15_13))))))
			(line__112(_arch 1 0 112(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(13))(_sens(2(11))))))
			(line__113(_arch 2 0 113(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(14))(_sens(2(12))))))
			(line__116(_arch 3 0 116(_prcs(_trgt(15)(16)(17))(_sens(0)(13)(14)(15)(16))(_dssslsensitivity 1))))
			(line__132(_arch 4 0 132(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(28))(_sens(2(d_12_10))))))
			(line__133(_arch 5 0 133(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(29))(_sens(2(d_9_7))))))
			(line__168(_arch 6 0 168(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(15)))))
			(line__169(_arch 7 0 169(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(16)))))
			(line__173(_arch 8 0 173(_prcs(_trgt(3)(26))(_sens(0)(17)(18)(22)(24)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701458035662 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458035663 2023.12.01 14:13:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 84838c8ad3d2d591d3d097de8382d18380838682d2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458035675 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458035676 2023.12.01 14:13:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9492999b92c2c482959080cec79390929693909296)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458035700 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458035701 2023.12.01 14:13:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3b5bae6b2e4b1a5b4b4a6e8e1b4b0b5e5b4b1b6e5)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458035704 2023.12.01 14:13:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code b3b5bee7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458125658 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458125659 2023.12.01 14:15:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 14151c13454344014246034e441310121112151241)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458125664 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458125665 2023.12.01 14:15:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 14141513464242014241034e4413101211131c1242)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458125670 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458125671 2023.12.01 14:15:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 14151513114313021047524e441210121012111316)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458125697 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458125698 2023.12.01 14:15:25)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 43424c404514445512170519134547454745464441)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458125719 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458125720 2023.12.01 14:15:25)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5252585159040e455405470806540757045450545b)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458125733 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458125734 2023.12.01 14:15:25)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6262686269343e756530773836643767346460646b)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458125750 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458125751 2023.12.01 14:15:25)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7272787379242e657477672826742777247470747b)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458125784 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458125785 2023.12.01 14:15:25)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9190cc9f95c7cd84c59580cec697939798969597c5)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458125798 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458125799 2023.12.01 14:15:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a1a0a9f6f3f7f0b7a7a5e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458125814 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458125815 2023.12.01 14:15:25)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code b0b1bde4b1e6e0a6b0e0f4eae4b6e4b6e6b7b2b7b9)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458125830 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458125831 2023.12.01 14:15:25)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code c0c0cb95c59793d6cbc4d39b95c6c5c7c2c6c6c6c9)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458125847 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458125848 2023.12.01 14:15:25)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code cfcec59acf98ced8ccc9dd95c8c99cc8cac99ac9c6)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458125864 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458125865 2023.12.01 14:15:25)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code dfdedf8ddc8988c8d8dccd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458125876 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458125877 2023.12.01 14:15:25)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code efeeefbcecb9b8f8e9bbfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458125916 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458125917 2023.12.01 14:15:25)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 1e1f4e1918484f0b494a0d4419184b191a191c1848)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458125942 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458125943 2023.12.01 14:15:25)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 2d2d78297b7b7d3b2c2939777e2a292b2f2a292b2f)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458125976 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458125977 2023.12.01 14:15:25)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 4c4c1d4f1d1b4e5a4b4b59171e4b4f4a1a4b4e491a)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458125983 2023.12.01 14:15:25)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 5c5c095f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458137568 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458137569 2023.12.01 14:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 96c19099c5c1c683c0c481ccc691929093909790c3)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458137574 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458137575 2023.12.01 14:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 96c09999c6c0c083c0c381ccc691929093919e90c0)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458137580 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458137581 2023.12.01 14:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a6f1a9f1a1f1a1b0a2f5e0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458137614 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458137615 2023.12.01 14:15:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c592c491c592c2d39491839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458137636 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458137637 2023.12.01 14:15:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e4b2e0b7e9b2b8f3e2b3f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458137651 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458137652 2023.12.01 14:15:37)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code f4a2f0a4f9a2a8e3f3a6e1aea0f2a1f1a2f2f6f2fd)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458137672 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458137673 2023.12.01 14:15:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 04520f02095258130201115e50025101520206020d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458137699 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458137700 2023.12.01 14:15:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 23747f2625757f367727327c742521252a24272577)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458137715 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458137716 2023.12.01 14:15:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 32653b376364632434367169663433346135373433)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458137730 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458137731 2023.12.01 14:15:37)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 42154e40411412544212061816441644144540454b)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458137749 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458137750 2023.12.01 14:15:37)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 52045851550501445956410907545755505454545b)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458137769 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458137770 2023.12.01 14:15:37)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 61366a61363660766267733b666732666467346768)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458137787 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458137788 2023.12.01 14:15:37)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 71267070252726667672632a257772767577787727)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458137801 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458137802 2023.12.01 14:15:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 81d6808fd5d7d69687d593dad587828685878887d7)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458137845 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458137846 2023.12.01 14:15:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code aff8a6f8aaf9febaf8fbbcf5a8a9faa8aba8ada9f9)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458137874 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458137875 2023.12.01 14:15:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code cf99c39a9b999fd9cecbdb959cc8cbc9cdc8cbc9cd)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458137908 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458137909 2023.12.01 14:15:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code eeb8e6bcb9b9ecf8e9e9fbb5bce9ede8b8e9ecebb8)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458137916 2023.12.01 14:15:37)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code fea8f2aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458332192 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458332193 2023.12.01 14:18:52)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d7d88085858087c28185c08d87d0d3d1d2d1d6d182)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458332198 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458332199 2023.12.01 14:18:52)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d7d98985868181c28182c08d87d0d3d1d2d0dfd181)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458332204 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458332205 2023.12.01 14:18:52)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e7e8b9b4e1b0e0f1e3b4a1bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458332235 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458332236 2023.12.01 14:18:52)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 06510001055101105752405c560002000200030104)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458332255 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458332256 2023.12.01 14:18:52)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1640151119404a011041034c42104313401014101f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458332274 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458332275 2023.12.01 14:18:52)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 25732621297379322277307f71237020732327232c)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458332289 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458332290 2023.12.01 14:18:52)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 35633630396369223330206f61336030633337333c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458332317 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458332318 2023.12.01 14:18:52)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 54030056550208410050450b035256525d53505200)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458332333 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458332334 2023.12.01 14:18:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 64336564333235726260273f306265623763616265)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458332348 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458332349 2023.12.01 14:18:52)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 73247772712523657323372927752775257471747a)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458332363 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458332364 2023.12.01 14:18:52)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 83d5818d85d4d095888790d8d6858684818585858a)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458332387 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458332388 2023.12.01 14:18:52)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a2f5a1f5f6f5a3b5a1a4b0f8a5a4f1a5a7a4f7a4ab)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458332404 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458332405 2023.12.01 14:18:52)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b2e5bbe6e5e4e5a5b5b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458332417 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458332418 2023.12.01 14:18:52)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c295cb97959495d5c496d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458332443 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458332444 2023.12.01 14:18:52)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d186d083838780c48685c28bd6d784d6d5d6d3d787)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458332456 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458332457 2023.12.01 14:18:52)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e1b7e5b2e2b7b1f7e0e5f5bbb2e6e5e7e3e6e5e7e3)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458332472 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458332473 2023.12.01 14:18:52)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f0a6f0a1f2a7f2e6f7f7e5aba2f7f3f6a6f7f2f5a6)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458332476 2023.12.01 14:18:52)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code f0a6f4a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458355938 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458355939 2023.12.01 14:19:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9dcdcf929ccacd88cbcf8ac7cd9a999b989b9c9bc8)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458355944 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458355945 2023.12.01 14:19:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9dccc6929fcbcb88cbc88ac7cd9a999b989a959bcb)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458355950 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458355951 2023.12.01 14:19:15)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9dcdc692c8ca9a8b99cedbc7cd9b999b999b989a9f)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458355980 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458355981 2023.12.01 14:19:15)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cc9c99989a9bcbda9d988a969ccac8cac8cac9cbce)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458356002 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458356003 2023.12.01 14:19:16)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code dc8d8c8e868a80cbda8bc98688da89d98adadedad5)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458356018 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458356019 2023.12.01 14:19:16)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code ebbabbb8b0bdb7fcecb9feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458356037 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458356038 2023.12.01 14:19:16)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fbaaababa0ada7ecfdfeeea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458356074 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458356075 2023.12.01 14:19:16)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2a7a2a2f7e7c763f7e2e3b757d2c282c232d2e2c7e)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458356096 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458356097 2023.12.01 14:19:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 39696c3c636f682f3f3d7a626d3f383f6a3e3c3f38)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458356114 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458356115 2023.12.01 14:19:16)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 4919194b411f195f49190d131d4f1d4f1f4e4b4e40)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458356130 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458356131 2023.12.01 14:19:16)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 59080f5a550e0a4f525d4a020c5f5c5e5b5f5f5f50)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458356155 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458356156 2023.12.01 14:19:16)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 78282f79262f796f7b7e6a227f7e2b7f7d7e2d7e71)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458356174 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458356175 2023.12.01 14:19:16)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 88d8d586d5dedf9f8f8b9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458356189 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458356190 2023.12.01 14:19:16)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 97c7ca98c5c1c08091c385ccc391949093919e91c1)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458356216 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458356217 2023.12.01 14:19:16)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b6e6e3e2e3e0e7a3e1e2a5ecb1b0e3b1b2b1b4b0e0)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458356229 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458356230 2023.12.01 14:19:16)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c6979693c29096d0c7c2d29c95c1c2c0c4c1c2c0c4)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458356244 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458356245 2023.12.01 14:19:16)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code c6979292c291c4d0c1c1d39d94c1c5c090c1c4c390)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458356248 2023.12.01 14:19:16)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d6878684d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458394238 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458394239 2023.12.01 14:19:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36393533656166236064216c663132303330373063)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458394244 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458394245 2023.12.01 14:19:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36383c33666060236063216c6631323033313e3060)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458394250 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458394251 2023.12.01 14:19:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36393c33316131203265706c663032303230333134)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458394283 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458394284 2023.12.01 14:19:54)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 656a6164653262733431233f356361636163606267)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458394305 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458394306 2023.12.01 14:19:54)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 757b7474792329627322602f21732070237377737c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458394320 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458394321 2023.12.01 14:19:54)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 848a858a89d2d89383d691ded082d181d28286828d)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458394335 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458394336 2023.12.01 14:19:54)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 949a959b99c2c883929181cec092c191c29296929d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458394365 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458394366 2023.12.01 14:19:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b3bce5e6b5e5efa6e7b7a2ece4b5b1b5bab4b7b5e7)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458394382 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458394383 2023.12.01 14:19:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c3ccc096939592d5c5c7809897c5c2c590c4c6c5c2)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458394398 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458394399 2023.12.01 14:19:54)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code d2ddd480d18482c4d282968886d486d484d5d0d5db)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458394414 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458394415 2023.12.01 14:19:54)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e2ece2b1e5b5b1f4e9e6f1b9b7e4e7e5e0e4e4e4eb)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458394438 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458394439 2023.12.01 14:19:54)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 010e0107565600160207135b060752060407540708)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458394456 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458394457 2023.12.01 14:19:54)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 111e1b16454746061612034a451712161517181747)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458394471 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458394472 2023.12.01 14:19:54)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 202f2a24757677372674327b742623272426292676)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458394490 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458394491 2023.12.01 14:19:54)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 303f3235636661256764236a373665373437323666)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458394504 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458394505 2023.12.01 14:19:54)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 404e4742421610564144541a134744464247444642)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458394520 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458394521 2023.12.01 14:19:54)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 4f414c4c1b184d5948485a141d484c4919484d4a19)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458394524 2023.12.01 14:19:54)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 4f41484d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458456023 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458456024 2023.12.01 14:20:56)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8b8589858cdcdb9eddd99cd1db8c8f8d8e8d8a8dde)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458456029 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458456030 2023.12.01 14:20:56)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9b9490949fcdcd8ecdce8cc1cb9c9f9d9e9c939dcd)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458456035 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458456036 2023.12.01 14:20:56)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9b959094c8cc9c8d9fc8ddc1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458456077 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458456078 2023.12.01 14:20:56)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cac4cf9e9e9dcddc9b9e8c909acccecccecccfcdc8)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458456098 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458456099 2023.12.01 14:20:56)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d9d6d98bd98f85cedf8ecc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458456113 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458456114 2023.12.01 14:20:56)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e9e6e9bae9bfb5feeebbfcb3bdefbcecbfefebefe0)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458456128 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458456129 2023.12.01 14:20:56)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f9f6f9a9f9afa5eefffceca3adffacfcaffffbfff0)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458456155 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458456156 2023.12.01 14:20:56)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1816481e154e440d4c1c09474f1e1a1e111f1c1e4c)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458456171 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458456172 2023.12.01 14:20:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 28262d2c737e793e2e2c6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458456188 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458456189 2023.12.01 14:20:56)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 37393732316167213767736d63316331613035303e)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458456206 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458456207 2023.12.01 14:20:56)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 47484145451014514c43541c12414240454141414e)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458456231 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458456232 2023.12.01 14:20:56)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 66686166363167716560743c61603561636033606f)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458456248 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458456249 2023.12.01 14:20:56)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 76787b77252021617175642d2270757172707f7020)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458456270 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458456271 2023.12.01 14:20:56)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 858b888bd5d3d29283d197ded183868281838c83d3)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458456301 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458456302 2023.12.01 14:20:56)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a5aba0f2f3f3f4b0f2f1b6ffa2a3f0a2a1a2a7a3f3)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458456318 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458456319 2023.12.01 14:20:56)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code b4bbb4e0b2e2e4a2b5b0a0eee7b3b0b2b6b3b0b2b6)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458456337 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458456338 2023.12.01 14:20:56)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code c4cbc090c293c6d2c3c3d19f96c3c7c292c3c6c192)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458456341 2023.12.01 14:20:56)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code d3dcd381d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458533627 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458533628 2023.12.01 14:22:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5e1b6e1e5e2e5a0e3e7a2efe5b2b1b3b0b3b4b3e0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458533633 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458533634 2023.12.01 14:22:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5e0bfe1e6e3e3a0e3e0a2efe5b2b1b3b0b2bdb3e3)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458533639 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458533640 2023.12.01 14:22:13)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5e1bfe1b1e2b2a3b1e6f3efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458533670 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458533671 2023.12.01 14:22:13)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code e4b0e0b6e5b3e3f2b5b0a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458533697 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458533698 2023.12.01 14:22:13)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0356030509555f140554165957055606550501050a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458533712 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458533713 2023.12.01 14:22:13)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0356030509555f140451165957055606550501050a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458533727 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458533728 2023.12.01 14:22:13)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1247121519444e051417074846144717441410141b)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458533754 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458533755 2023.12.01 14:22:13)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3266653635646e276636236d653430343b35363466)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458533776 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458533777 2023.12.01 14:22:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 51055352030700475755120a055750570256545750)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458533792 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458533793 2023.12.01 14:22:13)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 61356661613731776131253b356735673766636668)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458533808 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458533809 2023.12.01 14:22:13)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 70257171752723667b74632b257675777276767679)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458533833 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458533834 2023.12.01 14:22:13)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 80d4808ed6d78197838692da8786d3878586d58689)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458533852 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458533853 2023.12.01 14:22:13)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8fdb85818cd9d898888c9dd4db898c888b898689d9)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458533867 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458533868 2023.12.01 14:22:13)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9fcb95909cc9c88899cb8dc4cb999c989b999699c9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458533887 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458533888 2023.12.01 14:22:13)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code beeabceab8e8efabe9eaade4b9b8ebb9bab9bcb8e8)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458533901 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458533902 2023.12.01 14:22:13)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code ce9bc99b99989ed8cfcada949dc9cac8ccc9cac8cc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458533916 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458533917 2023.12.01 14:22:13)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code ce9bcd9a9999ccd8c9c9db959cc9cdc898c9cccb98)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458533920 2023.12.01 14:22:13)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code de8bd98c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458575293 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458575294 2023.12.01 14:22:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7d7e797c7c2a2d682b2f6a272d7a797b787b7c7b28)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458575303 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458575304 2023.12.01 14:22:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7d7f707c7f2b2b682b286a272d7a797b787a757b2b)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458575309 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458575310 2023.12.01 14:22:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7d7e707c282a7a6b792e3b272d7b797b797b787a7f)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458575346 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458575347 2023.12.01 14:22:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code aba8a8fdfcfcacbdfaffedf1fbadafadafadaeaca9)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458575368 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458575369 2023.12.01 14:22:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code bbb9bdefe0ede7acbdecaee1efbdeebeedbdb9bdb2)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458575383 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458575384 2023.12.01 14:22:55)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code cbc9cd9e909d97dccc99de919fcd9ece9dcdc9cdc2)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458575398 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458575399 2023.12.01 14:22:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code dad8dc88828c86cddcdfcf808edc8fdf8cdcd8dcd3)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458575425 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458575426 2023.12.01 14:22:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code faf9ababaeaca6efaefeeba5adfcf8fcf3fdfefcae)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458575441 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458575442 2023.12.01 14:22:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 090a0e0f535f581f0f0d4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458575459 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458575460 2023.12.01 14:22:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 191a1b1e114f490f19495d434d1f4d1f4f1e1b1e10)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458575481 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458575482 2023.12.01 14:22:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 383a3c3d356f6b2e333c2b636d3e3d3f3a3e3e3e31)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458575508 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458575509 2023.12.01 14:22:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 484b4d4a161f495f4b4e5a124f4e1b4f4d4e1d4e41)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458575527 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458575528 2023.12.01 14:22:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 67646867353130706064753c3361646063616e6131)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458575549 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458575550 2023.12.01 14:22:55)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 77747876252120607123652c2371747073717e7121)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 7024          1701458575572 Structural
(_unit VHDL(processor 0 21(structural 0 32))
	(_version ve8)
	(_time 1701458575573 2023.12.01 14:22:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9694909892c19480c79183cdc4919590c091949196)
	(_ent
		(_time 1701458394482)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int reg_write_en -1 0 72(_ent (_in))))
				(_port(_int reg_read_addr_1 5 0 73(_ent (_in))))
				(_port(_int reg_read_addr_2 5 0 73(_ent (_in))))
				(_port(_int reg_write_dest 5 0 73(_ent (_in))))
				(_port(_int reg_read_data_1 6 0 74(_ent (_out))))
				(_port(_int reg_read_data_2 6 0 74(_ent (_out))))
				(_port(_int reg_write_data 6 0 75(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 7 0 81(_ent (_in))))
				(_port(_int A 8 0 82(_ent (_in))))
				(_port(_int B 8 0 82(_ent (_in))))
				(_port(_int R 8 0 83(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 89(_ent (_in))))
				(_port(_int mem_access_addr 9 0 90(_ent (_in))))
				(_port(_int mem_write_data 9 0 91(_ent (_in))))
				(_port(_int mem_write_en -1 0 92(_ent (_in))))
				(_port(_int mem_read -1 0 92(_ent (_in))))
				(_port(_int mem_read_data 9 0 93(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 134(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 147(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(alu_result))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_inst DataMemory_Inst 0 155(_comp DataMemory)
		(_port
			((clk)(clk))
			((mem_access_addr)(alu_result))
			((mem_write_data)(read_data_2))
			((mem_write_en)(mem_write_en))
			((mem_read)(mem_read_en))
			((mem_read_data)(mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 27(_ent(_out))))
		(_port(_int mem_to_reg 1 0 27(_ent(_out))))
		(_port(_int alu_op 1 0 27(_ent(_out))))
		(_port(_int mem_read -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_port(_int reg_write -1 0 28(_ent(_out))))
		(_port(_int sign_or_zero -1 0 28(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 35(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 36(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 36(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 37(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{1~downto~0}~13 0 38(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 4 0 41(_arch(_uni))))
		(_sig(_int write_enable -1 0 45(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 46(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 46(_arch(_uni))))
		(_sig(_int regfile_read_data1 4 0 49(_arch(_uni))))
		(_sig(_int regfile_read_data2 4 0 49(_arch(_uni))))
		(_sig(_int alu_result 4 0 50(_arch(_uni))))
		(_sig(_int data_memory_read_data 4 0 53(_arch(_uni))))
		(_sig(_int data_memory_write_data 4 0 53(_arch(_uni))))
		(_sig(_int write_addr 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 56(_arch(_uni))))
		(_sig(_int write_data 4 0 57(_arch(_uni))))
		(_sig(_int read_data_1 4 0 57(_arch(_uni))))
		(_sig(_int read_data_2 4 0 57(_arch(_uni))))
		(_sig(_int mem_read_data 4 0 60(_arch(_uni))))
		(_sig(_int cu_reg_dst 3 0 63(_arch(_uni))))
		(_sig(_int cu_mem_to_reg 3 0 63(_arch(_uni))))
		(_sig(_int cu_alu_op 3 0 63(_arch(_uni))))
		(_sig(_int cu_mem_read -1 0 64(_arch(_uni))))
		(_sig(_int cu_mem_write -1 0 64(_arch(_uni))))
		(_sig(_int cu_alu_src -1 0 64(_arch(_uni))))
		(_sig(_int cu_reg_write -1 0 64(_arch(_uni))))
		(_sig(_int cu_sign_or_zero -1 0 64(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 74(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 90(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{1~downto~0}~1314 0 101(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(12))(_sens(2(d_15_13))))))
			(line__111(_arch 1 0 111(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(13))(_sens(2(11))))))
			(line__112(_arch 2 0 112(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(14))(_sens(2(12))))))
			(line__115(_arch 3 0 115(_prcs(_trgt(15)(16)(17))(_sens(0)(13)(14)(15)(16))(_dssslsensitivity 1))))
			(line__131(_arch 4 0 131(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(28))(_sens(2(d_12_10))))))
			(line__132(_arch 5 0 132(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(29))(_sens(2(d_9_7))))))
			(line__168(_arch 6 0 168(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(15)))))
			(line__169(_arch 7 0 169(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(16)))))
			(line__173(_arch 8 0 173(_prcs(_trgt(3)(26))(_sens(0)(17)(18)(22)(24)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701458575603 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458575604 2023.12.01 14:22:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code a5a6a2f2f3f3f4b0f2f1b6ffa2a3f0a2a1a2a7a3f3)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458575625 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458575626 2023.12.01 14:22:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c5c7c790c29395d3c4c1d19f96c2c1c3c7c2c1c3c7)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458575654 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458575655 2023.12.01 14:22:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e4e6e2b6e2b3e6f2e3e3f1bfb6e3e7e2b2e3e6e1b2)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458575658 2023.12.01 14:22:55)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code e4e6e6b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458582870 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458582871 2023.12.01 14:23:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17161510454047024145004d471013111211161142)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458582876 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458582877 2023.12.01 14:23:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17171c10464141024142004d4710131112101f1141)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458582882 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458582883 2023.12.01 14:23:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 17161c10114010011344514d471113111311121015)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458582912 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458582913 2023.12.01 14:23:02)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 36373332356131206762706c663032303230333134)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458582933 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458582934 2023.12.01 14:23:02)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 55555556590309425302400f01530050035357535c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458582949 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458582950 2023.12.01 14:23:02)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 65656565693339726237703f31633060336367636c)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458582963 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458582964 2023.12.01 14:23:02)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 74747475792228637271612e20722171227276727d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458582999 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458583000 2023.12.01 14:23:02)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9495c39a95c2c881c09085cbc39296929d939092c0)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458583014 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458583015 2023.12.01 14:23:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a3a2a1f4f3f5f2b5a5a7e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458583031 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458583032 2023.12.01 14:23:03)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code b3b2b4e7b1e5e3a5b3e3f7e9e7b5e7b5e5b4b1b4ba)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458583048 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458583049 2023.12.01 14:23:03)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code c3c3c296c59490d5c8c7d09896c5c6c4c1c5c5c5ca)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458583069 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458583070 2023.12.01 14:23:03)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d2d3d2808685d3c5d1d4c088d5d481d5d7d487d4db)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458583087 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458583088 2023.12.01 14:23:03)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e2e3e8b1b5b4b5f5e5e1f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458583102 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458583103 2023.12.01 14:23:03)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code f1f0fba1a5a7a6e6f7a5e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458583127 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458583128 2023.12.01 14:23:03)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 11101416434740044645024b161744161516131747)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458583148 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458583149 2023.12.01 14:23:03)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 20202024227670362124347a732724262227242622)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000056 55 1929          1701458583169 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458583170 2023.12.01 14:23:03)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 40404443421742564747551b124743461647424516)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458583173 2023.12.01 14:23:03)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 40404042451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458598943 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458598944 2023.12.01 14:23:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d581d587858285c08387c28f85d2d1d3d0d3d4d380)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458598949 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458598950 2023.12.01 14:23:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d580dc87868383c08380c28f85d2d1d3d0d2ddd383)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458598955 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458598956 2023.12.01 14:23:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e5b1ecb6e1b2e2f3e1b6a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458598988 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458598989 2023.12.01 14:23:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 04500003055303125550425e540200020002010306)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458599010 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458599011 2023.12.01 14:23:19)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2376222729757f342574367977257626752521252a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458599026 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458599027 2023.12.01 14:23:19)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3366323639656f243461266967356636653531353a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458599041 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458599042 2023.12.01 14:23:19)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3366323639656f243536266967356636653531353a)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458599068 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458599069 2023.12.01 14:23:19)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5206045055040e470656430d055450545b55565406)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458599083 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458599084 2023.12.01 14:23:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 623661623334337464662139366463643165676463)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458599098 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458599099 2023.12.01 14:23:19)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 71257770712721677121352b257725772776737678)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458599120 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458599121 2023.12.01 14:23:19)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 91c4919e95c6c2879a9582cac49794969397979798)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458599143 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458599144 2023.12.01 14:23:19)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a0f4a1f7f6f7a1b7a3a6b2faa7a6f3a7a5a6f5a6a9)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458599161 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458599162 2023.12.01 14:23:19)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b0e4bbe4e5e6e7a7b7b3a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458599175 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458599176 2023.12.01 14:23:19)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c094cb95959697d7c694d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458599213 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458599214 2023.12.01 14:23:19)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code eebaedbde8b8bffbb9bafdb4e9e8bbe9eae9ece8b8)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701458599242 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701458599243 2023.12.01 14:23:19)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code feabf8aea9a8aee8fffaeaa4adf9faf8fcf9faf8fc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000056 55 1929          1701458599274 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1701458599275 2023.12.01 14:23:19)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 2d782e287b7a2f3b2a2a38767f2a2e2b7b2a2f287b)
	(_ent
		(_time 1701443568422)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((result)(result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((instruction)(instruction))
				((result)(result))
				((reg_dst)(_open))
				((mem_to_reg)(_open))
				((alu_op)(_open))
				((mem_read)(_open))
				((mem_write)(_open))
				((alu_src)(_open))
				((reg_write)(_open))
				((sign_or_zero)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686274 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 68 (processor_tb))
	(_version ve8)
	(_time 1701458599282 2023.12.01 14:23:19)
	(_source(\../src/Testbench/processor_TB.vhd\))
	(_parameters tan)
	(_code 2d782a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 605           1701458881082 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458881083 2023.12.01 14:28:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2a2a5a2a5a5a2e7a4a0e5a8a2f5f6f4f7f4f3f4a7)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458881088 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458881089 2023.12.01 14:28:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2a3aca2a6a4a4e7a4a7e5a8a2f5f6f4f7f5faf4a4)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458881094 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458881095 2023.12.01 14:28:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 01070907015606170552475b510705070507040603)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458881127 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458881128 2023.12.01 14:28:01)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 21272724257626377075677b712725272527242623)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458881149 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458881150 2023.12.01 14:28:01)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3037333539666c273667256a643665356636323639)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458881172 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458881173 2023.12.01 14:28:01)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5057535359060c475702450a045605550656525659)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458881193 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458881194 2023.12.01 14:28:01)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5f585c5c00090348595a4a050b590a5a09595d5956)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458881221 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458881222 2023.12.01 14:28:01)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7e782a7e2e28226b2a7a6f2129787c7877797a782a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458881236 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458881237 2023.12.01 14:28:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8e888f8088d8df98888acdd5da888f88dd898b888f)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458881252 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458881253 2023.12.01 14:28:01)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 9e989a91cac8ce889ecedac4ca98ca98c8999c9997)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458881273 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458881274 2023.12.01 14:28:01)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code adaaaffafcfafebba6a9bef6f8aba8aaafabababa4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458881292 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458881293 2023.12.01 14:28:01)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code cdcbce98cf9accdacecbdf97cacb9ecac8cb98cbc4)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458881315 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458881316 2023.12.01 14:28:01)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code dcdad58eda8a8bcbdbdfce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458881329 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458881330 2023.12.01 14:28:01)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code eceae5bfeababbfbeab8feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458881371 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458881372 2023.12.01 14:28:01)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 1b1d1b1c1a4d4a0e4c4f08411c1d4e1c1f1c191d4d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 605           1701458899105 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458899106 2023.12.01 14:28:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 61636661353631743733763b316665676467606734)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458899111 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458899112 2023.12.01 14:28:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 61626f61363737743734763b316665676466696737)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458899117 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458899118 2023.12.01 14:28:19)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 61636f61613666776532273b316765676567646663)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458899150 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458899151 2023.12.01 14:28:19)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9092909e95c79786c1c4d6cac09694969496959792)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458899169 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458899170 2023.12.01 14:28:19)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a0a3a5f7a9f6fcb7a6f7b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458899183 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458899184 2023.12.01 14:28:19)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code afacaaf8f0f9f3b8a8fdbaf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458899198 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458899199 2023.12.01 14:28:19)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code bfbcbaebe0e9e3a8b9baaae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458899224 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458899225 2023.12.01 14:28:19)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code cecc9c9a9e9892db9acadf9199c8ccc8c7c9cac89a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458899238 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458899239 2023.12.01 14:28:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dedcd98cd8888fc8d8da9d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458899253 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458899254 2023.12.01 14:28:19)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code eeececbdbab8bef8eebeaab4bae8bae8b8e9ece9e7)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458899268 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458899269 2023.12.01 14:28:19)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code fdfef9adacaaaeebf6f9eea6a8fbf8fafffbfbfbf4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458899286 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458899287 2023.12.01 14:28:19)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 0d0f090b0f5a0c1a0e0b1f570a0b5e0a080b580b04)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458899303 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458899304 2023.12.01 14:28:19)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 1d1f131a1c4b4a0a1a1e0f46491b1e1a191b141b4b)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458899316 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458899317 2023.12.01 14:28:19)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 2c2e22282a7a7b3b2a783e77782a2f2b282a252a7a)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458899349 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458899350 2023.12.01 14:28:19)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 4b494d494a1d1a5e1c1f58114c4d1e4c4f4c494d1d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 605           1701458926371 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458926372 2023.12.01 14:28:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e3b7e2b0b5b4b3f6b5b1f4b9b3e4e7e5e6e5e2e5b6)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458926377 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458926378 2023.12.01 14:28:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e3b6ebb0b6b5b5f6b5b6f4b9b3e4e7e5e6e4ebe5b5)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458926383 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458926384 2023.12.01 14:28:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e3b7ebb0e1b4e4f5e7b0a5b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458926413 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458926414 2023.12.01 14:28:46)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 025605050555051453564458520406040604070500)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458926439 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458926440 2023.12.01 14:28:46)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2174232529777d362776347b752774247727232728)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458926455 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458926456 2023.12.01 14:28:46)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3164333439676d263663246b653764346737333738)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458926474 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458926475 2023.12.01 14:28:46)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4015424249161c574645551a144615451646424649)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458926499 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458926500 2023.12.01 14:28:46)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6034356165363c753464713f376662666967646634)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458926516 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458926517 2023.12.01 14:28:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6f3b6f6f6a393e79696b2c343b696e693c686a696e)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458926537 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458926538 2023.12.01 14:28:46)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7f2b7a7e28292f697f2f3b252b792b7929787d7876)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458926553 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458926554 2023.12.01 14:28:46)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8fda8c81dcd8dc99848b9cd4da898a888d89898986)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458926571 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458926572 2023.12.01 14:28:46)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code aefaacf9adf9afb9ada8bcf4a9a8fda9aba8fba8a7)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458926594 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458926595 2023.12.01 14:28:46)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code bde9b5e9bcebeaaababeafe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458926607 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458926608 2023.12.01 14:28:46)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code cd99c598cc9b9adacb99df9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458926640 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458926641 2023.12.01 14:28:46)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code ecb8ecbfecbabdf9bbb8ffb6ebeab9ebe8ebeeeaba)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701458926669 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701458926670 2023.12.01 14:28:46)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 0c590a0a5d5a5c1a0d0f18565f0b080a0e0b080a0e)
	(_ent
		(_time 1701458926661)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701458942558 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701458942559 2023.12.01 14:29:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e4e1f191e494e0b484c09444e191a181b181f184b)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701458942564 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701458942565 2023.12.01 14:29:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e4f16191d48480b484b09444e191a181b19161848)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701458942570 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701458942571 2023.12.01 14:29:02)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e4e16194a4919081a4d58444e181a181a181b191c)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701458942603 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701458942604 2023.12.01 14:29:02)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 4d1d4b4e1c1a4a5b1c190b171d4b494b494b484a4f)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701458942625 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701458942626 2023.12.01 14:29:02)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5d0c5e5e000b014a5b0a4807095b08580b5b5f5b54)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701458942640 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701458942641 2023.12.01 14:29:02)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6c3d6f6c363a307b6b3e7936386a39693a6a6e6a65)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701458942654 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701458942655 2023.12.01 14:29:02)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7c2d7f7d262a206b7a796926287a29792a7a7e7a75)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701458942682 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701458942683 2023.12.01 14:29:02)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8cdcd883dadad099d8889dd3db8a8e8a858b888ad8)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701458942696 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701458942697 2023.12.01 14:29:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9bcb9a949acdca8d9d9fd8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701458942712 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701458942713 2023.12.01 14:29:02)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code abfbaffcf8fdfbbdabfbeff1ffadffadfdaca9aca2)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701458942727 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701458942728 2023.12.01 14:29:02)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code baebb8eeeeede9acb1bea9e1efbcbfbdb8bcbcbcb3)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701458942747 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701458942748 2023.12.01 14:29:02)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code da8ad988dd8ddbcdd9dcc880dddc89dddfdc8fdcd3)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701458942764 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701458942765 2023.12.01 14:29:02)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code e9b9e0bab5bfbefeeeeafbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701458942783 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701458942784 2023.12.01 14:29:02)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code f9a9f0a9a5afaeeeffadeba2adfffafefdfff0ffaf)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701458942827 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701458942828 2023.12.01 14:29:02)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 2878282c737e793d7f7c3b722f2e7d2f2c2f2a2e7e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701458942860 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701458942861 2023.12.01 14:29:02)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 47164245421117514644531d144043414540434145)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701459276498 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701459276499 2023.12.01 14:34:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9096999fc5c7c085c6c287cac097949695969196c5)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701459276504 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701459276505 2023.12.01 14:34:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9097909fc6c6c685c6c587cac097949695979896c6)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701459276510 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701459276511 2023.12.01 14:34:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9096909f91c7978694c3d6cac09694969496959792)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701459276542 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701459276543 2023.12.01 14:34:36)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code bfb9b1eaece8b8a9eeebf9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701459276564 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701459276565 2023.12.01 14:34:36)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code cec9c59b929892d9c899db949ac89bcb98c8ccc8c7)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701459276579 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701459276580 2023.12.01 14:34:36)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code ded9d58c828882c9d98ccb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701459276594 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701459276595 2023.12.01 14:34:36)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code edeae6beb0bbb1faebe8f8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701459276623 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701459276624 2023.12.01 14:34:36)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0d0b500a5c5b511859091c525a0b0f0b040a090b59)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701459276639 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701459276640 2023.12.01 14:34:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1c1a141b1c4a4d0a1a185f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701459276656 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701459276657 2023.12.01 14:34:36)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 2c2a21287e7a7c3a2c7c6876782a782a7a2b2e2b25)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701459276671 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701459276672 2023.12.01 14:34:36)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 3c3b37396a6b6f2a37382f67693a393b3e3a3a3a35)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701459276691 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701459276692 2023.12.01 14:34:36)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 4b4d41494f1c4a5c484d59114c4d184c4e4d1e4d42)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1560          1701459276741 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701459276742 2023.12.01 14:34:36)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 7a7c7a7b7e2c2d6d7c2e68212e7c797d7e7c737c2c)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701459276799 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701459276800 2023.12.01 14:34:36)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b9bfb1ede3efe8aceeedaae3bebfecbebdbebbbfef)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701459276830 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701459276831 2023.12.01 14:34:36)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d8dfd58ad28e88ced9dbcc828bdfdcdedadfdcdeda)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701459304176 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701459304177 2023.12.01 14:35:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a8a9adfff5fff8bdfefabff2f8afacaeadaea9aefd)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701459304182 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701459304183 2023.12.01 14:35:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a8a8a4fff6fefebdfefdbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701459304188 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701459304189 2023.12.01 14:35:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b7b6bbe3b1e0b0a1b3e4f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701459304219 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701459304220 2023.12.01 14:35:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d6d7d485d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701459304240 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701459304241 2023.12.01 14:35:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e6e6e1b5e9b0baf1e0b1f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701459304260 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701459304261 2023.12.01 14:35:04)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code f6f6f1a6f9a0aae1f1a4e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701459304279 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701459304280 2023.12.01 14:35:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 15151312194349021310004f41134010431317131c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701459304307 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701459304308 2023.12.01 14:35:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 34356530356268216030256b633236323d33303260)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701459304322 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701459304323 2023.12.01 14:35:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 44454046131215524240071f104245421743414245)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701459304338 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701459304339 2023.12.01 14:35:04)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 44454546411214524414001e10421042124346434d)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701459304351 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701459304352 2023.12.01 14:35:04)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 53535450550400455857400806555654515555555a)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701459304370 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701459304371 2023.12.01 14:35:04)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 73727572262472647075612974752074767526757a)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701459304387 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701459304388 2023.12.01 14:35:04)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 82838e8cd5d4d595858190d9d684818586848b84d4)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701459304415 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701459304416 2023.12.01 14:35:04)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code a2a3aef5f5f4f5b5a4f6b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701459304473 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701459304474 2023.12.01 14:35:04)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d0d1d482838681c58784c38ad7d685d7d4d7d2d686)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701459304502 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701459304503 2023.12.01 14:35:04)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f0f0f1a0f2a6a0e6f1f3e4aaa3f7f4f6f2f7f4f6f2)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701464681881 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701464681882 2023.12.01 16:04:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f414d4d4c181f5a191d58151f484b494a494e491a)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701464681889 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701464681890 2023.12.01 16:04:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5e51555d5d08084b080b49040e595a585b59565808)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701464681897 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701464681898 2023.12.01 16:04:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5e50555d0a0959485a0d18040e585a585a585b595c)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701464681941 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701464681942 2023.12.01 16:04:41)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8d838882dcda8a9bdcd9cbd7dd8b898b898b888a8f)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701464681971 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701464681972 2023.12.01 16:04:41)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code aca3acfbf6faf0bbaafbb9f6f8aaf9a9faaaaeaaa5)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701464681989 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701464681990 2023.12.01 16:04:41)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bcb3bce8e6eae0abbbeea9e6e8bae9b9eababebab5)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701464682022 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701464682023 2023.12.01 16:04:42)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code dbd4db89808d87ccdddece818fdd8ede8dddd9ddd2)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701464682056 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701464682057 2023.12.01 16:04:42)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0a045a0d5e5c561f5e0e1b555d0c080c030d0e0c5e)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701464682074 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701464682075 2023.12.01 16:04:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1a141f1d184c4b0c1c1e59414e1c1b1c491d1f1c1b)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701464682091 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701464682092 2023.12.01 16:04:42)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 2927292d217f793f29796d737d2f7d2f7f2e2b2e20)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701464682115 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701464682116 2023.12.01 16:04:42)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 39363f3c356e6a2f323d2a626c3f3c3e3b3f3f3f30)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701464682142 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701464682143 2023.12.01 16:04:42)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 58565f5b060f594f5b5e4a025f5e0b5f5d5e0d5e51)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701464682166 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701464682167 2023.12.01 16:04:42)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 78767579252e2f6f7f7b6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701464682193 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701464682194 2023.12.01 16:04:42)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 87898a89d5d1d09081d395dcd381848083818e81d1)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701464682232 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701464682233 2023.12.01 16:04:42)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b6b8b3e2e3e0e7a3e1e2a5ecb1b0e3b1b2b1b4b0e0)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701464682269 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701464682270 2023.12.01 16:04:42)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code d5dad587d28385c3d4d6c18f86d2d1d3d7d2d1d3d7)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465103889 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465103890 2023.12.01 16:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ce9ecc9bce999edb989cd9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465103895 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465103896 2023.12.01 16:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ce9fc59bcd9898db989bd9949ec9cac8cbc9c6c898)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465103901 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465103902 2023.12.01 16:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ce9ec59b9a99c9d8ca9d88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465103935 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465103936 2023.12.01 16:11:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code fdadf8acacaafaebaca9bba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465103961 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465103962 2023.12.01 16:11:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0d5c0a0b505b511a0b5a1857590b58085b0b0f0b04)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465103979 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465103980 2023.12.01 16:11:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2c7d2b28767a703b2b7e3976782a79297a2a2e2a25)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465103994 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465103995 2023.12.01 16:11:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2c7d2b28767a703b2a293976782a79297a2a2e2a25)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465104021 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465104022 2023.12.01 16:11:44)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4b1b1b481c1d175e1f4f5a141c4d494d424c4f4d1f)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465104039 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465104040 2023.12.01 16:11:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b0b5e585a0d0a4d5d5f18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465104057 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465104058 2023.12.01 16:11:44)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7a2a7a7b2a2c2a6c7a2a3e202e7c2e7c2c7d787d73)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465104078 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465104079 2023.12.01 16:11:44)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8adb8c84deddd99c818e99d1df8c8f8d888c8c8c83)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465104098 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465104099 2023.12.01 16:11:44)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 99c99e96c6ce988e9a9f8bc39e9fca9e9c9fcc9f90)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465104122 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465104123 2023.12.01 16:11:44)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b9e9b4ede5efeeaebebaabe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465104137 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465104138 2023.12.01 16:11:44)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c898c59d959e9fdfce9cda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465104174 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465104175 2023.12.01 16:11:44)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e8b8edbbb3beb9fdbfbcfbb2efeebdefecefeaeebe)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701465104210 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465104211 2023.12.01 16:11:44)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 07560601025157110604135d540003010500030105)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465503837 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465503838 2023.12.01 16:18:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1f194b181c484f0a494d08454f181b191a191e194a)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465503843 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465503844 2023.12.01 16:18:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1f1842181f49490a494a08454f181b191a18171949)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465503849 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465503850 2023.12.01 16:18:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1f194218484818091b4c59454f191b191b191a181d)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465503883 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465503884 2023.12.01 16:18:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 3f396c3b6c6838296e6b79656f393b393b393a383d)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465503904 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465503905 2023.12.01 16:18:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5e59085d0208024958094b040a580b5b08585c5857)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465503925 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465503926 2023.12.01 16:18:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6e69386e32383279693c7b343a683b6b38686c6867)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465503945 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465503946 2023.12.01 16:18:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7d7a2b7c202b216a7b786827297b28782b7b7f7b74)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465503972 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465503973 2023.12.01 16:18:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9c9a9d92cacac089c8988dc3cb9a9e9a959b989ac8)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465504002 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465504003 2023.12.01 16:18:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bcbae8e8bceaedaabab8ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465504019 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465504020 2023.12.01 16:18:24)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code cbcd9a9e989d9bddcb9b8f919fcd9fcd9dccc9ccc2)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465504039 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465504040 2023.12.01 16:18:24)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code dbdc8c898c8c88cdd0dfc8808edddedcd9ddddddd2)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465504061 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465504062 2023.12.01 16:18:24)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code fafcacaafdadfbedf9fce8a0fdfca9fdfffcaffcf3)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465504084 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465504085 2023.12.01 16:18:24)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0a0c550c0e5c5d1d0d0918515e0c090d0e0c030c5c)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465504101 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465504102 2023.12.01 16:18:24)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 191f461e454f4e0e1f4d0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465504150 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465504151 2023.12.01 16:18:24)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 585e0f5b030e094d0f0c4b025f5e0d5f5c5f5a5e0e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701465504180 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465504181 2023.12.01 16:18:24)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 686f3a68623e387e696b7c323b6f6c6e6a6f6c6e6a)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465530149 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465530150 2023.12.01 16:18:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d8d9dd8a858f88cd8e8acf8288dfdcdeddded9de8d)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465530155 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465530156 2023.12.01 16:18:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8e8e4bbb6bebefdbebdffb2b8efeceeedefe0eebe)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465530161 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465530162 2023.12.01 16:18:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e8e9e4bbe1bfeffeecbbaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465530194 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465530195 2023.12.01 16:18:50)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 07060400055000115653415d570103010301020005)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465530218 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465530219 2023.12.01 16:18:50)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2626202229707a312071337c72207323702024202f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465530233 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465530234 2023.12.01 16:18:50)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3636303339606a213164236c62306333603034303f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465530247 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465530248 2023.12.01 16:18:50)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4646404449101a514043531c12401343104044404f)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465530276 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465530277 2023.12.01 16:18:50)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 65643464653339703161743a326367636c62616331)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465530290 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465530291 2023.12.01 16:18:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 65646165333334736361263e316364633662606364)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465530306 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465530307 2023.12.01 16:18:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 75747474712325637525312f21732173237277727c)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465530327 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465530328 2023.12.01 16:18:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 9494939b95c3c7829f9087cfc1929193969292929d)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465530346 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465530347 2023.12.01 16:18:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a3a2a5f4f6f4a2b4a0a5b1f9a4a5f0a4a6a5f6a5aa)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465530364 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465530365 2023.12.01 16:18:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b3b2bfe7e5e5e4a4b4b0a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465530383 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465530384 2023.12.01 16:18:50)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c3c2cf96959594d4c597d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465530402 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465530403 2023.12.01 16:18:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e2e3e6b1b3b4b3f7b5b6f1b8e5e4b7e5e6e5e0e4b4)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701465530417 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465530418 2023.12.01 16:18:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f2f2f3a2f2a4a2e4f3f1e6a8a1f5f6f4f0f5f6f4f0)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465693498 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465693499 2023.12.01 16:21:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8a8fba8a5afa8edaeaaefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465693504 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465693505 2023.12.01 16:21:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8a9f2a8a6aeaeedaeadefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465693510 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465693511 2023.12.01 16:21:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8a8f2a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465693542 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465693543 2023.12.01 16:21:33)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 27772222257020317673617d772123212321222025)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465693564 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465693565 2023.12.01 16:21:33)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3667363339606a213061236c62306333603034303f)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465693578 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465693579 2023.12.01 16:21:33)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4617464449101a514114531c12401343104044404f)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465693593 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465693594 2023.12.01 16:21:33)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 55045556590309425350400f01530050035357535c)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465693619 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465693620 2023.12.01 16:21:33)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 65353264653339703161743a326367636c62616331)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465693642 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465693643 2023.12.01 16:21:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 84d4868ad3d2d5928280c7dfd0828582d783818285)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465693656 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465693657 2023.12.01 16:21:33)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 94c4939b91c2c48294c4d0cec092c092c29396939d)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465693670 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465693671 2023.12.01 16:21:33)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a4f5a5f3a5f3f7b2afa0b7fff1a2a1a3a6a2a2a2ad)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465693688 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465693689 2023.12.01 16:21:33)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b3e3b3e7e6e4b2a4b0b5a1e9b4b5e0b4b6b5e6b5ba)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465693710 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465693711 2023.12.01 16:21:33)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c393c996959594d4c4c0d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465693725 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465693726 2023.12.01 16:21:33)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d282d880858485c5d486c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465693768 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465693769 2023.12.01 16:21:33)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 01510407535750145655125b060754060506030757)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701465693795 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465693796 2023.12.01 16:21:33)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 21702125227771372022357b722625272326252723)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465707431 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465707432 2023.12.01 16:21:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5a5e52595e0d0a4f0c084d000a5d5e5c5f5c5b5c0f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465707437 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465707438 2023.12.01 16:21:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 696c6869363f3f7c3f3c7e33396e6d6f6c6e616f3f)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465707443 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465707444 2023.12.01 16:21:47)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 696d6869613e6e7f6d3a2f33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465707476 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465707477 2023.12.01 16:21:47)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 888c878785df8f9ed9dcced2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465707498 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465707499 2023.12.01 16:21:47)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a8ada2ffa9fef4bfaeffbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465707519 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465707520 2023.12.01 16:21:47)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b7b2bde3b9e1eba0b0e5a2ede3b1e2b2e1b1b5b1be)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465707537 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465707538 2023.12.01 16:21:47)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c7c2cd92c9919bd0c1c2d29d93c192c291c1c5c1ce)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465707565 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465707566 2023.12.01 16:21:47)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e6e2bbb4e5b0baf3b2e2f7b9b1e0e4e0efe1e2e0b2)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465707582 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465707583 2023.12.01 16:21:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6f2fea6a3a0a7e0f0f2b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465707599 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465707600 2023.12.01 16:21:47)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 05015003015355130555415f51035103530207020c)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465707615 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465707616 2023.12.01 16:21:47)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 15104612154246031e11064e40131012171313131c)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465707636 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465707637 2023.12.01 16:21:47)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 34306631666335233732266e33326733313261323d)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465707654 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465707655 2023.12.01 16:21:47)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 44401c46151213534347561f1042474340424d4212)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465707674 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465707675 2023.12.01 16:21:47)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 54500c57050203435200460f0052575350525d5202)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465707723 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465707724 2023.12.01 16:21:47)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8286d28cd3d4d397d5d691d88584d78586858084d4)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701465707751 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465707752 2023.12.01 16:21:47)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code a2a7f7f5a2f4f2b4a3a1b6f8f1a5a6a4a0a5a6a4a0)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701465986887 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701465986888 2023.12.01 16:26:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 06065300555156135054115c560102000300070053)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701465986893 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701465986894 2023.12.01 16:26:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 06075a00565050135053115c5601020003010e0050)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701465986899 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701465986900 2023.12.01 16:26:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 06065a00015101100255405c560002000200030104)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701465986929 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701465986930 2023.12.01 16:26:26)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 26267423257121307772607c762022202220232124)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701465986951 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701465986952 2023.12.01 16:26:26)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 45441247491319524312501f11431040134347434c)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701465986966 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701465986967 2023.12.01 16:26:26)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 54550357590208435306410e00520151025256525d)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701465986981 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701465986982 2023.12.01 16:26:26)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 64653364693238736261713e30623161326266626d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701465987007 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701465987008 2023.12.01 16:26:27)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 74747474752228612070652b237276727d73707220)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701465987027 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701465987028 2023.12.01 16:26:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9393c69cc3c5c2859597d0c8c7959295c094969592)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701465987043 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701465987044 2023.12.01 16:26:27)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a3a3f3f4a1f5f3b5a3f3e7f9f7a5f7a5f5a4a1a4aa)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701465987060 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701465987061 2023.12.01 16:26:27)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b2b3e4e6b5e5e1a4b9b6a1e9e7b4b7b5b0b4b4b4bb)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701465987079 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701465987080 2023.12.01 16:26:27)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code c2c295979695c3d5c1c4d098c5c491c5c7c497c4cb)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701465987096 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701465987097 2023.12.01 16:26:27)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code d1d18c83858786c6d6d2c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701465987114 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701465987115 2023.12.01 16:26:27)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e1e1bcb2b5b7b6f6e7b5f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701465987150 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701465987151 2023.12.01 16:26:27)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 10104417434641054744034a171645171417121646)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1614          1701465987179 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701465987180 2023.12.01 16:26:27)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 20217124227670362123347a732724262227242622)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
				((result)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466049598 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466049599 2023.12.01 16:27:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f5f5f5a5a5a2a5e0a3a7e2afa5f2f1f3f0f3f4f3a0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466049605 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466049606 2023.12.01 16:27:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 05040f03565353105350125f5502010300020d0353)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466049611 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466049612 2023.12.01 16:27:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 05050f03015202130156435f550301030103000207)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466049649 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466049650 2023.12.01 16:27:29)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 24242021257323327570627e742220222022212326)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466049670 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466049671 2023.12.01 16:27:29)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 44454546491218534213511e10421141124246424d)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466049684 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466049685 2023.12.01 16:27:29)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5352525059050f445401460907550656055551555a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466049700 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466049701 2023.12.01 16:27:29)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6362626369353f746566763937653666356561656a)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466049728 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466049729 2023.12.01 16:27:29)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7272247275242e672676632d257470747b75767426)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466049745 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466049746 2023.12.01 16:27:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9292919dc3c4c3849496d1c9c6949394c195979493)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466049760 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466049761 2023.12.01 16:27:29)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code a1a1a7f6a1f7f1b7a1f1e5fbf5a7f5a7f7a6a3a6a8)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466049777 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466049778 2023.12.01 16:27:29)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code b1b0b1e5b5e6e2a7bab5a2eae4b7b4b6b3b7b7b7b8)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466049795 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466049796 2023.12.01 16:27:29)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code c1c1c0949696c0d6c2c7d39bc6c792c6c4c794c7c8)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466049812 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466049813 2023.12.01 16:27:29)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code d0d0db82858687c7d7d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466049826 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466049827 2023.12.01 16:27:29)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e0e0ebb3b5b6b7f7e6b4f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6064          1701466049840 Structural
(_unit VHDL(processor 0 21(structural 0 28))
	(_version ve8)
	(_time 1701466049841 2023.12.01 16:27:29)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code efeeedbdbbb8edf9bebafab4bde8ece9b9e8ede8ef)
	(_ent
		(_time 1701465987127)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int reg_write_en -1 0 72(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 73(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 73(_ent (_in))))
				(_port(_int reg_write_dest 4 0 73(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 74(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 74(_ent (_out))))
				(_port(_int reg_write_data 5 0 75(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 81(_ent (_in))))
				(_port(_int A 7 0 82(_ent (_in))))
				(_port(_int B 7 0 82(_ent (_in))))
				(_port(_int R 7 0 83(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 141(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 154(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(ALU_Output))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 31(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 34(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 35(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 35(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 36(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_sig(_int immediate_value 1 0 41(_arch(_uni))))
		(_sig(_int write_enable -1 0 45(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 46(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 46(_arch(_uni))))
		(_sig(_int regfile_read_data1 1 0 49(_arch(_uni))))
		(_sig(_int regfile_read_data2 1 0 49(_arch(_uni))))
		(_sig(_int ALU_output 1 0 50(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 53(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 53(_arch(_uni))))
		(_sig(_int write_addr 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 56(_arch(_uni))))
		(_sig(_int write_data 1 0 57(_arch(_uni))))
		(_sig(_int read_data_1 1 0 57(_arch(_uni))))
		(_sig(_int read_data_2 1 0 57(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 60(_arch(_uni))))
		(_sig(_int cu_reg_dst 3 0 63(_arch(_uni))))
		(_sig(_int cu_mem_to_reg 3 0 63(_arch(_uni))))
		(_sig(_int cu_alu_op 3 0 63(_arch(_uni))))
		(_sig(_int cu_alu_src -1 0 64(_arch(_uni))))
		(_sig(_int cu_reg_write -1 0 64(_arch(_uni))))
		(_sig(_int cu_sign_or_zero -1 0 64(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 74(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 90(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1312 0 99(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~1314 0 106(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(6))(_sens(12(d_15_13))))))
			(line__118(_arch 1 0 118(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(7))(_sens(12(11))))))
			(line__119(_arch 2 0 119(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(8))(_sens(12(12))))))
			(line__122(_arch 3 0 122(_prcs(_trgt(9)(10)(11))(_sens(0)(7)(8)(9)(10))(_dssslsensitivity 1))))
			(line__138(_arch 4 0 138(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(23))(_sens(12(d_12_10))))))
			(line__139(_arch 5 0 139(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(24))(_sens(12(d_9_7))))))
			(line__179(_arch 6 0 179(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(9)))))
			(line__180(_arch 7 0 180(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(10)))))
			(line__184(_arch 8 0 184(_prcs(_trgt(4)(21))(_sens(0)(11)(13)(17)(19)(20))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (12(11))(12(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 9 -1)
)
I 000051 55 887           1701466049881 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466049882 2023.12.01 16:27:29)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 0f0f0d090a595e1a585b1c5508095a080b080d0959)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1614          1701466049908 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466049909 2023.12.01 16:27:29)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 2e2f292a79787e382f2d3a747d292a282c292a282c)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
				((result)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466064088 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466064089 2023.12.01 16:27:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9996c996c5cec98ccfcb8ec3c99e9d9f9c9f989fcc)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466064094 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466064095 2023.12.01 16:27:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9997c096c6cfcf8ccfcc8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466064100 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466064101 2023.12.01 16:27:44)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9996c09691ce9e8f9dcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466064131 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466064132 2023.12.01 16:27:44)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code b9b6eeecb5eebeafe8edffe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466064154 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466064155 2023.12.01 16:27:44)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d8d68a8ad98e84cfde8fcd828cde8ddd8ededaded1)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466064168 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466064169 2023.12.01 16:27:44)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e8e6babbe9beb4ffefbafdb2bceebdedbeeeeaeee1)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466064181 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466064182 2023.12.01 16:27:44)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f7f9a5a7f9a1abe0f1f2e2ada3f1a2f2a1f1f5f1fe)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466064208 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466064209 2023.12.01 16:27:44)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0708010005515b1253031658500105010e00030153)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466064227 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466064228 2023.12.01 16:27:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 16194511434047001012554d421017104511131017)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466064243 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466064244 2023.12.01 16:27:44)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 26297022217076302676627c72207220702124212f)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466064259 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466064260 2023.12.01 16:27:44)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 36386633356165203d32256d63303331343030303f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466064276 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466064277 2023.12.01 16:27:44)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 555a0456060254425653470f52530652505300535c)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466064294 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466064295 2023.12.01 16:27:44)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 656a3e65353332726266773e3163666261636c6333)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466064307 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466064308 2023.12.01 16:27:44)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 747b2f75252223637220662f2072777370727d7222)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466064340 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466064341 2023.12.01 16:27:44)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 939cc09cc3c5c286c4c780c99495c69497949195c5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1614          1701466064366 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466064367 2023.12.01 16:27:44)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code a3adf5f4a2f5f3b5a2a0b7f9f0a4a7a5a1a4a7a5a1)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
				((result)(_open))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466150977 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466150978 2023.12.01 16:29:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f4a7a1a4a5a3a4e1a2a6e3aea4f3f0f2f1f2f5f2a1)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466150983 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466150984 2023.12.01 16:29:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 04565902565252115251135e5403000201030c0252)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466150989 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466150990 2023.12.01 16:29:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 04575902015303120057425e540200020002010306)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466151019 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466151020 2023.12.01 16:29:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 237070262574243572776579732527252725262421)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466151039 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466151040 2023.12.01 16:29:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3361653639656f243564266967356636653531353a)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466151054 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466151055 2023.12.01 16:29:11)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4311154149151f544411561917451646154541454a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466151068 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466151069 2023.12.01 16:29:11)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5200045159040e455457470806540757045450545b)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466151095 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466151096 2023.12.01 16:29:11)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7122707175272d642575602e267773777876757725)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466151109 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466151110 2023.12.01 16:29:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 81d2d58fd3d7d0978785c2dad5878087d286848780)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466151125 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466151126 2023.12.01 16:29:11)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 91c2c09e91c7c18791c1d5cbc597c597c796939698)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466151145 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466151146 2023.12.01 16:29:11)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a0f2f7f7a5f7f3b6aba4b3fbf5a6a5a7a2a6a6a6a9)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466151164 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466151165 2023.12.01 16:29:11)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b0e3e6e4e6e7b1a7b3b6a2eab7b6e3b7b5b6e5b6b9)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466151182 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466151183 2023.12.01 16:29:11)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c0939c95959697d7c7c3d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466151195 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466151196 2023.12.01 16:29:11)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code cf9c939acc9998d8c99bdd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 6159          1701466151210 Structural
(_unit VHDL(processor 0 21(structural 0 28))
	(_version ve8)
	(_time 1701466151211 2023.12.01 16:29:11)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code df8d8a8c8b88ddc98e8fca848dd8dcd989d8ddd8df)
	(_ent
		(_time 1701466151208)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 74(_ent (_in))))
				(_port(_int reg_write_en -1 0 75(_ent (_in))))
				(_port(_int reg_read_addr_1 4 0 76(_ent (_in))))
				(_port(_int reg_read_addr_2 4 0 76(_ent (_in))))
				(_port(_int reg_write_dest 4 0 76(_ent (_in))))
				(_port(_int reg_read_data_1 5 0 77(_ent (_out))))
				(_port(_int reg_read_data_2 5 0 77(_ent (_out))))
				(_port(_int reg_write_data 5 0 78(_ent (_in))))
			)
		)
		(alu
			(_object
				(_port(_int sel 6 0 84(_ent (_in))))
				(_port(_int A 7 0 85(_ent (_in))))
				(_port(_int B 7 0 85(_ent (_in))))
				(_port(_int R 7 0 86(_ent (_out))))
			)
		)
	)
	(_inst RegisterFile_Inst 0 144(_comp RegisterFile)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(write_enable))
			((reg_read_addr_1)(read_addr_1))
			((reg_read_addr_2)(read_addr_2))
			((reg_write_dest)(write_addr))
			((reg_read_data_1)(read_data_1))
			((reg_read_data_2)(read_data_2))
			((reg_write_data)(write_data))
		)
		(_use(_ent . RegisterFile)
			(_port
				((clk)(clk))
				((rst)(rst))
				((reg_write_en)(reg_write_en))
				((reg_write_dest)(reg_write_dest))
				((reg_write_data)(reg_write_data))
				((reg_read_addr_1)(reg_read_addr_1))
				((reg_read_addr_2)(reg_read_addr_2))
				((reg_read_data_1)(reg_read_data_1))
				((reg_read_data_2)(reg_read_data_2))
			)
		)
	)
	(_inst ALU_Inst 0 157(_comp alu)
		(_port
			((sel)(opcode))
			((A)(regfile_read_data1))
			((B)((_others(i 2))))
			((R)(ALU_Output))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
				((sel)(sel))
				((status)(_open))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 31(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 2 0 34(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 35(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 35(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 36(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 3 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_sig(_int immediate_value 1 0 41(_arch(_uni))))
		(_sig(_int write_enable -1 0 45(_arch(_uni))))
		(_sig(_int mem_read_en -1 0 46(_arch(_uni))))
		(_sig(_int mem_write_en -1 0 46(_arch(_uni))))
		(_sig(_int regfile_read_data1 1 0 49(_arch(_uni))))
		(_sig(_int regfile_read_data2 1 0 49(_arch(_uni))))
		(_sig(_int ALU_output 1 0 50(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 53(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 53(_arch(_uni))))
		(_sig(_int write_addr 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_1 2 0 56(_arch(_uni))))
		(_sig(_int read_addr_2 2 0 56(_arch(_uni))))
		(_sig(_int write_data 1 0 57(_arch(_uni))))
		(_sig(_int read_data_1 1 0 57(_arch(_uni))))
		(_sig(_int read_data_2 1 0 57(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 60(_arch(_uni))))
		(_sig(_int cu_reg_dst 3 0 63(_arch(_uni))))
		(_sig(_int cu_mem_to_reg 3 0 63(_arch(_uni))))
		(_sig(_int cu_alu_op 3 0 63(_arch(_uni))))
		(_sig(_int cu_alu_src -1 0 64(_arch(_uni))))
		(_sig(_int cu_reg_write -1 0 64(_arch(_uni))))
		(_sig(_int cu_sign_or_zero -1 0 64(_arch(_uni))))
		(_sig(_int result 1 0 67(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~132 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 77(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 85(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1310 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~1312 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~1314 0 109(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{1~downto~0}~1316 0 111(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(5))(_sens(11(d_15_13))))))
			(line__121(_arch 1 0 121(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(6))(_sens(11(11))))))
			(line__122(_arch 2 0 122(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(7))(_sens(11(12))))))
			(line__125(_arch 3 0 125(_prcs(_trgt(8)(9)(10))(_sens(0)(6)(7)(8)(9))(_dssslsensitivity 1))))
			(line__141(_arch 4 0 141(_assignment(_alias((read_addr_1)(instruction(d_12_10))))(_trgt(22))(_sens(11(d_12_10))))))
			(line__142(_arch 5 0 142(_assignment(_alias((read_addr_2)(instruction(d_9_7))))(_trgt(23))(_sens(11(d_9_7))))))
			(line__182(_arch 6 0 182(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(8)))))
			(line__183(_arch 7 0 183(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(9)))))
			(line__187(_arch 8 0 187(_prcs(_trgt(20)(34))(_sens(0)(10)(12)(16)(18)(19))(_dssslsensitivity 1))))
			(line__207(_arch 9 0 207(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(34)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (11(11))(11(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 10 -1)
)
I 000051 55 887           1701466151239 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466151240 2023.12.01 16:29:11)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code feadaaaef8a8afeba9aaeda4f9f8abf9faf9fcf8a8)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466151255 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466151256 2023.12.01 16:29:11)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 0e5c5c0859585e180f0d1a545d090a080c090a080c)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466181618 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466181619 2023.12.01 16:29:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a5a5a1f2f5f2f5b0f3f7b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466181624 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466181625 2023.12.01 16:29:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5b4b8e1e6e3e3a0e3e0a2efe5b2b1b3b0b2bdb3e3)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466181630 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466181631 2023.12.01 16:29:41)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b5b5b8e1b1e2b2a3b1e6f3efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466181666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466181667 2023.12.01 16:29:41)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code e4e4e7b6e5b3e3f2b5b0a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466181688 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466181689 2023.12.01 16:29:41)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code f3f2f5a3f9a5afe4f5a4e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466181702 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466181703 2023.12.01 16:29:41)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0302060509555f140451165957055606550501050a)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466181723 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466181724 2023.12.01 16:29:41)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1213171519444e051417074846144717441410141b)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466181750 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466181751 2023.12.01 16:29:41)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3232603635646e276636236d653430343b35363466)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466181767 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466181768 2023.12.01 16:29:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 41414643131710574745021a154740471246444740)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466181782 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466181783 2023.12.01 16:29:41)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 51515352510701475101150b055705570756535658)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466181803 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466181804 2023.12.01 16:29:41)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 61606561653632776a65723a346764666367676768)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466181830 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466181831 2023.12.01 16:29:41)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 8080858ed6d78197838692da8786d3878586d58689)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466181847 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466181848 2023.12.01 16:29:41)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8f8f80818cd9d898888c9dd4db898c888b898689d9)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466181861 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466181862 2023.12.01 16:29:41)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 9f9f90909cc9c88899cb8dc4cb999c989b999699c9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466181904 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466181905 2023.12.01 16:29:41)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code cecec99bc8989fdb999add94c9c89bc9cac9ccc898)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466181932 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466181933 2023.12.01 16:29:41)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code edecefbebbbbbdfbeceef9b7beeae9ebefeae9ebef)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466276436 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466276437 2023.12.01 16:31:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 11431816454641044743064b411615171417101744)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466276442 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466276443 2023.12.01 16:31:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 11421116464747044744064b411615171416191747)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466276448 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466276449 2023.12.01 16:31:16)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 11431116114616071542574b411715171517141613)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466276479 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466276480 2023.12.01 16:31:16)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 40124e43451747561114061a104644464446454742)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466276500 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466276501 2023.12.01 16:31:16)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 50035b5359060c475607450a045605550656525659)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466276515 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466276516 2023.12.01 16:31:16)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5f0c545c00090348580d4a050b590a5a09595d5956)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466276530 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466276531 2023.12.01 16:31:16)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6f3c646f30393378696a7a353b693a6a39696d6966)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466276557 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466276558 2023.12.01 16:31:16)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8edcd281ded8d29bda8a9fd1d9888c8887898a88da)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466276574 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466276575 2023.12.01 16:31:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9ecc979198c8cf88989addc5ca989f98cd999b989f)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466276589 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466276590 2023.12.01 16:31:16)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code adffa1faf8fbfdbbadfde9f7f9abf9abfbaaafaaa4)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466276610 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466276611 2023.12.01 16:31:16)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bdeeb7e9eceaeeabb6b9aee6e8bbb8babfbbbbbbb4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466276631 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466276632 2023.12.01 16:31:16)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code cd9fc698cf9accdacecbdf97cacb9ecac8cb98cbc4)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466276648 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466276649 2023.12.01 16:31:16)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code dc8edd8eda8a8bcbdbdfce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466276662 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466276663 2023.12.01 16:31:16)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code ecbeedbfeababbfbeab8feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466276698 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466276699 2023.12.01 16:31:16)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 1b49131c1a4d4a0e4c4f08411c1d4e1c1f1c191d4d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466276725 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466276726 2023.12.01 16:31:16)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 2a79272e797c7a3c2b293e70792d2e2c282d2e2c28)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466321014 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466321015 2023.12.01 16:32:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 333d34366564632665612469633437353635323566)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466321020 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466321021 2023.12.01 16:32:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 333c3d3666656526656624696334373536343b3565)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466321026 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466321027 2023.12.01 16:32:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 333d3d363164342537607569633537353735363431)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466321058 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466321059 2023.12.01 16:32:01)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 626c62636535657433362438326466646664676560)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466321080 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466321081 2023.12.01 16:32:01)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 727d777379242e657425672826742777247470747b)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466321095 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466321096 2023.12.01 16:32:01)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 818e848f89d7dd9686d394dbd587d484d787838788)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466321109 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466321110 2023.12.01 16:32:01)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 919e949e99c7cd86979484cbc597c494c797939798)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466321136 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466321137 2023.12.01 16:32:01)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b0bee2e5b5e6eca5e4b4a1efe7b6b2b6b9b7b4b6e4)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466321152 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466321153 2023.12.01 16:32:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c0cec795939691d6c6c4839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466321167 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466321168 2023.12.01 16:32:01)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code d0ded282d18680c6d080948a84d684d686d7d2d7d9)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466321183 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466321184 2023.12.01 16:32:01)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code dfd0db8d8c888cc9d4dbcc848ad9dad8ddd9d9d9d6)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466321203 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466321204 2023.12.01 16:32:01)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code efe1eabcefb8eef8ece9fdb5e8e9bce8eae9bae9e6)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466321221 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466321222 2023.12.01 16:32:01)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fef0f1aefea8a9e9f9fdeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466321235 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466321236 2023.12.01 16:32:01)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 0e0000080e585919085a1c555a080d090a08070858)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466321271 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466321272 2023.12.01 16:32:01)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 2d232b292a7b7c387a793e772a2b782a292a2f2b7b)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466321302 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466321303 2023.12.01 16:32:01)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 4d424e4f1b1b1d5b4c4e59171e4a494b4f4a494b4f)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466326568 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466326569 2023.12.01 16:32:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ded18d8cde898ecb888cc9848ed9dad8dbd8dfd88b)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466326574 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466326575 2023.12.01 16:32:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ded0848cdd8888cb888bc9848ed9dad8dbd9d6d888)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466326580 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466326581 2023.12.01 16:32:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eee1b4bdbab9e9f8eabda8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466326609 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466326610 2023.12.01 16:32:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 0d02580a5c5a0a1b5c594b575d0b090b090b080a0f)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466326631 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466326632 2023.12.01 16:32:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1d134d1a404b410a1b4a0847491b48184b1b1f1b14)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466326645 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466326646 2023.12.01 16:32:06)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2c227c28767a703b2b7e3976782a79297a2a2e2a25)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466326660 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466326661 2023.12.01 16:32:06)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3c326c39666a602b3a392966683a69396a3a3e3a35)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466326687 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466326688 2023.12.01 16:32:06)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5b545c590c0d074e0f5f4a040c5d595d525c5f5d0f)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466326704 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466326705 2023.12.01 16:32:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6b64396b6a3d3a7d6d6f28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466326720 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466326721 2023.12.01 16:32:06)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7a752d7b2a2c2a6c7a2a3e202e7c2e7c2c7d787d73)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466326740 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466326741 2023.12.01 16:32:06)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8a84db84deddd99c818e99d1df8c8f8d888c8c8c83)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466326760 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466326761 2023.12.01 16:32:06)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a9a6f9fef6fea8beaaafbbf3aeaffaaeacaffcafa0)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466326777 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466326778 2023.12.01 16:32:06)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b9b6e3ede5efeeaebebaabe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466326792 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466326793 2023.12.01 16:32:06)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c9c6939c959f9edecf9ddb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466326811 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466326812 2023.12.01 16:32:06)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d8d78a8a838e89cd8f8ccb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466326825 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466326826 2023.12.01 16:32:06)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e8e6bfbbe2beb8fee9ebfcb2bbefeceeeaefeceeea)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466498470 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466498471 2023.12.01 16:34:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 60653360353730753632773a306764666566616635)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466498476 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466498477 2023.12.01 16:34:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 60643a60363636753635773a306764666567686636)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466498482 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466498483 2023.12.01 16:34:58)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 60653a60613767766433263a306664666466656762)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466498512 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466498513 2023.12.01 16:34:58)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8f8adb80dcd88899dedbc9d5df898b898b898a888d)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466498534 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466498535 2023.12.01 16:34:58)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9f9bce90c0c9c38899c88ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466498561 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466498562 2023.12.01 16:34:58)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bebaefeae2e8e2a9b9ecabe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466498575 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466498576 2023.12.01 16:34:58)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code ceca9f9b929892d9c8cbdb949ac89bcb98c8ccc8c7)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466498603 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466498604 2023.12.01 16:34:58)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code ddd8db8e8c8b81c889d9cc828adbdfdbd4dad9db89)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466498625 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466498626 2023.12.01 16:34:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdf8aeadfaabacebfbf9bea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466498646 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466498647 2023.12.01 16:34:58)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 0c095b0a5e5a5c1a0c5c4856580a580a5a0b0e0b05)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466498663 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466498664 2023.12.01 16:34:58)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 1c184d1b4a4b4f0a17180f47491a191b1e1a1a1a15)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466498682 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466498683 2023.12.01 16:34:58)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 3b3e6b3e3f6c3a2c383d29613c3d683c3e3d6e3d32)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466498708 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466498709 2023.12.01 16:34:58)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4b4e11494c1d1c5c4c4859101f4d484c4f4d424d1d)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466498726 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466498727 2023.12.01 16:34:58)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5a5f00595e0c0d4d5c0e48010e5c595d5e5c535c0c)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466498770 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466498771 2023.12.01 16:34:58)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 898cdb87d3dfd89cdedd9ad38e8fdc8e8d8e8b8fdf)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466498798 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466498799 2023.12.01 16:34:58)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code a9adfefea2fff9bfa8aabdf3faaeadafabaeadafab)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466508605 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466508606 2023.12.01 16:35:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fdfdfeadfcaaade8abafeaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466508611 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466508612 2023.12.01 16:35:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fdfcf7adffababe8aba8eaa7adfaf9fbf8faf5fbab)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466508617 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466508618 2023.12.01 16:35:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fdfdf7ada8aafaebf9aebba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466508648 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466508649 2023.12.01 16:35:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1c1c191a4a4b1b0a4d485a464c1a181a181a191b1e)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466508672 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466508673 2023.12.01 16:35:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3c3d3c39666a602b3a6b2966683a69396a3a3e3a35)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466508687 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466508688 2023.12.01 16:35:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4b4a4b49101d175c4c195e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466508702 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466508703 2023.12.01 16:35:08)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5b5a5b58000d074c5d5e4e010f5d0e5e0d5d595d52)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466508728 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466508729 2023.12.01 16:35:08)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6a6a3d6b3e3c367f3e6e7b353d6c686c636d6e6c3e)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466508743 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466508744 2023.12.01 16:35:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7a787b782c2b6c7c7e39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466508764 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466508765 2023.12.01 16:35:08)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 99999e9691cfc98f99c9ddc3cd9fcd9fcf9e9b9e90)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466508781 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466508782 2023.12.01 16:35:08)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a9a8a8fea5fefabfa2adbaf2fcafacaeabafafafa0)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466508799 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466508800 2023.12.01 16:35:08)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b9b9b9ede6eeb8aebabfabe3bebfeabebcbfecbfb0)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466508816 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466508817 2023.12.01 16:35:08)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c8c8c29d959e9fdfcfcbda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466508830 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466508831 2023.12.01 16:35:08)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d8d8d28a858e8fcfde8cca838cdedbdfdcded1de8e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466508864 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466508865 2023.12.01 16:35:08)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f7f7f5a7a3a1a6e2a0a3e4adf0f1a2f0f3f0f5f1a1)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466508891 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466508892 2023.12.01 16:35:08)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 16171611124046001715024c451112101411121014)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466529860 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466529861 2023.12.01 16:35:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ffabfbaffca8afeaa9ade8a5aff8fbf9faf9fef9aa)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466529866 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466529867 2023.12.01 16:35:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ffaaf2afffa9a9eaa9aae8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466529872 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466529873 2023.12.01 16:35:29)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ffabf2afa8a8f8e9fbacb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466529904 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466529905 2023.12.01 16:35:29)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2e7a2e2b7e7929387f7a68747e282a282a282b292c)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466529929 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466529930 2023.12.01 16:35:29)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3e6b3b3b6268622938692b646a386b3b68383c3837)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466529945 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466529946 2023.12.01 16:35:29)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4d18484f101b115a4a1f5817194b18481b4b4f4b44)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466529959 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466529960 2023.12.01 16:35:29)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5d08585e000b014a5b584807095b08580b5b5f5b54)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466529987 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466529988 2023.12.01 16:35:29)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7c282e7c2a2a206928786d232b7a7e7a757b787a28)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466530001 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466530002 2023.12.01 16:35:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8cd88b828cdadd9a8a88cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466530017 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466530018 2023.12.01 16:35:30)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 9bcf9994c8cdcb8d9bcbdfc1cf9dcf9dcd9c999c92)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466530038 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466530039 2023.12.01 16:35:30)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code abfeaffcfcfcf8bda0afb8f0feadaeaca9adadada2)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466530057 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466530058 2023.12.01 16:35:30)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code ca9ecf9fcd9dcbddc9ccd890cdcc99cdcfcc9fccc3)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466530074 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466530075 2023.12.01 16:35:30)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code da8ed588de8c8dcdddd9c8818edcd9dddedcd3dc8c)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466530088 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466530089 2023.12.01 16:35:30)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e9bde6bab5bfbefeefbdfbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466530125 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466530126 2023.12.01 16:35:30)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 095d0f0f535f581c5e5d1a530e0f5c0e0d0e0b0f5f)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466530151 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466530152 2023.12.01 16:35:30)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 287d2b2c227e783e292b3c727b2f2c2e2a2f2c2e2a)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466681538 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466681539 2023.12.01 16:38:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 77717076252027622125602d277073717271767122)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466681544 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466681545 2023.12.01 16:38:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 77707976262121622122602d2770737172707f7121)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466681550 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466681551 2023.12.01 16:38:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8781898981d0809183d4c1ddd78183818381828085)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466681583 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466681584 2023.12.01 16:38:01)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a6a0a6f0a5f1a1b0f7f2e0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466681605 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466681606 2023.12.01 16:38:01)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c5c2c090c99399d2c392d09f91c390c093c3c7c3cc)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466681626 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466681627 2023.12.01 16:38:01)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d5d2d087d98389c2d287c08f81d380d083d3d7d3dc)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466681640 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466681641 2023.12.01 16:38:01)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e4e3e1b7e9b2b8f3e2e1f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466681667 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466681668 2023.12.01 16:38:01)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 04025703055258115000155b530206020d03000250)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466681684 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466681685 2023.12.01 16:38:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 131515144345420515175048471512154014161512)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466681701 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466681702 2023.12.01 16:38:01)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 23252027217573352373677977257725752421242a)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466681716 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466681717 2023.12.01 16:38:01)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 32353737356561243936216967343735303434343b)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466681741 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466681742 2023.12.01 16:38:01)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 42444640161543554144501845441145474417444b)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466681759 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466681760 2023.12.01 16:38:01)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 52545c5105040545555140090654515556545b5404)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466681774 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466681775 2023.12.01 16:38:01)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 61676f61353736766735733a356762666567686737)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466681811 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466681812 2023.12.01 16:38:01)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9096969fc3c6c185c7c483ca9796c59794979296c6)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466681839 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466681840 2023.12.01 16:38:01)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code afa8acf8fbf9ffb9aeacbbf5fca8aba9ada8aba9ad)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466694343 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466694344 2023.12.01 16:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 83868a8dd5d4d396d5d194d9d384878586858285d6)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466694349 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466694350 2023.12.01 16:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8387838dd6d5d596d5d694d9d384878586848b85d5)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466694355 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466694356 2023.12.01 16:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8386838d81d4849587d0c5d9d38587858785868481)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466694388 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466694389 2023.12.01 16:38:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code b2b7bce7b5e5b5a4e3e6f4e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466694410 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466694411 2023.12.01 16:38:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c2c6c997c9949ed5c495d79896c497c794c4c0c4cb)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466694424 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466694425 2023.12.01 16:38:14)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d2d6d980d9848ec5d580c78886d487d784d4d0d4db)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466694437 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466694438 2023.12.01 16:38:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e1e5eab2e9b7bdf6e7e4f4bbb5e7b4e4b7e7e3e7e8)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466694464 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466694465 2023.12.01 16:38:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 00055d0705565c155404115f570602060907040654)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466694478 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466694479 2023.12.01 16:38:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 10151817434641061614534b441611164317151611)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466694494 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466694495 2023.12.01 16:38:14)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 10151d17114640061040544a441644164617121719)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466694509 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466694510 2023.12.01 16:38:14)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 20242b24257773362b24337b752625272226262629)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466694529 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466694530 2023.12.01 16:38:14)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 3f3a353a3f683e283c392d6538396c383a396a3936)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466694546 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466694547 2023.12.01 16:38:14)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4f4a4f4d4c191858484c5d141b494c484b49464919)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466694560 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466694561 2023.12.01 16:38:14)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5e5b5e5d5e080949580a4c050a585d595a58575808)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466694597 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466694598 2023.12.01 16:38:14)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7d78757c7a2b2c682a296e277a7b287a797a7f7b2b)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466694624 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466694625 2023.12.01 16:38:14)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9d999092cbcbcd8b9c9e89c7ce9a999b9f9a999b9f)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466717403 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466717404 2023.12.01 16:38:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9a9599959ecdca8fccc88dc0ca9d9e9c9f9c9b9ccf)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466717409 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466717410 2023.12.01 16:38:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9a9490959dcccc8fcccf8dc0ca9d9e9c9f9d929ccc)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466717415 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466717416 2023.12.01 16:38:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9a959095cacd9d8c9ec9dcc0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466717447 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466717448 2023.12.01 16:38:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c9c6cd9dc59ecedf989d8f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466717469 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466717470 2023.12.01 16:38:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d8d6d98ad98e84cfde8fcd828cde8ddd8ededaded1)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466717483 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466717484 2023.12.01 16:38:37)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e8e6e9bbe9beb4ffefbafdb2bceebdedbeeeeaeee1)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466717497 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466717498 2023.12.01 16:38:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f8f6f9a8f9aea4effefdeda2acfeadfdaefefafef1)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466717523 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466717524 2023.12.01 16:38:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0708500005515b1253031658500105010e00030153)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466717539 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466717540 2023.12.01 16:38:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 17181510434146011113544c431116114410121116)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466717554 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466717555 2023.12.01 16:38:37)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 27282023217177312777637d73217321712025202e)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466717568 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466717569 2023.12.01 16:38:37)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 36383733356165203d32256d63303331343030303f)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466717587 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466717588 2023.12.01 16:38:37)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 555a5556060254425653470f52530652505300535c)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466717604 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466717605 2023.12.01 16:38:37)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 555a5f56050302425256470e0153565251535c5303)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466717618 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466717619 2023.12.01 16:38:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 656a6f65353332726331773e3163666261636c6333)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466717637 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466717638 2023.12.01 16:38:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 848b868ad3d2d591d3d097de8382d18380838682d2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466717651 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466717652 2023.12.01 16:38:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 848a838a82d2d492858790ded78380828683808286)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466733880 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466733881 2023.12.01 16:38:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code efbdecbcecb8bffab9bdf8b5bfe8ebe9eae9eee9ba)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466733886 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466733887 2023.12.01 16:38:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code efbce5bcefb9b9fab9baf8b5bfe8ebe9eae8e7e9b9)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466733892 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466733893 2023.12.01 16:38:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feacf4aeaaa9f9e8faadb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466733921 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466733922 2023.12.01 16:38:53)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1e4c1b184e4919084f4a58444e181a181a181b191c)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466733943 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466733944 2023.12.01 16:38:53)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2d7e2d29707b713a2b7a3877792b78287b2b2f2b24)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466733964 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466733965 2023.12.01 16:38:53)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4c1f4c4e161a105b4b1e5916184a19491a4a4e4a45)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466733979 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466733980 2023.12.01 16:38:53)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5c0f5c5f060a004b5a594906085a09590a5a5e5a55)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466734007 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466734008 2023.12.01 16:38:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6c3e3b6d3a3a307938687d333b6a6e6a656b686a38)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466734023 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466734024 2023.12.01 16:38:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7b29797a7a2d2a6d7d7f38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466734038 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466734039 2023.12.01 16:38:54)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 8bd98c85d8dddb9d8bdbcfd1df8ddf8ddd8c898c82)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466734054 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466734055 2023.12.01 16:38:54)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 9bc89a94ccccc88d909f88c0ce9d9e9c999d9d9d92)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466734073 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466734074 2023.12.01 16:38:54)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code bae8baeebdedbbadb9bca8e0bdbce9bdbfbcefbcb3)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466734091 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466734092 2023.12.01 16:38:54)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c99bc39c959f9edececadb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466734105 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466734106 2023.12.01 16:38:54)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d98bd38b858f8ecedf8dcb828ddfdadedddfd0df8f)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466734124 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466734125 2023.12.01 16:38:54)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e9bbebbab3bfb8fcbebdfab3eeefbceeedeeebefbf)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466734138 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466734139 2023.12.01 16:38:54)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f8abffa8f2aea8eef9fbeca2abfffcfefafffcfefa)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466751129 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466751130 2023.12.01 16:39:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 51565652050601440703460b015655575457505704)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466751135 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466751136 2023.12.01 16:39:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 51575f52060707440704460b015655575456595707)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466751141 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466751142 2023.12.01 16:39:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 51565f52510656475502170b015755575557545653)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466751170 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466751171 2023.12.01 16:39:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8087808f85d78796d1d4c6dad08684868486858782)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466751191 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466751192 2023.12.01 16:39:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 8f898a81d0d9d39889d89ad5db89da8ad9898d8986)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466751206 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466751207 2023.12.01 16:39:11)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9f999a90c0c9c38898cd8ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466751220 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466751221 2023.12.01 16:39:11)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code aea8abf9f2f8f2b9a8abbbf4faa8fbabf8a8aca8a7)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466751246 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466751247 2023.12.01 16:39:11)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code cec99c9a9e9892db9acadf9199c8ccc8c7c9cac89a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466751262 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466751263 2023.12.01 16:39:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dddada8fda8b8ccbdbd99e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466751278 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466751279 2023.12.01 16:39:11)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code edeaefbeb8bbbdfbedbda9b7b9ebb9ebbbeaefeae4)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466751295 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466751296 2023.12.01 16:39:11)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code fdfbf9adacaaaeebf6f9eea6a8fbf8fafffbfbfbf4)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466751314 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466751315 2023.12.01 16:39:11)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 0c0b080a095b0d1b0f0a1e560b0a5f0b090a590a05)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466751336 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466751337 2023.12.01 16:39:11)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 1c1b121b1a4a4b0b1b1f0e47481a1f1b181a151a4a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466751351 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466751352 2023.12.01 16:39:11)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 2b2c252f2c7d7c3c2d7f39707f2d282c2f2d222d7d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466751389 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466751390 2023.12.01 16:39:11)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 5a5d5c59580c0b4f0d0e49005d5c0f5d5e5d585c0c)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466751420 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466751421 2023.12.01 16:39:11)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 7a7c797b292c2a6c7b796e20297d7e7c787d7e7c78)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466757941 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466757942 2023.12.01 16:39:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ede8ecbeecbabdf8bbbffab7bdeae9ebe8ebecebb8)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466757947 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466757948 2023.12.01 16:39:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ede9e5beefbbbbf8bbb8fab7bdeae9ebe8eae5ebbb)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466757953 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466757954 2023.12.01 16:39:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ede8e5beb8baeafbe9beabb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466757982 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466757983 2023.12.01 16:39:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1c191b1a4a4b1b0a4d485a464c1a181a181a191b1e)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466758010 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466758011 2023.12.01 16:39:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3b3f393e606d672c3d6c2e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466758024 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466758025 2023.12.01 16:39:18)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3b3f393e606d672c3c692e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466758038 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466758039 2023.12.01 16:39:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 4b4f4949101d175c4d4e5e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466758063 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466758064 2023.12.01 16:39:18)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6a6f3f6b3e3c367f3e6e7b353d6c686c636d6e6c3e)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466758079 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466758080 2023.12.01 16:39:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7f7a7b782c2b6c7c7e39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466758094 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466758095 2023.12.01 16:39:18)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 898c8c8781dfd99f89d9cdd3dd8fdd8fdf8e8b8e80)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466758108 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466758109 2023.12.01 16:39:18)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 999d9a9695ceca8f929d8ac2cc9f9c9e9b9f9f9f90)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466758127 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466758128 2023.12.01 16:39:18)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a9acabfef6fea8beaaafbbf3aeaffaaeacaffcafa0)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466758144 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466758145 2023.12.01 16:39:18)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b8bdb0ece5eeefafbfbbaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466758158 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466758159 2023.12.01 16:39:18)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code c8cdc09d959e9fdfce9cda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466758195 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466758196 2023.12.01 16:39:18)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e7e2e7b4b3b1b6f2b0b3f4bde0e1b2e0e3e0e5e1b1)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466758221 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466758222 2023.12.01 16:39:18)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 06020000025056100705125c550102000401020004)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466765950 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466765951 2023.12.01 16:39:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3d3e3c383c6a6d286b6f2a676d3a393b383b3c3b68)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466765956 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466765957 2023.12.01 16:39:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3d3f35383f6b6b286b682a676d3a393b383a353b6b)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466765962 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466765963 2023.12.01 16:39:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3d3e3538686a3a2b396e7b676d3b393b393b383a3f)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466766000 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466766001 2023.12.01 16:39:25)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 6c6f6a6d3a3b6b7a3d382a363c6a686a686a696b6e)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466766023 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466766024 2023.12.01 16:39:26)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7b79787a202d276c7d2c6e212f7d2e7e2d7d797d72)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466766038 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466766039 2023.12.01 16:39:26)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8b898885d0ddd79c8cd99ed1df8dde8edd8d898d82)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466766053 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466766054 2023.12.01 16:39:26)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 9b999894c0cdc78c9d9e8ec1cf9dce9ecd9d999d92)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466766081 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466766082 2023.12.01 16:39:26)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bab9eeefeeece6afeebeabe5edbcb8bcb3bdbebcee)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466766097 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466766098 2023.12.01 16:39:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c9cac89c939f98dfcfcd8a929dcfc8cf9acecccfc8)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466766113 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466766114 2023.12.01 16:39:26)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code d9dadd8bd18f89cfd9899d838ddf8ddf8fdedbded0)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466766134 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466766135 2023.12.01 16:39:26)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e9ebebbae5bebaffe2edfab2bcefeceeebefefefe0)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466766157 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466766158 2023.12.01 16:39:26)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 080b0a0e565f091f0b0e1a520f0e5b0f0d0e5d0e01)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466766175 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466766176 2023.12.01 16:39:26)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 181b101f454e4f0f1f1b0a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466766189 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466766190 2023.12.01 16:39:26)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 27242f23757170302173357c7321242023212e2171)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466766208 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466766209 2023.12.01 16:39:26)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 37343732636166226063246d303162303330353161)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466766227 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466766228 2023.12.01 16:39:26)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 46444344421016504745521c154142404441424044)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701466785582 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466785583 2023.12.01 16:39:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6e9b4b5b5b1b6f3b0b4f1bcb6e1e2e0e3e0e7e0b3)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701466785588 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466785589 2023.12.01 16:39:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6e8bdb5b6b0b0f3b0b3f1bcb6e1e2e0e3e1eee0b0)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701466785594 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466785595 2023.12.01 16:39:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6e9bdb5e1b1e1f0e2b5a0bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701466785625 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466785626 2023.12.01 16:39:45)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 151a4713154212034441534f451311131113101217)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701466785648 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466785649 2023.12.01 16:39:45)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 242a7320297278332273317e70227121722226222d)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701466785663 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466785664 2023.12.01 16:39:45)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 343a6331396268233366216e60326131623236323d)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701466785678 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466785679 2023.12.01 16:39:45)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 444a1346491218534241511e10421141124246424d)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701466785704 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466785705 2023.12.01 16:39:45)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 636c636265353f763767723c346561656a64676537)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701466785720 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466785721 2023.12.01 16:39:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 727d27732324236474763129267473742175777473)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1609          1701466785736 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466785737 2023.12.01 16:39:45)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 828dd28c81d4d29482d2c6d8d684d684d48580858b)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1916          1701466785756 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466785757 2023.12.01 16:39:45)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 929cc49d95c5c184999681c9c7949795909494949b)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1216          1701466785777 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466785778 2023.12.01 16:39:45)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code b1bee6e5e6e6b0a6b2b7a3ebb6b7e2b6b4b7e4b7b8)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701466785794 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466785795 2023.12.01 16:39:45)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code c1ce9c94959796d6c6c2d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701466785809 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466785810 2023.12.01 16:39:45)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d0df8d82858687c7d684c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701466785828 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466785829 2023.12.01 16:39:45)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e0efb5b3b3b6b1f5b7b4f3bae7e6b5e7e4e7e2e6b6)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1478          1701466785842 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466785843 2023.12.01 16:39:45)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code efe1bfbcbbb9bff9eeecfbb5bce8ebe9ede8ebe9ed)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000051 55 605           1701466836768 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701466836769 2023.12.01 16:40:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d9d9dc8b858e89cc8f8bce8389dedddfdcdfd8df8c)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1701466836774 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701466836775 2023.12.01 16:40:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d9d8d58b868f8fcc8f8cce8389dedddfdcded1df8f)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1701466836780 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701466836781 2023.12.01 16:40:36)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e9e9e5bae1beeeffedbaafb3b9efedefedefeceeeb)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1701466836813 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701466836814 2023.12.01 16:40:36)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 08080b0f055f0f1e595c4e52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1701466836834 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701466836835 2023.12.01 16:40:36)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 18191e1f194e440f1e4f0d424c1e4d1d4e1e1a1e11)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2107          1701466836849 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701466836850 2023.12.01 16:40:36)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2726212329717b302075327d73217222712125212e)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1418          1701466836863 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701466836864 2023.12.01 16:40:36)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3736313239616b203132226d63316232613135313e)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1142          1701466836890 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701466836891 2023.12.01 16:40:36)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5656075455000a4302524709015054505f51525002)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4018          1701466836907 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701466836908 2023.12.01 16:40:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 66666266333037706062253d326067603561636067)
	(_ent
		(_time 1701443030100)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1609          1701466836922 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701466836923 2023.12.01 16:40:36)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 76767777712026607626322c22702270207174717f)
	(_ent
		(_time 1701454618568)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1916          1701466836938 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701466836939 2023.12.01 16:40:36)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8584828b85d2d6938e8196ded0838082878383838c)
	(_ent
		(_time 1701445829688)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1216          1701466836957 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version ve8)
	(_time 1701466836958 2023.12.01 16:40:36)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9595939ac6c29482969387cf9293c6929093c0939c)
	(_ent
		(_time 1701458027748)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1678          1701466836974 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701466836975 2023.12.01 16:40:36)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code a4a4a8f3f5f2f3b3a3a7b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1560          1701466836988 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701466836989 2023.12.01 16:40:36)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code b4b4b8e0e5e2e3a3b2e0a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 887           1701466837032 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701466837033 2023.12.01 16:40:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code e3e3e7b0b3b5b2f6b4b7f0b9e4e5b6e4e7e4e1e5b5)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1478          1701466837058 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version ve8)
	(_time 1701466837059 2023.12.01 16:40:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 020300040254521403011658510506040005060400)
	(_ent
		(_time 1701458926660)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 601           1701517572206 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1701517572207 2023.12.02 06:46:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 03540a055554531655511459530407050605020556)
	(_ent
		(_time 1701517572198)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1701517572224 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1701517572225 2023.12.02 06:46:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1345131446454506454604494314171516141b1545)
	(_ent
		(_time 1701517572219)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1701517572239 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1701517572240 2023.12.02 06:46:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 237423272174243527706579732527252725262421)
	(_ent
		(_time 1701517572234)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1063          1701517572309 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1701517572310 2023.12.02 06:46:12)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 71267f71752676672025372b217775777577747673)
	(_ent
		(_time 1701517572304)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2197          1701517572342 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1701517572343 2023.12.02 06:46:12)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 90c69b9f99c6cc8796c785cac496c595c696929699)
	(_ent
		(_time 1701517572338)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2103          1701517572390 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version vef)
	(_time 1701517572391 2023.12.02 06:46:12)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bfe9b4ebe0e9e3a8b8edaae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1701517572384)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1414          1701517572426 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1701517572427 2023.12.02 06:46:12)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code de88d58c828882c9d8dbcb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1701517572421)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1138          1701517572463 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version vef)
	(_time 1701517572464 2023.12.02 06:46:12)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0d5a500a5c5b511859091c525a0b0f0b040a090b59)
	(_ent
		(_time 1701517572457)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4014          1701517572497 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version vef)
	(_time 1701517572498 2023.12.02 06:46:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2c7b24282c7a7d3a2a286f77782a2d2a7f2b292a2d)
	(_ent
		(_time 1701517572492)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1597          1701517572533 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version vef)
	(_time 1701517572534 2023.12.02 06:46:12)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 4b1c4649181d1b5d4b1b0f111f4d1f4d1d4c494c42)
	(_ent
		(_time 1701517572528)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1904          1701517572571 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version vef)
	(_time 1701517572572 2023.12.02 06:46:12)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 7a2c717b2e2d296c717e69212f7c7f7d787c7c7c73)
	(_ent
		(_time 1701517572566)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1212          1701517572610 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version vef)
	(_time 1701517572611 2023.12.02 06:46:12)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9acd90959dcd9b8d999c88c09d9cc99d9f9ccf9c93)
	(_ent
		(_time 1701517572605)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1544          1701517572678 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701517572679 2023.12.02 06:46:12)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code e8bfe8bbb5bebfffeebcfab3bceeebefeceee1eebe)
	(_ent
		(_time 1701517572673)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 883           1701517572739 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version vef)
	(_time 1701517572740 2023.12.02 06:46:12)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 17404710434146024043044d101142101310151141)
	(_ent
		(_time 1701517572733)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1470          1701517572775 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version vef)
	(_time 1701517572776 2023.12.02 06:46:12)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 45131047421315534446511f164241434742414347)
	(_ent
		(_time 1701517572769)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1670          1701517793641 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701517793642 2023.12.02 06:49:53)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 01070107555756160602135a550702060507080757)
	(_ent
		(_time 1701517793639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1670          1701517810993 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701517810994 2023.12.02 06:50:10)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code d0d28a82858687c7d7d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1701517793638)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 601           1701517924526 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1701517924527 2023.12.02 06:52:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4d42494c1c1b5e1d195c111b4c4f4d4e4d4a4d1e)
	(_ent
		(_time 1701517572197)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1701517924532 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1701517924533 2023.12.02 06:52:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4c4b494f1d1d5e1d1e5c111b4c4f4d4e4c434d1d)
	(_ent
		(_time 1701517572218)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1701517924538 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1701517924539 2023.12.02 06:52:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4d4b49181c4c5d4f180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1701517572233)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1063          1701517924560 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1701517924561 2023.12.02 06:52:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 6b6d656a3c3c6c7d3a3f2d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1701517572303)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2197          1701517924575 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1701517924576 2023.12.02 06:52:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7a7d717b222c266d7c2d6f202e7c2f7f2c7c787c73)
	(_ent
		(_time 1701517572337)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2103          1701517924595 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version vef)
	(_time 1701517924596 2023.12.02 06:52:04)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8a8d8184d2dcd69d8dd89fd0de8cdf8fdc8c888c83)
	(_ent
		(_time 1701517572383)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1414          1701517924618 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1701517924619 2023.12.02 06:52:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a9aea2fea9fff5beafacbcf3fdaffcacffafabafa0)
	(_ent
		(_time 1701517572420)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1138          1701517924640 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version vef)
	(_time 1701517924641 2023.12.02 06:52:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b9bfe5ecb5efe5acedbda8e6eebfbbbfb0bebdbfed)
	(_ent
		(_time 1701517572456)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4014          1701517924654 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version vef)
	(_time 1701517924655 2023.12.02 06:52:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c8cec19d939e99dececc8b939ccec9ce9bcfcdcec9)
	(_ent
		(_time 1701517572491)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1597          1701517924680 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version vef)
	(_time 1701517924681 2023.12.02 06:52:04)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code e8eee4bbe1beb8fee8b8acb2bceebceebeefeaefe1)
	(_ent
		(_time 1701517572527)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1904          1701517924704 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version vef)
	(_time 1701517924705 2023.12.02 06:52:04)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code f7f0fda7f5a0a4e1fcf3e4aca2f1f2f0f5f1f1f1fe)
	(_ent
		(_time 1701517572565)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1212          1701517924728 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version vef)
	(_time 1701517924729 2023.12.02 06:52:04)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 17111d10464016001411054d10114410121142111e)
	(_ent
		(_time 1701517572604)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1670          1701517924759 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701517924760 2023.12.02 06:52:04)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 36303633656061213135246d6230353132303f3060)
	(_ent
		(_time 1701517793638)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1544          1701517924786 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701517924787 2023.12.02 06:52:04)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 45434547151312524311571e1143464241434c4313)
	(_ent
		(_time 1701517572672)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 883           1701517924839 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version vef)
	(_time 1701517924840 2023.12.02 06:52:04)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 84828c8ad3d2d591d3d097de8382d18380838682d2)
	(_ent
		(_time 1701517572732)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1470          1701517924870 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version vef)
	(_time 1701517924871 2023.12.02 06:52:04)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code a3a4aef4a2f5f3b5a2a0b7f9f0a4a7a5a1a4a7a5a1)
	(_ent
		(_time 1701517572768)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000051 55 601           1701525345313 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1701525345314 2023.12.02 08:55:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b9bbbbede5eee9acefebaee3e9bebdbfbcbfb8bfec)
	(_ent
		(_time 1701517572197)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1701525345326 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1701525345327 2023.12.02 08:55:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c8cbc39d969e9edd9e9ddf9298cfcccecdcfc0ce9e)
	(_ent
		(_time 1701517572218)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1701525345339 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1701525345340 2023.12.02 08:55:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d8dad38ad18fdfcedc8b9e8288dedcdedcdedddfda)
	(_ent
		(_time 1701517572233)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1701525345384 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1701525345385 2023.12.02 08:55:45)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 07050500055000115653415d570103010301020005)
	(_ent
		(_time 1701517572303)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2197          1701525345417 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1701525345418 2023.12.02 08:55:45)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2625212229707a312071337c72207323702024202f)
	(_ent
		(_time 1701517572337)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2103          1701525345450 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version vef)
	(_time 1701525345451 2023.12.02 08:55:45)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 45464247491319524217501f11431040134347434c)
	(_ent
		(_time 1701517572383)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1414          1701525345484 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1701525345485 2023.12.02 08:55:45)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 65666265693339726360703f31633060336367636c)
	(_ent
		(_time 1701517572420)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1138          1701525345516 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version vef)
	(_time 1701525345517 2023.12.02 08:55:45)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8486d48b85d2d891d08095dbd38286828d838082d0)
	(_ent
		(_time 1701517572456)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4014          1701525345542 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version vef)
	(_time 1701525345543 2023.12.02 08:55:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a3a1a6f4f3f5f2b5a5a7e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1701517572491)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1597          1701525345577 Behavioral
(_unit VHDL(datamemory 0 19(behavioral 0 29))
	(_version vef)
	(_time 1701525345578 2023.12.02 08:55:45)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code c2c0c297c19492d4c292869896c496c494c5c0c5cb)
	(_ent
		(_time 1701517572527)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~SIGNED{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1904          1701525345618 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version vef)
	(_time 1701525345619 2023.12.02 08:55:45)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code f1f2f7a1f5a6a2e7faf5e2aaa4f7f4f6f3f7f7f7f8)
	(_ent
		(_time 1701517572565)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1212          1701525345656 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version vef)
	(_time 1701525345657 2023.12.02 08:55:45)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 10121617464711071316024a171643171516451619)
	(_ent
		(_time 1701517572604)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1670          1701525345697 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701525345698 2023.12.02 08:55:45)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3f3d333a3c696828383c2d646b393c383b39363969)
	(_ent
		(_time 1701517793638)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1544          1701525345725 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701525345726 2023.12.02 08:55:45)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5f5d535c5c090848590b4d040b595c585b59565909)
	(_ent
		(_time 1701517572672)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1701525345786 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version vef)
	(_time 1701525345787 2023.12.02 08:55:45)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8d8f89838adbdc98dad99ed78a8bd88a898a8f8bdb)
	(_ent
		(_time 1701517572732)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1470          1701525345826 behavior
(_unit VHDL(tb 0 18(behavior 0 21))
	(_version vef)
	(_time 1701525345827 2023.12.02 08:55:45)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code bcbfbde8edeaecaabdbfa8e6efbbb8babebbb8babe)
	(_ent
		(_time 1701517572768)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int pc_out 0 0 27(_ent (_out))))
				(_port(_int alu_result 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 33(_arch(_uni((i 2))))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 35(_arch(_uni))))
		(_sig(_int alu_result 1 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1541          1701526162811 Behavioral
(_unit VHDL(instructionfetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701526162812 2023.12.02 09:09:22)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 15414812454342021341074e4113161211131c1343)
	(_ent
		(_time 1701526162808)
	)
	(_inst InstructionMemory 0 45(_ent . InstructionMemory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1669          1701526215532 Behavioral
(_unit VHDL(instructionmemory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701526215533 2023.12.02 09:10:15)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 030d580555555414040011585705000407050a0555)
	(_ent
		(_time 1701517572647)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1212          1701546223827 Behavioral
(_unit VHDL(controlunit 0 21(behavioral 0 30))
	(_version vef)
	(_time 1701546223828 2023.12.02 14:43:43)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 6c3e676c693b6d7b6f6a7e366b6a3f6b696a396a65)
	(_ent
		(_time 1701517572604)
	)
	(_object
		(_type(_int ~SIGNED{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 23(_ent(_in))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~SIGNED{1~downto~0}~12 0 25(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 25(_ent(_out))))
		(_port(_int mem_to_reg 1 0 25(_ent(_out))))
		(_port(_int alu_op 1 0 25(_ent(_out))))
		(_port(_int mem_read -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 26(_ent(_out))))
		(_port(_int alu_src -1 0 26(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int sign_or_zero -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1669          1701546275764 Behavioral
(_unit VHDL(instructionmemory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701546275765 2023.12.02 14:44:35)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4e19444c4e181959494d5c151a484d494a48474818)
	(_ent
		(_time 1701517572647)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1541          1701610377306 Behavioral
(_unit VHDL(instructionfetch 0 18(behavioral 0 28))
	(_version vef)
	(_time 1701610377307 2023.12.03 08:32:57)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code b9b9b6ede5efeeaebebaabe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1701526162807)
	)
	(_inst InstructionMemory 0 52(_ent . InstructionMemory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 31(_arch(_uni))))
		(_sig(_int pc_next 1 0 32(_arch(_uni))))
		(_sig(_int instr 1 0 33(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment(_trgt(5))(_sens(4)))))
			(line__59(_arch 2 0 59(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
